 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : alu
Version: D-2010.03-SP5
Date   : Thu Mar 17 02:30:03 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U669/ZN (INV_X4)                         0.01       0.35 f
  U1482/ZN (NAND3_X2)                      0.04       0.39 r
  U1557/ZN (INV_X4)                        0.02       0.40 f
  U1695/ZN (OAI221_X2)                     0.11       0.52 r
  U1761/ZN (INV_X4)                        0.01       0.53 f
  U778/ZN (OAI221_X2)                      0.12       0.65 r
  U1803/ZN (AOI22_X2)                      0.05       0.70 f
  U1804/ZN (NAND4_X2)                      0.07       0.77 r
  U1957/ZN (NOR2_X4)                       0.02       0.79 f
  U1958/ZN (NAND3_X2)                      0.04       0.83 r
  U1959/ZN (NOR2_X2)                       0.02       0.85 f
  U1960/ZN (NAND4_X2)                      0.06       0.91 r
  U1097/ZN (NOR3_X4)                       0.02       0.93 f
  U1968/ZN (NAND4_X2)                      0.05       0.98 r
  U1111/ZN (NOR2_X2)                       0.02       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U670/ZN (INV_X4)                         0.02       0.36 f
  U1407/ZN (NAND3_X2)                      0.05       0.40 r
  U1623/ZN (INV_X4)                        0.02       0.42 f
  U1682/ZN (OAI221_X2)                     0.09       0.51 r
  U1683/ZN (INV_X4)                        0.02       0.53 f
  U800/ZN (NOR2_X2)                        0.03       0.56 r
  U799/ZN (NOR2_X2)                        0.02       0.59 f
  U1714/ZN (OAI221_X2)                     0.06       0.65 r
  U1830/ZN (INV_X4)                        0.01       0.66 f
  U1831/ZN (OAI22_X2)                      0.04       0.70 r
  U1134/ZN (NOR2_X2)                       0.03       0.73 f
  U1832/ZN (NAND4_X2)                      0.06       0.79 r
  U1956/ZN (INV_X4)                        0.01       0.80 f
  U1958/ZN (NAND3_X2)                      0.03       0.83 r
  U1959/ZN (NOR2_X2)                       0.02       0.85 f
  U1960/ZN (NAND4_X2)                      0.06       0.91 r
  U1097/ZN (NOR3_X4)                       0.02       0.93 f
  U1968/ZN (NAND4_X2)                      0.05       0.98 r
  U1111/ZN (NOR2_X2)                       0.02       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.52 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.68 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.84 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.84 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.84 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.52 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.68 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.06       0.63 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.55 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.55 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U704/ZN (NOR2_X2)                        0.02       0.21 f
  U703/ZN (INV_X8)                         0.02       0.23 r
  U1038/ZN (INV_X16)                       0.02       0.25 f
  U1037/ZN (AND2_X4)                       0.07       0.32 f
  U1142/ZN (AOI21_X1)                      0.06       0.38 r
  U1439/ZN (NAND3_X2)                      0.03       0.41 f
  U1091/ZN (AOI21_X2)                      0.05       0.45 r
  U1090/ZN (NAND3_X2)                      0.03       0.49 f
  U1440/Z (MUX2_X2)                        0.13       0.62 f
  U1529/ZN (AOI222_X4)                     0.12       0.73 r
  U661/ZN (INV_X8)                         0.02       0.75 f
  U1906/ZN (AOI222_X4)                     0.06       0.81 r
  U1907/ZN (NAND4_X2)                      0.04       0.85 f
  U1949/ZN (NOR2_X4)                       0.03       0.88 r
  U1960/ZN (NAND4_X2)                      0.02       0.90 f
  U1097/ZN (NOR3_X4)                       0.03       0.93 r
  U1968/ZN (NAND4_X2)                      0.03       0.97 f
  U1111/ZN (NOR2_X2)                       0.03       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.57 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.52 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.68 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       1.00 r
  res[0] (out)                             0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.57 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.99 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       1.00 r
  res[0] (out)                             0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.06       0.63 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       1.00 r
  res[0] (out)                             0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       1.00 r
  zf (out)                                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       1.00 f
  zf (out)                                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1553/ZN (OAI21_X4)                      0.05       0.62 r
  U1554/ZN (XNOR2_X2)                      0.07       0.69 r
  U1934/ZN (NOR3_X4)                       0.03       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.98 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.55 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.87 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.07       0.68 r
  U1934/ZN (NOR3_X4)                       0.03       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1163/ZN (NAND2_X1)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.05       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U994/ZN (AND3_X4)                        0.07       0.43 f
  U1029/ZN (OR2_X4)                        0.06       0.49 f
  U1540/ZN (NAND3_X2)                      0.06       0.55 r
  U1586/ZN (INV_X4)                        0.02       0.57 f
  U896/ZN (NOR2_X2)                        0.03       0.60 r
  U814/ZN (NOR2_X2)                        0.02       0.62 f
  U1654/ZN (NAND2_X2)                      0.06       0.68 r
  U1845/ZN (INV_X4)                        0.01       0.69 f
  U1849/ZN (OAI22_X2)                      0.04       0.73 r
  U1851/ZN (NOR2_X2)                       0.02       0.75 f
  U1855/ZN (NAND2_X2)                      0.03       0.78 r
  U1954/ZN (INV_X4)                        0.01       0.79 f
  U710/ZN (NAND3_X2)                       0.04       0.83 r
  U1959/ZN (NOR2_X2)                       0.02       0.85 f
  U1960/ZN (NAND4_X2)                      0.06       0.91 r
  U1097/ZN (NOR3_X4)                       0.02       0.93 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.57 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1400/ZN (NAND3_X2)                      0.05       0.41 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.54 f
  U1744/ZN (OAI22_X2)                      0.07       0.61 r
  U722/ZN (NOR2_X2)                        0.04       0.65 f
  U768/ZN (NOR2_X2)                        0.04       0.69 r
  U957/ZN (AOI211_X2)                      0.04       0.72 f
  U1804/ZN (NAND4_X2)                      0.04       0.76 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.83 r
  U1959/ZN (NOR2_X2)                       0.02       0.85 f
  U1960/ZN (NAND4_X2)                      0.06       0.91 r
  U1097/ZN (NOR3_X4)                       0.02       0.93 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1553/ZN (OAI21_X4)                      0.05       0.62 r
  U1554/ZN (XNOR2_X2)                      0.07       0.69 r
  U1934/ZN (NOR3_X4)                       0.03       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1566/ZN (OAI21_X4)                      0.03       0.55 f
  U1149/ZN (NAND2_X4)                      0.03       0.58 r
  U1939/ZN (OAI21_X4)                      0.02       0.60 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.79 r
  U1058/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.11       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1400/ZN (NAND3_X2)                      0.05       0.41 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.54 f
  U1744/ZN (OAI22_X2)                      0.07       0.61 r
  U722/ZN (NOR2_X2)                        0.04       0.65 f
  U938/ZN (NOR2_X2)                        0.04       0.69 r
  U1809/ZN (AOI211_X2)                     0.03       0.72 f
  U1810/ZN (NAND3_X2)                      0.05       0.77 r
  U1957/ZN (NOR2_X4)                       0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.85 f
  U1960/ZN (NAND4_X2)                      0.06       0.91 r
  U1097/ZN (NOR3_X4)                       0.02       0.93 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1445/ZN (NAND3_X2)                      0.05       0.41 r
  U1585/ZN (INV_X4)                        0.01       0.42 f
  U1031/ZN (OR2_X4)                        0.06       0.48 f
  U989/ZN (AND3_X4)                        0.08       0.56 f
  U897/ZN (NOR2_X2)                        0.04       0.60 r
  U814/ZN (NOR2_X2)                        0.02       0.62 f
  U1654/ZN (NAND2_X2)                      0.06       0.68 r
  U1845/ZN (INV_X4)                        0.01       0.69 f
  U1849/ZN (OAI22_X2)                      0.04       0.73 r
  U1851/ZN (NOR2_X2)                       0.02       0.75 f
  U1855/ZN (NAND2_X2)                      0.03       0.78 r
  U1954/ZN (INV_X4)                        0.01       0.79 f
  U710/ZN (NAND3_X2)                       0.04       0.83 r
  U1959/ZN (NOR2_X2)                       0.02       0.85 f
  U1960/ZN (NAND4_X2)                      0.06       0.91 r
  U1097/ZN (NOR3_X4)                       0.02       0.93 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.39 r
  U1846/ZN (INV_X4)                        0.01       0.40 f
  U1087/ZN (OAI21_X2)                      0.05       0.45 r
  U1847/ZN (NAND2_X2)                      0.03       0.48 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1163/ZN (NAND2_X1)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.05       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.39 r
  U1846/ZN (INV_X4)                        0.01       0.40 f
  U1087/ZN (OAI21_X2)                      0.05       0.45 r
  U1847/ZN (NAND2_X2)                      0.03       0.48 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.07       0.68 r
  U1934/ZN (NOR3_X4)                       0.03       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.74 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1163/ZN (NAND2_X1)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.05       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.95 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.60 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.79 r
  U1058/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.11       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1052/ZN (INV_X1)                        0.03       0.46 r
  U1096/ZN (NAND3_X2)                      0.03       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.57 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1421/ZN (NAND3_X2)                      0.05       0.41 r
  U1543/ZN (INV_X4)                        0.01       0.42 f
  U1030/ZN (OR2_X4)                        0.06       0.48 f
  U988/ZN (AND3_X4)                        0.08       0.56 f
  U893/ZN (NOR2_X2)                        0.03       0.59 r
  U811/ZN (NOR2_X2)                        0.02       0.62 f
  U1684/ZN (NAND2_X2)                      0.05       0.67 r
  U692/ZN (AOI222_X1)                      0.04       0.71 f
  U1837/ZN (NAND4_X2)                      0.08       0.79 r
  U1952/ZN (INV_X4)                        0.01       0.80 f
  U710/ZN (NAND3_X2)                       0.03       0.83 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U669/ZN (INV_X4)                         0.01       0.34 f
  U1482/ZN (NAND3_X2)                      0.04       0.38 r
  U1557/ZN (INV_X4)                        0.02       0.40 f
  U1695/ZN (OAI221_X2)                     0.11       0.51 r
  U1761/ZN (INV_X4)                        0.01       0.52 f
  U778/ZN (OAI221_X2)                      0.12       0.64 r
  U1803/ZN (AOI22_X2)                      0.05       0.69 f
  U1804/ZN (NAND4_X2)                      0.07       0.76 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.50 f
  U1566/ZN (OAI21_X4)                      0.05       0.55 r
  U1149/ZN (NAND2_X4)                      0.02       0.57 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.74 f
  U1941/Z (MUX2_X2)                        0.12       0.86 f
  U1058/ZN (NOR2_X2)                       0.04       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1163/ZN (NAND2_X1)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.05       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1052/ZN (INV_X1)                        0.03       0.46 r
  U1096/ZN (NAND3_X2)                      0.03       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.57 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1407/ZN (NAND3_X2)                      0.05       0.40 r
  U1623/ZN (INV_X4)                        0.02       0.41 f
  U1682/ZN (OAI221_X2)                     0.09       0.50 r
  U1683/ZN (INV_X4)                        0.02       0.52 f
  U800/ZN (NOR2_X2)                        0.03       0.56 r
  U799/ZN (NOR2_X2)                        0.02       0.58 f
  U1714/ZN (OAI221_X2)                     0.06       0.64 r
  U1830/ZN (INV_X4)                        0.01       0.65 f
  U1831/ZN (OAI22_X2)                      0.04       0.69 r
  U1134/ZN (NOR2_X2)                       0.03       0.72 f
  U1832/ZN (NAND4_X2)                      0.06       0.78 r
  U1956/ZN (INV_X4)                        0.01       0.79 f
  U1958/ZN (NAND3_X2)                      0.03       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.54 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U669/ZN (INV_X4)                         0.01       0.34 f
  U1482/ZN (NAND3_X2)                      0.04       0.38 r
  U1557/ZN (INV_X4)                        0.02       0.40 f
  U1695/ZN (OAI221_X2)                     0.11       0.51 r
  U1761/ZN (INV_X4)                        0.01       0.52 f
  U778/ZN (OAI221_X2)                      0.12       0.64 r
  U1803/ZN (AOI22_X2)                      0.05       0.69 f
  U1804/ZN (NAND4_X2)                      0.07       0.76 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.06       0.63 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.39 r
  U1846/ZN (INV_X4)                        0.01       0.40 f
  U1087/ZN (OAI21_X2)                      0.05       0.45 r
  U1847/ZN (NAND2_X2)                      0.03       0.48 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1407/ZN (NAND3_X2)                      0.05       0.40 r
  U1623/ZN (INV_X4)                        0.02       0.41 f
  U1682/ZN (OAI221_X2)                     0.09       0.50 r
  U1683/ZN (INV_X4)                        0.02       0.52 f
  U800/ZN (NOR2_X2)                        0.03       0.56 r
  U799/ZN (NOR2_X2)                        0.02       0.58 f
  U1714/ZN (OAI221_X2)                     0.06       0.64 r
  U1830/ZN (INV_X4)                        0.01       0.65 f
  U1831/ZN (OAI22_X2)                      0.04       0.69 r
  U1134/ZN (NOR2_X2)                       0.03       0.72 f
  U1832/ZN (NAND4_X2)                      0.06       0.78 r
  U1956/ZN (INV_X4)                        0.01       0.79 f
  U1958/ZN (NAND3_X2)                      0.03       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1174/ZN (INV_X8)                        0.01       0.72 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.55 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.54 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.55 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.55 r
  U1507/ZN (XNOR2_X2)                      0.08       0.63 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.50 f
  U1566/ZN (OAI21_X4)                      0.05       0.55 r
  U1149/ZN (NAND2_X4)                      0.02       0.57 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.74 f
  U1941/Z (MUX2_X2)                        0.12       0.86 f
  U1058/ZN (NOR2_X2)                       0.04       0.90 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.97 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.75 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1052/ZN (INV_X1)                        0.03       0.46 r
  U1096/ZN (NAND3_X2)                      0.03       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.57 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U1388/ZN (NAND2_X2)                      0.04       0.24 r
  U1183/ZN (INV_X8)                        0.03       0.28 f
  U865/ZN (NAND2_X2)                       0.04       0.31 r
  U1402/ZN (INV_X4)                        0.03       0.34 f
  U1438/ZN (NAND2_X2)                      0.03       0.37 r
  U1439/ZN (NAND3_X2)                      0.03       0.40 f
  U1091/ZN (AOI21_X2)                      0.05       0.45 r
  U1090/ZN (NAND3_X2)                      0.03       0.48 f
  U1440/Z (MUX2_X2)                        0.13       0.61 f
  U1529/ZN (AOI222_X4)                     0.12       0.73 r
  U661/ZN (INV_X8)                         0.02       0.74 f
  U1906/ZN (AOI222_X4)                     0.06       0.81 r
  U1907/ZN (NAND4_X2)                      0.04       0.85 f
  U1949/ZN (NOR2_X4)                       0.03       0.87 r
  U1960/ZN (NAND4_X2)                      0.02       0.90 f
  U1097/ZN (NOR3_X4)                       0.03       0.93 r
  U1968/ZN (NAND4_X2)                      0.03       0.96 f
  U1111/ZN (NOR2_X2)                       0.03       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.75 r
  U1932/ZN (AOI21_X4)                      0.02       0.77 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.46 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U704/ZN (NOR2_X2)                        0.02       0.21 f
  U703/ZN (INV_X8)                         0.02       0.23 r
  U1038/ZN (INV_X16)                       0.02       0.24 f
  U1037/ZN (AND2_X4)                       0.07       0.31 f
  U1142/ZN (AOI21_X1)                      0.06       0.37 r
  U1439/ZN (NAND3_X2)                      0.03       0.40 f
  U1091/ZN (AOI21_X2)                      0.05       0.45 r
  U1090/ZN (NAND3_X2)                      0.03       0.48 f
  U1440/Z (MUX2_X2)                        0.13       0.61 f
  U1529/ZN (AOI222_X4)                     0.12       0.73 r
  U661/ZN (INV_X8)                         0.02       0.74 f
  U1906/ZN (AOI222_X4)                     0.06       0.81 r
  U1907/ZN (NAND4_X2)                      0.04       0.85 f
  U1949/ZN (NOR2_X4)                       0.03       0.87 r
  U1960/ZN (NAND4_X2)                      0.02       0.90 f
  U1097/ZN (NOR3_X4)                       0.03       0.93 r
  U1968/ZN (NAND4_X2)                      0.03       0.96 f
  U1111/ZN (NOR2_X2)                       0.03       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1072/ZN (AOI21_X2)                      0.03       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.54 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.55 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U704/ZN (NOR2_X2)                        0.02       0.20 f
  U703/ZN (INV_X8)                         0.02       0.22 r
  U1038/ZN (INV_X16)                       0.02       0.24 f
  U1037/ZN (AND2_X4)                       0.07       0.31 f
  U1142/ZN (AOI21_X1)                      0.06       0.37 r
  U1439/ZN (NAND3_X2)                      0.03       0.40 f
  U1091/ZN (AOI21_X2)                      0.05       0.44 r
  U1090/ZN (NAND3_X2)                      0.03       0.48 f
  U1440/Z (MUX2_X2)                        0.13       0.61 f
  U1529/ZN (AOI222_X4)                     0.12       0.73 r
  U661/ZN (INV_X8)                         0.02       0.74 f
  U1906/ZN (AOI222_X4)                     0.06       0.81 r
  U1907/ZN (NAND4_X2)                      0.04       0.85 f
  U1949/ZN (NOR2_X4)                       0.03       0.87 r
  U1960/ZN (NAND4_X2)                      0.02       0.90 f
  U1097/ZN (NOR3_X4)                       0.03       0.93 r
  U1968/ZN (NAND4_X2)                      0.03       0.96 f
  U1111/ZN (NOR2_X2)                       0.03       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1933/ZN (INV_X4)                        0.01       0.68 f
  U1934/ZN (NOR3_X4)                       0.03       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.46 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.74 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1072/ZN (AOI21_X2)                      0.03       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.55 r
  U1507/ZN (XNOR2_X2)                      0.08       0.63 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.07       0.68 r
  U1934/ZN (NOR3_X4)                       0.03       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.74 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.52 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.68 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.84 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.99 f
  res[0] (out)                             0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.51 r
  U1710/ZN (XNOR2_X2)                      0.08       0.59 r
  U1924/ZN (NOR2_X4)                       0.02       0.61 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1933/ZN (INV_X4)                        0.01       0.68 f
  U1934/ZN (NOR3_X4)                       0.03       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.84 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.99 f
  res[0] (out)                             0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1202/ZN (XNOR2_X2)                      0.07       0.23 r
  U1204/ZN (XNOR2_X2)                      0.08       0.31 r
  U1205/ZN (INV_X4)                        0.02       0.32 f
  U1207/ZN (NAND2_X2)                      0.04       0.37 r
  U1211/ZN (NAND2_X2)                      0.03       0.40 f
  U868/ZN (OAI21_X2)                       0.08       0.47 r
  U1505/ZN (NAND2_X2)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.84 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.99 f
  res[0] (out)                             0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1553/ZN (OAI21_X4)                      0.05       0.62 r
  U1061/ZN (XNOR2_X2)                      0.07       0.68 r
  U1077/ZN (NOR2_X1)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.04       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.46 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1116/ZN (NAND3_X2)                      0.03       0.42 f
  U1148/ZN (OAI21_X2)                      0.05       0.47 r
  U1786/ZN (NAND2_X2)                      0.02       0.49 f
  U890/ZN (OAI21_X2)                       0.05       0.54 r
  U1167/ZN (NAND3_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.07       0.68 r
  U1934/ZN (NOR3_X4)                       0.03       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.98 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U669/ZN (INV_X4)                         0.01       0.33 f
  U1482/ZN (NAND3_X2)                      0.04       0.37 r
  U1557/ZN (INV_X4)                        0.02       0.39 f
  U1695/ZN (OAI221_X2)                     0.11       0.51 r
  U1761/ZN (INV_X4)                        0.01       0.52 f
  U778/ZN (OAI221_X2)                      0.12       0.64 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.76 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.99 r
  zf (out)                                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.55 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.99 f
  res[0] (out)                             0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U994/ZN (AND3_X4)                        0.07       0.42 f
  U1029/ZN (OR2_X4)                        0.06       0.49 f
  U1540/ZN (NAND3_X2)                      0.06       0.55 r
  U1586/ZN (INV_X4)                        0.02       0.56 f
  U896/ZN (NOR2_X2)                        0.03       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U1744/ZN (OAI22_X2)                      0.07       0.60 r
  U722/ZN (NOR2_X2)                        0.04       0.64 f
  U768/ZN (NOR2_X2)                        0.04       0.68 r
  U957/ZN (AOI211_X2)                      0.04       0.71 f
  U1804/ZN (NAND4_X2)                      0.04       0.76 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.99 f
  zf (out)                                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.74 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.99 r
  res[0] (out)                             0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1072/ZN (AOI21_X2)                      0.03       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1506/ZN (OAI221_X2)                     0.03       0.55 f
  U1507/ZN (XNOR2_X2)                      0.07       0.62 f
  U1151/ZN (NAND2_X4)                      0.03       0.65 r
  U1113/ZN (INV_X8)                        0.01       0.67 f
  U1163/ZN (NAND2_X1)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.03       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1407/ZN (NAND3_X2)                      0.05       0.39 r
  U1623/ZN (INV_X4)                        0.02       0.41 f
  U1682/ZN (OAI221_X2)                     0.09       0.50 r
  U1683/ZN (INV_X4)                        0.02       0.52 f
  U800/ZN (NOR2_X2)                        0.03       0.55 r
  U799/ZN (NOR2_X2)                        0.02       0.57 f
  U1714/ZN (OAI221_X2)                     0.06       0.64 r
  U1830/ZN (INV_X4)                        0.01       0.65 f
  U1831/ZN (OAI22_X2)                      0.04       0.69 r
  U1134/ZN (NOR2_X2)                       0.03       0.71 f
  U1832/ZN (NAND4_X2)                      0.06       0.77 r
  U1956/ZN (INV_X4)                        0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.03       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.49 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.59 f
  U1924/ZN (NOR2_X4)                       0.02       0.61 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.05       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.97 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.07       0.68 r
  U1934/ZN (NOR3_X4)                       0.03       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.59 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.74 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.55 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.93 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U994/ZN (AND3_X4)                        0.07       0.42 f
  U1029/ZN (OR2_X4)                        0.06       0.48 f
  U1540/ZN (NAND3_X2)                      0.06       0.55 r
  U1586/ZN (INV_X4)                        0.02       0.56 f
  U896/ZN (NOR2_X2)                        0.03       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U1744/ZN (OAI22_X2)                      0.07       0.60 r
  U722/ZN (NOR2_X2)                        0.04       0.64 f
  U768/ZN (NOR2_X2)                        0.04       0.68 r
  U957/ZN (AOI211_X2)                      0.04       0.71 f
  U1804/ZN (NAND4_X2)                      0.04       0.76 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1116/ZN (NAND3_X2)                      0.03       0.42 f
  U1148/ZN (OAI21_X2)                      0.05       0.47 r
  U1786/ZN (NAND2_X2)                      0.02       0.49 f
  U890/ZN (OAI21_X2)                       0.05       0.54 r
  U1167/ZN (NAND3_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U1744/ZN (OAI22_X2)                      0.07       0.60 r
  U722/ZN (NOR2_X2)                        0.04       0.64 f
  U938/ZN (NOR2_X2)                        0.04       0.68 r
  U1809/ZN (AOI211_X2)                     0.03       0.71 f
  U1810/ZN (NAND3_X2)                      0.05       0.76 r
  U1957/ZN (NOR2_X4)                       0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1445/ZN (NAND3_X2)                      0.05       0.40 r
  U1585/ZN (INV_X4)                        0.01       0.41 f
  U1031/ZN (OR2_X4)                        0.06       0.47 f
  U989/ZN (AND3_X4)                        0.08       0.55 f
  U897/ZN (NOR2_X2)                        0.04       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.97 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1223/ZN (XNOR2_X2)                      0.06       0.20 f
  U1224/ZN (NAND2_X2)                      0.07       0.26 r
  U992/ZN (AND2_X4)                        0.06       0.32 r
  U1243/ZN (AOI21_X4)                      0.02       0.34 f
  U1246/ZN (OAI21_X4)                      0.05       0.39 r
  U1247/ZN (INV_X4)                        0.01       0.40 f
  U1252/ZN (OAI21_X4)                      0.04       0.45 r
  U1254/ZN (NAND2_X2)                      0.03       0.48 f
  U1177/ZN (NAND2_X4)                      0.04       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.59 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.05       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1061/ZN (XNOR2_X2)                      0.07       0.68 r
  U1077/ZN (NOR2_X1)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.04       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.57 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U670/ZN (INV_X4)                         0.02       0.36 f
  U1489/ZN (NAND3_X2)                      0.04       0.40 r
  U1607/ZN (INV_X4)                        0.02       0.42 f
  U1695/ZN (OAI221_X2)                     0.08       0.50 r
  U1761/ZN (INV_X4)                        0.01       0.51 f
  U778/ZN (OAI221_X2)                      0.12       0.64 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.51 r
  U1710/ZN (XNOR2_X2)                      0.08       0.59 r
  U1924/ZN (NOR2_X4)                       0.02       0.61 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.86 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U1744/ZN (OAI22_X2)                      0.07       0.60 r
  U722/ZN (NOR2_X2)                        0.04       0.64 f
  U938/ZN (NOR2_X2)                        0.04       0.68 r
  U1809/ZN (AOI211_X2)                     0.03       0.71 f
  U1810/ZN (NAND3_X2)                      0.05       0.76 r
  U1957/ZN (NOR2_X4)                       0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1202/ZN (XNOR2_X2)                      0.07       0.23 r
  U1204/ZN (XNOR2_X2)                      0.08       0.31 r
  U1205/ZN (INV_X4)                        0.02       0.32 f
  U1207/ZN (NAND2_X2)                      0.04       0.37 r
  U1211/ZN (NAND2_X2)                      0.03       0.40 f
  U868/ZN (OAI21_X2)                       0.08       0.47 r
  U1505/ZN (NAND2_X2)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1116/ZN (NAND3_X2)                      0.05       0.42 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1445/ZN (NAND3_X2)                      0.05       0.40 r
  U1585/ZN (INV_X4)                        0.01       0.41 f
  U1031/ZN (OR2_X4)                        0.06       0.47 f
  U989/ZN (AND3_X4)                        0.08       0.55 f
  U897/ZN (NOR2_X2)                        0.04       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1080/ZN (NAND2_X2)                      0.03       0.48 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.61 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1346/ZN (OAI22_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.97 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1506/ZN (OAI221_X2)                     0.03       0.55 f
  U1507/ZN (XNOR2_X2)                      0.07       0.62 f
  U1151/ZN (NAND2_X4)                      0.03       0.65 r
  U1113/ZN (INV_X8)                        0.01       0.66 f
  U1163/ZN (NAND2_X1)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1470/ZN (NAND3_X2)                      0.05       0.41 r
  U1610/ZN (INV_X4)                        0.02       0.42 f
  U1692/ZN (OAI221_X2)                     0.09       0.51 r
  U1762/ZN (AOI22_X2)                      0.04       0.56 f
  U778/ZN (OAI221_X2)                      0.08       0.64 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.07       0.68 r
  U1934/ZN (NOR3_X4)                       0.03       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.59 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.02       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1400/ZN (NAND3_X2)                      0.05       0.41 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.54 f
  U784/ZN (NOR2_X2)                        0.04       0.58 r
  U782/ZN (NOR2_X2)                        0.02       0.60 f
  U1747/ZN (OAI221_X2)                     0.07       0.67 r
  U1809/ZN (AOI211_X2)                     0.04       0.71 f
  U1810/ZN (NAND3_X2)                      0.05       0.76 r
  U1957/ZN (NOR2_X4)                       0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1346/ZN (OAI22_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1164/ZN (OAI21_X2)                      0.06       0.57 r
  U1536/ZN (INV_X4)                        0.01       0.59 f
  U1537/ZN (XNOR2_X2)                      0.06       0.65 f
  U1163/ZN (NAND2_X1)                      0.05       0.70 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.43 f
  U721/ZN (AOI21_X2)                       0.04       0.47 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1421/ZN (NAND3_X2)                      0.05       0.40 r
  U1543/ZN (INV_X4)                        0.01       0.41 f
  U1030/ZN (OR2_X4)                        0.06       0.47 f
  U988/ZN (AND3_X4)                        0.08       0.55 f
  U893/ZN (NOR2_X2)                        0.03       0.59 r
  U811/ZN (NOR2_X2)                        0.02       0.61 f
  U1684/ZN (NAND2_X2)                      0.05       0.66 r
  U692/ZN (AOI222_X1)                      0.04       0.70 f
  U1837/ZN (NAND4_X2)                      0.08       0.78 r
  U1952/ZN (INV_X4)                        0.01       0.79 f
  U710/ZN (NAND3_X2)                       0.03       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.92 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1116/ZN (NAND3_X2)                      0.03       0.42 f
  U1148/ZN (OAI21_X2)                      0.05       0.47 r
  U1786/ZN (NAND2_X2)                      0.02       0.49 f
  U890/ZN (OAI21_X2)                       0.05       0.54 r
  U1167/ZN (NAND3_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U704/ZN (NOR2_X2)                        0.02       0.20 f
  U703/ZN (INV_X8)                         0.02       0.22 r
  U1038/ZN (INV_X16)                       0.02       0.24 f
  U1037/ZN (AND2_X4)                       0.07       0.30 f
  U1142/ZN (AOI21_X1)                      0.06       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.39 f
  U1091/ZN (AOI21_X2)                      0.05       0.44 r
  U1090/ZN (NAND3_X2)                      0.03       0.47 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.72 r
  U661/ZN (INV_X8)                         0.02       0.74 f
  U1906/ZN (AOI222_X4)                     0.06       0.80 r
  U1907/ZN (NAND4_X2)                      0.04       0.84 f
  U1949/ZN (NOR2_X4)                       0.03       0.87 r
  U1960/ZN (NAND4_X2)                      0.02       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.61 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.05       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1421/ZN (NAND3_X2)                      0.05       0.40 r
  U1543/ZN (INV_X4)                        0.01       0.41 f
  U1030/ZN (OR2_X4)                        0.06       0.47 f
  U988/ZN (AND3_X4)                        0.08       0.55 f
  U893/ZN (NOR2_X2)                        0.03       0.59 r
  U811/ZN (NOR2_X2)                        0.02       0.61 f
  U1684/ZN (NAND2_X2)                      0.05       0.66 r
  U692/ZN (AOI222_X1)                      0.04       0.70 f
  U1837/ZN (NAND4_X2)                      0.08       0.78 r
  U1952/ZN (INV_X4)                        0.01       0.79 f
  U710/ZN (NAND3_X2)                       0.03       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1346/ZN (OAI22_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1819/ZN (OAI211_X2)                     0.04       0.51 f
  U1829/ZN (NAND2_X2)                      0.05       0.55 r
  U1925/ZN (INV_X4)                        0.01       0.57 f
  U1926/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.03       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.61 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.71 f
  U1174/ZN (INV_X8)                        0.02       0.73 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U1388/ZN (NAND2_X2)                      0.04       0.24 r
  U1183/ZN (INV_X8)                        0.03       0.28 f
  U1435/ZN (NAND2_X2)                      0.03       0.31 r
  U1436/ZN (NAND3_X2)                      0.03       0.34 f
  U1437/ZN (NAND2_X2)                      0.03       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.39 f
  U1091/ZN (AOI21_X2)                      0.05       0.44 r
  U1090/ZN (NAND3_X2)                      0.03       0.47 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.72 r
  U661/ZN (INV_X8)                         0.02       0.74 f
  U1906/ZN (AOI222_X4)                     0.06       0.80 r
  U1907/ZN (NAND4_X2)                      0.04       0.84 f
  U1949/ZN (NOR2_X4)                       0.03       0.87 r
  U1960/ZN (NAND4_X2)                      0.02       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1328/ZN (XNOR2_X2)                      0.06       0.20 f
  U1329/ZN (NAND2_X2)                      0.06       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.02       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.13 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U669/ZN (INV_X4)                         0.01       0.33 f
  U1482/ZN (NAND3_X2)                      0.04       0.37 r
  U1557/ZN (INV_X4)                        0.02       0.39 f
  U1695/ZN (OAI221_X2)                     0.11       0.50 r
  U1761/ZN (INV_X4)                        0.01       0.51 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.94 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.59 f
  U1940/S (FA_X1)                          0.15       0.73 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U670/ZN (INV_X4)                         0.02       0.34 f
  U1407/ZN (NAND3_X2)                      0.05       0.39 r
  U1623/ZN (INV_X4)                        0.02       0.40 f
  U1682/ZN (OAI221_X2)                     0.09       0.49 r
  U1683/ZN (INV_X4)                        0.02       0.51 f
  U800/ZN (NOR2_X2)                        0.03       0.55 r
  U799/ZN (NOR2_X2)                        0.02       0.57 f
  U1714/ZN (OAI221_X2)                     0.06       0.63 r
  U1830/ZN (INV_X4)                        0.01       0.64 f
  U1831/ZN (OAI22_X2)                      0.04       0.68 r
  U1134/ZN (NOR2_X2)                       0.03       0.71 f
  U1832/ZN (NAND4_X2)                      0.06       0.77 r
  U1956/ZN (INV_X4)                        0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.90 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1346/ZN (OAI22_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1819/ZN (OAI211_X2)                     0.04       0.51 f
  U1829/ZN (NAND2_X2)                      0.05       0.55 r
  U1925/ZN (INV_X4)                        0.01       0.57 f
  U1926/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.03       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1346/ZN (OAI22_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1328/ZN (XNOR2_X2)                      0.06       0.20 f
  U1329/ZN (NAND2_X2)                      0.06       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U670/ZN (INV_X4)                         0.02       0.36 f
  U1449/ZN (NAND3_X2)                      0.05       0.40 r
  U1450/ZN (NAND2_X2)                      0.02       0.42 f
  U1452/ZN (NAND3_X2)                      0.04       0.47 r
  U1584/ZN (NAND2_X2)                      0.02       0.49 f
  U989/ZN (AND3_X4)                        0.07       0.55 f
  U897/ZN (NOR2_X2)                        0.04       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.82 r
  U1959/ZN (NOR2_X2)                       0.02       0.84 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1566/ZN (OAI21_X4)                      0.03       0.55 f
  U1149/ZN (NAND2_X4)                      0.03       0.58 r
  U1939/ZN (OAI21_X4)                      0.02       0.60 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.79 r
  U1058/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.11       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.13 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1118/ZN (OAI22_X2)                      0.05       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U670/ZN (INV_X4)                         0.02       0.36 f
  U1449/ZN (NAND3_X2)                      0.05       0.40 r
  U1576/ZN (INV_X4)                        0.02       0.42 f
  U1717/ZN (OAI221_X2)                     0.10       0.52 r
  U1762/ZN (AOI22_X2)                      0.03       0.55 f
  U778/ZN (OAI221_X2)                      0.08       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.82 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1174/ZN (INV_X8)                        0.01       0.71 f
  U1935/ZN (NAND3_X4)                      0.02       0.73 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1122/ZN (NAND3_X1)                      0.28       0.30 r
  U1036/ZN (INV_X4)                        0.09       0.39 f
  U1516/ZN (NAND2_X2)                      0.07       0.46 r
  U995/ZN (INV_X4)                         0.04       0.49 f
  U688/ZN (INV_X4)                         0.08       0.57 r
  U770/ZN (OAI21_X2)                       0.04       0.61 f
  U1798/ZN (INV_X4)                        0.02       0.63 r
  U769/ZN (NOR2_X2)                        0.01       0.65 f
  U957/ZN (AOI211_X2)                      0.08       0.72 r
  U1804/ZN (NAND4_X2)                      0.03       0.76 f
  U1957/ZN (NOR2_X4)                       0.04       0.79 r
  U1958/ZN (NAND3_X2)                      0.02       0.82 f
  U1959/ZN (NOR2_X2)                       0.04       0.85 r
  U1960/ZN (NAND4_X2)                      0.04       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.03       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.39 r
  U1846/ZN (INV_X4)                        0.01       0.40 f
  U1087/ZN (OAI21_X2)                      0.05       0.45 r
  U1847/ZN (NAND2_X2)                      0.03       0.48 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1118/ZN (OAI22_X2)                      0.05       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.59 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.67 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1400/ZN (NAND3_X2)                      0.05       0.41 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.54 f
  U784/ZN (NOR2_X2)                        0.04       0.58 r
  U782/ZN (NOR2_X2)                        0.02       0.60 f
  U1747/ZN (OAI221_X2)                     0.07       0.67 r
  U1800/ZN (NAND2_X2)                      0.03       0.70 f
  U1804/ZN (NAND4_X2)                      0.05       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.02       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.03       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U669/ZN (INV_X4)                         0.01       0.33 f
  U1482/ZN (NAND3_X2)                      0.04       0.37 r
  U1557/ZN (INV_X4)                        0.02       0.39 f
  U1695/ZN (OAI221_X2)                     0.11       0.50 r
  U1761/ZN (INV_X4)                        0.01       0.51 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1328/ZN (XNOR2_X2)                      0.06       0.20 f
  U1329/ZN (NAND2_X2)                      0.06       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U992/ZN (AND2_X4)                        0.07       0.32 f
  U1243/ZN (AOI21_X4)                      0.03       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U1388/ZN (NAND2_X2)                      0.04       0.24 r
  U1183/ZN (INV_X8)                        0.03       0.27 f
  U865/ZN (NAND2_X2)                       0.04       0.31 r
  U1402/ZN (INV_X4)                        0.03       0.33 f
  U1438/ZN (NAND2_X2)                      0.03       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.39 f
  U1091/ZN (AOI21_X2)                      0.05       0.44 r
  U1090/ZN (NAND3_X2)                      0.03       0.47 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.72 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.80 r
  U1907/ZN (NAND4_X2)                      0.04       0.84 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U670/ZN (INV_X4)                         0.02       0.34 f
  U1407/ZN (NAND3_X2)                      0.05       0.39 r
  U1623/ZN (INV_X4)                        0.02       0.40 f
  U1682/ZN (OAI221_X2)                     0.09       0.49 r
  U1683/ZN (INV_X4)                        0.02       0.51 f
  U800/ZN (NOR2_X2)                        0.03       0.55 r
  U799/ZN (NOR2_X2)                        0.02       0.57 f
  U1714/ZN (OAI221_X2)                     0.06       0.63 r
  U1830/ZN (INV_X4)                        0.01       0.64 f
  U1831/ZN (OAI22_X2)                      0.04       0.68 r
  U1134/ZN (NOR2_X2)                       0.03       0.71 f
  U1832/ZN (NAND4_X2)                      0.06       0.77 r
  U1956/ZN (INV_X4)                        0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1052/ZN (INV_X1)                        0.03       0.45 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.60 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.79 r
  U1058/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.11       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1118/ZN (OAI22_X2)                      0.05       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U994/ZN (AND3_X4)                        0.07       0.42 f
  U1029/ZN (OR2_X4)                        0.06       0.48 f
  U1540/ZN (NAND3_X2)                      0.06       0.54 r
  U1586/ZN (INV_X4)                        0.02       0.56 f
  U896/ZN (NOR2_X2)                        0.03       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.39 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.51 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U1744/ZN (OAI22_X2)                      0.07       0.59 r
  U722/ZN (NOR2_X2)                        0.04       0.63 f
  U768/ZN (NOR2_X2)                        0.04       0.67 r
  U957/ZN (AOI211_X2)                      0.04       0.71 f
  U1804/ZN (NAND4_X2)                      0.04       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U704/ZN (NOR2_X2)                        0.02       0.21 f
  U703/ZN (INV_X8)                         0.02       0.23 r
  U1038/ZN (INV_X16)                       0.02       0.25 f
  U1037/ZN (AND2_X4)                       0.07       0.32 f
  U1140/ZN (AOI21_X1)                      0.06       0.38 r
  U1465/ZN (NAND3_X2)                      0.03       0.41 f
  U914/ZN (AOI21_X2)                       0.05       0.45 r
  U913/ZN (NAND3_X2)                       0.04       0.49 f
  U1466/Z (MUX2_X2)                        0.13       0.62 f
  U729/ZN (AOI222_X2)                      0.09       0.71 r
  U1570/ZN (INV_X4)                        0.02       0.73 f
  U1571/ZN (AOI22_X2)                      0.06       0.79 r
  U1572/ZN (NAND4_X2)                      0.04       0.82 f
  U1964/ZN (INV_X4)                        0.02       0.84 r
  U1966/ZN (NAND4_X2)                      0.02       0.87 f
  U1097/ZN (NOR3_X4)                       0.05       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U1388/ZN (NAND2_X2)                      0.04       0.23 r
  U1183/ZN (INV_X8)                        0.03       0.27 f
  U865/ZN (NAND2_X2)                       0.04       0.31 r
  U1402/ZN (INV_X4)                        0.03       0.33 f
  U1438/ZN (NAND2_X2)                      0.03       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.39 f
  U1091/ZN (AOI21_X2)                      0.05       0.44 r
  U1090/ZN (NAND3_X2)                      0.03       0.47 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.72 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.80 r
  U1907/ZN (NAND4_X2)                      0.04       0.84 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U670/ZN (INV_X4)                         0.02       0.36 f
  U991/ZN (AND3_X4)                        0.07       0.43 f
  U1682/ZN (OAI221_X2)                     0.06       0.49 r
  U1683/ZN (INV_X4)                        0.02       0.51 f
  U800/ZN (NOR2_X2)                        0.03       0.55 r
  U799/ZN (NOR2_X2)                        0.02       0.57 f
  U1714/ZN (OAI221_X2)                     0.06       0.63 r
  U1830/ZN (INV_X4)                        0.01       0.64 f
  U1831/ZN (OAI22_X2)                      0.04       0.68 r
  U1134/ZN (NOR2_X2)                       0.03       0.71 f
  U1832/ZN (NAND4_X2)                      0.06       0.77 r
  U1956/ZN (INV_X4)                        0.01       0.78 f
  U1958/ZN (NAND3_X2)                      0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1164/ZN (OAI21_X2)                      0.06       0.57 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.65 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1346/ZN (OAI22_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1819/ZN (OAI211_X2)                     0.04       0.51 f
  U1829/ZN (NAND2_X2)                      0.05       0.55 r
  U1925/ZN (INV_X4)                        0.01       0.57 f
  U1926/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.03       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1328/ZN (XNOR2_X2)                      0.06       0.20 f
  U1329/ZN (NAND2_X2)                      0.06       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1835/ZN (XNOR2_X2)                      0.07       0.52 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1118/ZN (OAI22_X2)                      0.05       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1328/ZN (XNOR2_X2)                      0.06       0.20 f
  U1329/ZN (NAND2_X2)                      0.06       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1070/ZN (OAI22_X4)                      0.03       0.06 f
  U1355/ZN (XNOR2_X2)                      0.06       0.12 f
  U681/ZN (NAND2_X2)                       0.06       0.18 r
  U1023/ZN (NAND2_X2)                      0.03       0.21 f
  U1884/ZN (INV_X4)                        0.02       0.23 r
  U1085/ZN (NAND2_X2)                      0.02       0.25 f
  U1150/ZN (NAND4_X4)                      0.04       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1052/ZN (INV_X1)                        0.03       0.45 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1052/ZN (INV_X1)                        0.03       0.46 r
  U1096/ZN (NAND3_X2)                      0.03       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.57 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.63 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.39 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.51 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U1744/ZN (OAI22_X2)                      0.07       0.59 r
  U722/ZN (NOR2_X2)                        0.04       0.63 f
  U938/ZN (NOR2_X2)                        0.04       0.67 r
  U1809/ZN (AOI211_X2)                     0.03       0.70 f
  U1810/ZN (NAND3_X2)                      0.05       0.76 r
  U1957/ZN (NOR2_X4)                       0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.13 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1933/ZN (INV_X4)                        0.01       0.67 f
  U1934/ZN (NOR3_X4)                       0.03       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1122/ZN (NAND3_X1)                      0.28       0.30 r
  U1036/ZN (INV_X4)                        0.09       0.39 f
  U1516/ZN (NAND2_X2)                      0.07       0.46 r
  U995/ZN (INV_X4)                         0.04       0.49 f
  U731/ZN (INV_X4)                         0.10       0.59 r
  U719/ZN (OAI21_X2)                       0.04       0.63 f
  U1813/ZN (INV_X4)                        0.02       0.66 r
  U934/ZN (NOR2_X2)                        0.01       0.67 f
  U932/ZN (AOI211_X2)                      0.08       0.75 r
  U1823/ZN (NAND4_X2)                      0.03       0.78 f
  U1955/ZN (INV_X4)                        0.02       0.80 r
  U1958/ZN (NAND3_X2)                      0.02       0.81 f
  U1959/ZN (NOR2_X2)                       0.04       0.85 r
  U1960/ZN (NAND4_X2)                      0.04       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1165/ZN (NAND2_X1)                      0.07       0.47 r
  U1592/ZN (OAI21_X4)                      0.03       0.50 f
  U728/ZN (NAND2_X2)                       0.03       0.53 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U704/ZN (NOR2_X2)                        0.02       0.20 f
  U703/ZN (INV_X8)                         0.02       0.22 r
  U1038/ZN (INV_X16)                       0.02       0.23 f
  U1037/ZN (AND2_X4)                       0.07       0.30 f
  U1142/ZN (AOI21_X1)                      0.06       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.39 f
  U1091/ZN (AOI21_X2)                      0.05       0.44 r
  U1090/ZN (NAND3_X2)                      0.03       0.47 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.72 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.80 r
  U1907/ZN (NAND4_X2)                      0.04       0.84 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1445/ZN (NAND3_X2)                      0.05       0.39 r
  U1585/ZN (INV_X4)                        0.01       0.41 f
  U1031/ZN (OR2_X4)                        0.06       0.47 f
  U989/ZN (AND3_X4)                        0.08       0.55 f
  U897/ZN (NOR2_X2)                        0.04       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.72 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.51 r
  U1710/ZN (XNOR2_X2)                      0.08       0.59 r
  U1924/ZN (NOR2_X4)                       0.02       0.61 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.02       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1120/ZN (NAND2_X4)                      0.02       0.02 r
  U1098/ZN (NAND2_X4)                      0.02       0.05 f
  U1332/ZN (XNOR2_X2)                      0.06       0.11 f
  U873/ZN (NAND2_X2)                       0.05       0.16 r
  U1333/ZN (INV_X4)                        0.01       0.17 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.58 r
  U1046/ZN (INV_X4)                        0.01       0.59 f
  U1167/ZN (NAND3_X2)                      0.04       0.63 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.13 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.51 f
  U1057/ZN (OAI21_X2)                      0.05       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1118/ZN (OAI22_X2)                      0.05       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.96 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.58 f
  U1940/S (FA_X1)                          0.15       0.73 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1553/ZN (OAI21_X4)                      0.05       0.62 r
  U1554/ZN (XNOR2_X2)                      0.03       0.64 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[29] (in)                               0.00       0.00 f
  U1190/ZN (INV_X4)                        0.02       0.02 r
  U695/ZN (NAND4_X2)                       0.03       0.05 f
  U421/ZN (NOR4_X2)                        0.04       0.09 r
  U1193/ZN (NAND4_X2)                      0.03       0.12 f
  U1194/ZN (OR2_X2)                        0.07       0.20 f
  U1195/ZN (INV_X4)                        0.02       0.22 r
  U1388/ZN (NAND2_X2)                      0.02       0.24 f
  U1183/ZN (INV_X8)                        0.05       0.29 r
  U1481/ZN (NAND2_X2)                      0.02       0.32 f
  U1482/ZN (NAND3_X2)                      0.05       0.37 r
  U1557/ZN (INV_X4)                        0.02       0.38 f
  U1695/ZN (OAI221_X2)                     0.11       0.50 r
  U1761/ZN (INV_X4)                        0.01       0.51 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.68 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.02       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1070/ZN (OAI22_X4)                      0.03       0.06 f
  U1355/ZN (XNOR2_X2)                      0.06       0.12 f
  U681/ZN (NAND2_X2)                       0.06       0.18 r
  U1023/ZN (NAND2_X2)                      0.03       0.21 f
  U1884/ZN (INV_X4)                        0.02       0.23 r
  U1085/ZN (NAND2_X2)                      0.02       0.25 f
  U1150/ZN (NAND4_X4)                      0.04       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.89 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1470/ZN (NAND3_X2)                      0.05       0.41 r
  U1471/ZN (NAND2_X2)                      0.02       0.43 f
  U1473/ZN (NAND3_X2)                      0.04       0.47 r
  U1539/ZN (NAND2_X2)                      0.02       0.49 f
  U1540/ZN (NAND3_X2)                      0.05       0.54 r
  U1586/ZN (INV_X4)                        0.02       0.55 f
  U896/ZN (NOR2_X2)                        0.03       0.58 r
  U814/ZN (NOR2_X2)                        0.02       0.61 f
  U1654/ZN (NAND2_X2)                      0.06       0.67 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.74 f
  U1855/ZN (NAND2_X2)                      0.03       0.77 r
  U1954/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1063/ZN (NAND2_X4)                      0.02       0.06 f
  U1338/ZN (XNOR2_X2)                      0.06       0.12 f
  U1339/ZN (XNOR2_X2)                      0.07       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.23 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.37 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.03       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.76 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1165/ZN (NAND2_X1)                      0.07       0.47 r
  U1592/ZN (OAI21_X4)                      0.03       0.50 f
  U728/ZN (NAND2_X2)                       0.03       0.53 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.54 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1835/ZN (XNOR2_X2)                      0.03       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U992/ZN (AND2_X4)                        0.07       0.32 f
  U1243/ZN (AOI21_X4)                      0.03       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U992/ZN (AND2_X4)                        0.07       0.32 f
  U1243/ZN (AOI21_X4)                      0.03       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.57 f
  U1593/ZN (XNOR2_X2)                      0.06       0.63 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1120/ZN (NAND2_X4)                      0.02       0.02 r
  U1098/ZN (NAND2_X4)                      0.02       0.05 f
  U1332/ZN (XNOR2_X2)                      0.06       0.11 f
  U873/ZN (NAND2_X2)                       0.05       0.16 r
  U1333/ZN (INV_X4)                        0.01       0.17 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.54 r
  U1650/ZN (INV_X4)                        0.01       0.55 f
  U1073/ZN (NAND2_X4)                      0.02       0.57 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.51 f
  U1057/ZN (OAI21_X2)                      0.05       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.54 f
  U1046/ZN (INV_X4)                        0.02       0.56 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.05       0.05 r
  U1347/ZN (XNOR2_X2)                      0.09       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.55 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.74 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.74 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1164/ZN (OAI21_X2)                      0.06       0.57 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.65 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.75 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1933/ZN (INV_X4)                        0.01       0.67 f
  U1934/ZN (NOR3_X4)                       0.03       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1350/Z (XOR2_X2)                        0.07       0.14 f
  U863/ZN (NAND2_X2)                       0.04       0.18 r
  U1351/ZN (NAND3_X2)                      0.03       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1835/ZN (XNOR2_X2)                      0.03       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.15 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1328/ZN (XNOR2_X2)                      0.06       0.20 f
  U1329/ZN (NAND2_X2)                      0.06       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U704/ZN (NOR2_X2)                        0.02       0.19 f
  U703/ZN (INV_X8)                         0.02       0.22 r
  U1038/ZN (INV_X16)                       0.02       0.23 f
  U1037/ZN (AND2_X4)                       0.07       0.30 f
  U1142/ZN (AOI21_X1)                      0.06       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.39 f
  U1091/ZN (AOI21_X2)                      0.05       0.43 r
  U1090/ZN (NAND3_X2)                      0.03       0.47 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.72 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.80 r
  U1907/ZN (NAND4_X2)                      0.04       0.84 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.89 f
  U1097/ZN (NOR3_X4)                       0.03       0.92 r
  U1968/ZN (NAND4_X2)                      0.03       0.95 f
  U1111/ZN (NOR2_X2)                       0.03       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.13 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.04       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1118/ZN (OAI22_X2)                      0.05       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.54 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.85 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1072/ZN (AOI21_X2)                      0.03       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1266/ZN (XNOR2_X2)                      0.06       0.15 r
  U1267/ZN (NAND2_X2)                      0.05       0.20 f
  U892/ZN (NAND2_X2)                       0.06       0.26 r
  U1274/ZN (NAND3_X4)                      0.03       0.29 f
  U1106/ZN (NAND2_X4)                      0.04       0.33 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.38 r
  U1155/ZN (NAND2_X4)                      0.02       0.40 f
  U1154/ZN (NAND2_X4)                      0.03       0.43 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.50 r
  U1710/ZN (XNOR2_X2)                      0.08       0.58 r
  U1924/ZN (NOR2_X4)                       0.02       0.60 f
  U1927/ZN (NAND3_X2)                      0.03       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.69 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1061/ZN (XNOR2_X2)                      0.07       0.67 r
  U1077/ZN (NOR2_X1)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.04       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1421/ZN (NAND3_X2)                      0.05       0.39 r
  U1543/ZN (INV_X4)                        0.01       0.41 f
  U1030/ZN (OR2_X4)                        0.06       0.47 f
  U988/ZN (AND3_X4)                        0.08       0.55 f
  U893/ZN (NOR2_X2)                        0.03       0.58 r
  U811/ZN (NOR2_X2)                        0.02       0.60 f
  U1684/ZN (NAND2_X2)                      0.05       0.65 r
  U692/ZN (AOI222_X1)                      0.04       0.70 f
  U1837/ZN (NAND4_X2)                      0.08       0.77 r
  U1952/ZN (INV_X4)                        0.01       0.79 f
  U710/ZN (NAND3_X2)                       0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1052/ZN (INV_X1)                        0.03       0.45 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1554/ZN (XNOR2_X2)                      0.03       0.64 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.04 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.16 f
  U1340/ZN (OAI21_X4)                      0.05       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1164/ZN (OAI21_X2)                      0.06       0.57 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.65 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.51 r
  U1759/ZN (INV_X4)                        0.01       0.52 f
  U1760/ZN (OAI22_X2)                      0.06       0.58 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.05       0.05 r
  U1347/ZN (XNOR2_X2)                      0.09       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1835/ZN (XNOR2_X2)                      0.08       0.55 r
  U1919/ZN (INV_X4)                        0.01       0.56 f
  U1920/ZN (NAND4_X2)                      0.07       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.51 f
  U1057/ZN (OAI21_X2)                      0.05       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1114/ZN (NAND2_X4)                      0.02       0.02 r
  U1063/ZN (NAND2_X4)                      0.02       0.04 f
  U1338/ZN (XNOR2_X2)                      0.06       0.10 f
  U1339/ZN (XNOR2_X2)                      0.07       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.54 r
  U1920/ZN (NAND4_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.09       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U666/ZN (XNOR2_X2)                       0.07       0.53 f
  U1914/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.33 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1120/ZN (NAND2_X4)                      0.02       0.02 r
  U1098/ZN (NAND2_X4)                      0.02       0.05 f
  U1332/ZN (XNOR2_X2)                      0.06       0.11 f
  U873/ZN (NAND2_X2)                       0.05       0.16 r
  U1333/ZN (INV_X4)                        0.01       0.17 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1165/ZN (NAND2_X1)                      0.07       0.47 r
  U1592/ZN (OAI21_X4)                      0.03       0.50 f
  U728/ZN (NAND2_X2)                       0.03       0.53 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.52 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.67 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.05       0.05 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 r
  U1274/ZN (NAND3_X4)                      0.03       0.29 f
  U1106/ZN (NAND2_X4)                      0.04       0.33 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.38 r
  U1155/ZN (NAND2_X4)                      0.02       0.40 f
  U1154/ZN (NAND2_X4)                      0.03       0.43 r
  U1052/ZN (INV_X1)                        0.02       0.45 f
  U1096/ZN (NAND3_X2)                      0.05       0.50 r
  U1710/ZN (XNOR2_X2)                      0.08       0.58 r
  U1924/ZN (NOR2_X4)                       0.02       0.60 f
  U1927/ZN (NAND3_X2)                      0.03       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1165/ZN (NAND2_X1)                      0.05       0.50 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.06       0.62 f
  U1921/ZN (NAND2_X2)                      0.04       0.66 r
  U1923/ZN (NOR3_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1350/Z (XOR2_X2)                        0.07       0.14 f
  U863/ZN (NAND2_X2)                       0.04       0.18 r
  U1351/ZN (NAND3_X2)                      0.03       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.58 r
  U1046/ZN (INV_X4)                        0.01       0.59 f
  U1167/ZN (NAND3_X2)                      0.04       0.63 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1506/ZN (OAI221_X2)                     0.03       0.54 f
  U1507/ZN (XNOR2_X2)                      0.07       0.61 f
  U1151/ZN (NAND2_X4)                      0.03       0.64 r
  U1113/ZN (INV_X8)                        0.01       0.66 f
  U1163/ZN (NAND2_X1)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1164/ZN (OAI21_X2)                      0.06       0.57 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.64 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.13 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.04       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1072/ZN (AOI21_X2)                      0.03       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1070/ZN (OAI22_X4)                      0.03       0.06 f
  U1355/ZN (XNOR2_X2)                      0.06       0.12 f
  U681/ZN (NAND2_X2)                       0.06       0.18 r
  U1023/ZN (NAND2_X2)                      0.03       0.21 f
  U1884/ZN (INV_X4)                        0.02       0.23 r
  U1085/ZN (NAND2_X2)                      0.02       0.25 f
  U1150/ZN (NAND4_X4)                      0.04       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.04 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.16 f
  U1340/ZN (OAI21_X4)                      0.05       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.51 r
  U1759/ZN (INV_X4)                        0.01       0.52 f
  U1760/ZN (OAI22_X2)                      0.06       0.58 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.51 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.77 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[3] (in)                         0.00       0.00 r
  U1000/ZN (INV_X16)                       0.01       0.01 f
  U1120/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.19 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1165/ZN (NAND2_X1)                      0.07       0.47 r
  U1592/ZN (OAI21_X4)                      0.03       0.50 f
  U728/ZN (NAND2_X2)                       0.03       0.53 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1072/ZN (AOI21_X2)                      0.03       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.51 f
  U1057/ZN (OAI21_X2)                      0.05       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1114/ZN (NAND2_X4)                      0.02       0.02 r
  U1063/ZN (NAND2_X4)                      0.02       0.04 f
  U1338/ZN (XNOR2_X2)                      0.06       0.10 f
  U1339/ZN (XNOR2_X2)                      0.07       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[6] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[6] (in)                                0.00       0.00 r
  U1345/ZN (XNOR2_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.08       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U992/ZN (AND2_X4)                        0.07       0.32 f
  U1243/ZN (AOI21_X4)                      0.03       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U994/ZN (AND3_X4)                        0.07       0.42 f
  U1029/ZN (OR2_X4)                        0.06       0.48 f
  U1540/ZN (NAND3_X2)                      0.06       0.54 r
  U1586/ZN (INV_X4)                        0.02       0.55 f
  U896/ZN (NOR2_X2)                        0.03       0.58 r
  U814/ZN (NOR2_X2)                        0.02       0.60 f
  U1654/ZN (NAND2_X2)                      0.06       0.66 r
  U1845/ZN (INV_X4)                        0.01       0.68 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.73 f
  U1855/ZN (NAND2_X2)                      0.03       0.76 r
  U1954/ZN (INV_X4)                        0.01       0.77 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1120/ZN (NAND2_X4)                      0.02       0.02 r
  U1098/ZN (NAND2_X4)                      0.02       0.05 f
  U1332/ZN (XNOR2_X2)                      0.06       0.11 f
  U873/ZN (NAND2_X2)                       0.05       0.16 r
  U1333/ZN (INV_X4)                        0.01       0.17 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1165/ZN (NAND2_X1)                      0.07       0.47 r
  U1592/ZN (OAI21_X4)                      0.03       0.50 f
  U728/ZN (NAND2_X2)                       0.03       0.53 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1400/ZN (NAND3_X2)                      0.05       0.39 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.51 r
  U1743/ZN (INV_X4)                        0.02       0.52 f
  U1744/ZN (OAI22_X2)                      0.07       0.59 r
  U722/ZN (NOR2_X2)                        0.04       0.63 f
  U768/ZN (NOR2_X2)                        0.04       0.67 r
  U957/ZN (AOI211_X2)                      0.04       0.70 f
  U1804/ZN (NAND4_X2)                      0.04       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1223/ZN (XNOR2_X2)                      0.06       0.20 f
  U1224/ZN (NAND2_X2)                      0.07       0.26 r
  U992/ZN (AND2_X4)                        0.06       0.32 r
  U1243/ZN (AOI21_X4)                      0.02       0.34 f
  U1246/ZN (OAI21_X4)                      0.05       0.39 r
  U1247/ZN (INV_X4)                        0.01       0.40 f
  U1252/ZN (OAI21_X4)                      0.04       0.45 r
  U1254/ZN (NAND2_X2)                      0.03       0.48 f
  U1177/ZN (NAND2_X4)                      0.04       0.51 r
  U1506/ZN (OAI221_X2)                     0.03       0.54 f
  U1507/ZN (XNOR2_X2)                      0.07       0.61 f
  U1151/ZN (NAND2_X4)                      0.03       0.64 r
  U1113/ZN (INV_X8)                        0.01       0.66 f
  U1163/ZN (NAND2_X1)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.05       0.05 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1120/ZN (NAND2_X4)                      0.02       0.02 r
  U1098/ZN (NAND2_X4)                      0.02       0.05 f
  U1332/ZN (XNOR2_X2)                      0.06       0.11 f
  U873/ZN (NAND2_X2)                       0.05       0.16 r
  U1333/ZN (INV_X4)                        0.01       0.17 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.05       0.05 r
  U1347/ZN (XNOR2_X2)                      0.09       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1362/ZN (INV_X4)                        0.03       0.17 r
  U1269/ZN (XNOR2_X2)                      0.08       0.25 r
  U1274/ZN (NAND3_X4)                      0.03       0.29 f
  U1106/ZN (NAND2_X4)                      0.04       0.33 r
  U875/ZN (NAND2_X2)                       0.02       0.35 f
  U1277/ZN (INV_X4)                        0.02       0.38 r
  U1155/ZN (NAND2_X4)                      0.02       0.40 f
  U1154/ZN (NAND2_X4)                      0.03       0.43 r
  U1052/ZN (INV_X1)                        0.02       0.45 f
  U1096/ZN (NAND3_X2)                      0.05       0.50 r
  U1710/ZN (XNOR2_X2)                      0.08       0.58 r
  U1924/ZN (NOR2_X4)                       0.02       0.60 f
  U1927/ZN (NAND3_X2)                      0.03       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1123/ZN (OAI22_X1)                      0.12       0.13 r
  U1227/ZN (XNOR2_X2)                      0.04       0.16 f
  U1228/ZN (NAND2_X2)                      0.08       0.24 r
  U1229/ZN (INV_X4)                        0.02       0.26 f
  U1236/ZN (OAI21_X4)                      0.05       0.31 r
  U1243/ZN (AOI21_X4)                      0.03       0.33 f
  U1246/ZN (OAI21_X4)                      0.05       0.38 r
  U1247/ZN (INV_X4)                        0.01       0.39 f
  U1252/ZN (OAI21_X4)                      0.04       0.44 r
  U1254/ZN (NAND2_X2)                      0.03       0.47 f
  U1177/ZN (NAND2_X4)                      0.04       0.50 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.58 f
  U1940/S (FA_X1)                          0.15       0.73 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.79 f
  U1942/Z (MUX2_X2)                        0.11       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.46 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.52 f
  U1069/ZN (NAND2_X4)                      0.02       0.54 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.51 f
  U1057/ZN (OAI21_X2)                      0.05       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U1365/ZN (XNOR2_X2)                      0.07       0.07 r
  U1367/ZN (XNOR2_X2)                      0.08       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.04       0.12 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.56 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1489/ZN (NAND3_X2)                      0.04       0.40 r
  U1607/ZN (INV_X4)                        0.02       0.41 f
  U1695/ZN (OAI221_X2)                     0.08       0.50 r
  U1761/ZN (INV_X4)                        0.01       0.51 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1755/ZN (NAND2_X2)                      0.02       0.41 f
  U1756/ZN (INV_X4)                        0.02       0.43 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.50 r
  U1759/ZN (INV_X4)                        0.01       0.52 f
  U1760/ZN (OAI22_X2)                      0.06       0.57 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.34 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.57 f
  U1536/ZN (INV_X4)                        0.02       0.59 r
  U1537/ZN (XNOR2_X2)                      0.07       0.66 r
  U1933/ZN (INV_X4)                        0.01       0.67 f
  U1934/ZN (NOR3_X4)                       0.03       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1350/Z (XOR2_X2)                        0.07       0.14 f
  U863/ZN (NAND2_X2)                       0.04       0.18 r
  U1351/ZN (NAND3_X2)                      0.03       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.08       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1061/ZN (XNOR2_X2)                      0.07       0.67 r
  U1077/ZN (NOR2_X1)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.04       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1400/ZN (NAND3_X2)                      0.05       0.39 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.51 r
  U1743/ZN (INV_X4)                        0.02       0.52 f
  U1744/ZN (OAI22_X2)                      0.07       0.59 r
  U722/ZN (NOR2_X2)                        0.04       0.63 f
  U938/ZN (NOR2_X2)                        0.04       0.67 r
  U1809/ZN (AOI211_X2)                     0.03       0.70 f
  U1810/ZN (NAND3_X2)                      0.05       0.75 r
  U1957/ZN (NOR2_X4)                       0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1072/ZN (AOI21_X2)                      0.03       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.70 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1072/ZN (AOI21_X2)                      0.03       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.67 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.83 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.65 r
  U1923/ZN (NOR3_X4)                       0.02       0.67 f
  U1928/ZN (NAND3_X4)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.02       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[6] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[6] (in)                                0.00       0.00 r
  U1345/ZN (XNOR2_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.08       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1835/ZN (XNOR2_X2)                      0.03       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1177/ZN (NAND2_X4)                      0.03       0.50 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.58 f
  U1940/S (FA_X1)                          0.15       0.73 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.79 f
  U1942/Z (MUX2_X2)                        0.11       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.55 r
  U1507/ZN (XNOR2_X2)                      0.08       0.63 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1105/ZN (NAND3_X1)                      0.06       0.71 r
  U1147/ZN (NAND2_X4)                      0.02       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1445/ZN (NAND3_X2)                      0.05       0.39 r
  U1585/ZN (INV_X4)                        0.01       0.40 f
  U1031/ZN (OR2_X4)                        0.06       0.46 f
  U989/ZN (AND3_X4)                        0.08       0.55 f
  U897/ZN (NOR2_X2)                        0.04       0.59 r
  U814/ZN (NOR2_X2)                        0.02       0.60 f
  U1654/ZN (NAND2_X2)                      0.06       0.66 r
  U1845/ZN (INV_X4)                        0.01       0.67 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.73 f
  U1855/ZN (NAND2_X2)                      0.03       0.76 r
  U1954/ZN (INV_X4)                        0.01       0.77 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.04 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.16 f
  U1340/ZN (OAI21_X4)                      0.05       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1266/ZN (XNOR2_X2)                      0.06       0.15 r
  U1267/ZN (NAND2_X2)                      0.05       0.20 f
  U892/ZN (NAND2_X2)                       0.06       0.26 r
  U1274/ZN (NAND3_X4)                      0.03       0.29 f
  U1106/ZN (NAND2_X4)                      0.04       0.33 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.38 r
  U1155/ZN (NAND2_X4)                      0.02       0.40 f
  U1154/ZN (NAND2_X4)                      0.03       0.43 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.50 r
  U1710/ZN (XNOR2_X2)                      0.08       0.58 r
  U1924/ZN (NOR2_X4)                       0.02       0.60 f
  U1927/ZN (NAND3_X2)                      0.03       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.05       0.05 r
  U1347/ZN (XNOR2_X2)                      0.09       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.18 r
  U1344/ZN (INV_X4)                        0.01       0.19 f
  U1349/ZN (NAND2_X2)                      0.02       0.21 r
  U1351/ZN (NAND3_X2)                      0.02       0.23 f
  U1060/ZN (NAND2_X4)                      0.04       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.35 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1933/ZN (INV_X4)                        0.01       0.68 f
  U1934/ZN (NOR3_X4)                       0.03       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.54 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1489/ZN (NAND3_X2)                      0.04       0.40 r
  U1607/ZN (INV_X4)                        0.02       0.41 f
  U1695/ZN (OAI221_X2)                     0.08       0.50 r
  U1761/ZN (INV_X4)                        0.01       0.51 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.50 f
  U1057/ZN (OAI21_X2)                      0.05       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1114/ZN (NAND2_X4)                      0.02       0.02 r
  U1063/ZN (NAND2_X4)                      0.02       0.04 f
  U1338/ZN (XNOR2_X2)                      0.06       0.10 f
  U1339/ZN (XNOR2_X2)                      0.07       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.39 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.05       0.05 r
  U1347/ZN (XNOR2_X2)                      0.09       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1817/ZN (NAND2_X2)                      0.05       0.47 r
  U1835/ZN (XNOR2_X2)                      0.08       0.55 r
  U1919/ZN (INV_X4)                        0.01       0.56 f
  U1920/ZN (NAND4_X2)                      0.07       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1506/ZN (OAI221_X2)                     0.03       0.54 f
  U1507/ZN (XNOR2_X2)                      0.07       0.61 f
  U1151/ZN (NAND2_X4)                      0.03       0.64 r
  U1113/ZN (INV_X8)                        0.01       0.66 f
  U1163/ZN (NAND2_X1)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1116/ZN (NAND3_X2)                      0.05       0.41 r
  U1115/ZN (INV_X4)                        0.01       0.42 f
  U721/ZN (AOI21_X2)                       0.04       0.46 r
  U1801/ZN (XNOR2_X2)                      0.07       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U1195/ZN (INV_X4)                        0.02       0.21 f
  U672/ZN (NOR2_X4)                        0.08       0.29 r
  U671/ZN (INV_X8)                         0.02       0.31 f
  U673/ZN (INV_X8)                         0.03       0.34 r
  U706/ZN (INV_X4)                         0.03       0.36 f
  U1421/ZN (NAND3_X2)                      0.05       0.41 r
  U1543/ZN (INV_X4)                        0.01       0.42 f
  U1712/ZN (OAI221_X2)                     0.06       0.48 r
  U1713/ZN (INV_X4)                        0.02       0.50 f
  U801/ZN (NOR2_X2)                        0.04       0.54 r
  U799/ZN (NOR2_X2)                        0.02       0.56 f
  U1714/ZN (OAI221_X2)                     0.06       0.63 r
  U1830/ZN (INV_X4)                        0.01       0.64 f
  U1831/ZN (OAI22_X2)                      0.04       0.68 r
  U1134/ZN (NOR2_X2)                       0.03       0.70 f
  U1832/ZN (NAND4_X2)                      0.06       0.76 r
  U1956/ZN (INV_X4)                        0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U1365/ZN (XNOR2_X2)                      0.07       0.07 r
  U1367/ZN (XNOR2_X2)                      0.08       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.04       0.12 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1366/ZN (OAI22_X2)                      0.06       0.06 r
  U1367/ZN (XNOR2_X2)                      0.09       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.57 r
  U1046/ZN (INV_X4)                        0.01       0.59 f
  U1167/ZN (NAND3_X2)                      0.04       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.56 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.97 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.56 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.54 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.98 f
  res[0] (out)                             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.70 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1755/ZN (NAND2_X2)                      0.02       0.41 f
  U1756/ZN (INV_X4)                        0.02       0.43 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.50 r
  U1759/ZN (INV_X4)                        0.01       0.52 f
  U1760/ZN (OAI22_X2)                      0.06       0.57 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1081/ZN (INV_X4)                        0.02       0.13 f
  U1225/ZN (XNOR2_X2)                      0.06       0.19 f
  U1226/ZN (NAND2_X2)                      0.06       0.25 r
  U992/ZN (AND2_X4)                        0.06       0.31 r
  U1243/ZN (AOI21_X4)                      0.02       0.33 f
  U1246/ZN (OAI21_X4)                      0.05       0.38 r
  U1247/ZN (INV_X4)                        0.01       0.39 f
  U1252/ZN (OAI21_X4)                      0.04       0.44 r
  U1254/ZN (NAND2_X2)                      0.03       0.47 f
  U1177/ZN (NAND2_X4)                      0.04       0.50 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.58 f
  U1940/S (FA_X1)                          0.15       0.73 r
  U1941/Z (MUX2_X2)                        0.05       0.77 r
  U1058/ZN (NOR2_X2)                       0.02       0.79 f
  U1942/Z (MUX2_X2)                        0.11       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.98 r
  zf (out)                                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1470/ZN (NAND3_X2)                      0.05       0.40 r
  U1610/ZN (INV_X4)                        0.02       0.42 f
  U1692/ZN (OAI221_X2)                     0.09       0.51 r
  U1762/ZN (AOI22_X2)                      0.04       0.55 f
  U778/ZN (OAI221_X2)                      0.08       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1350/Z (XOR2_X2)                        0.07       0.14 f
  U863/ZN (NAND2_X2)                       0.04       0.18 r
  U1351/ZN (NAND3_X2)                      0.03       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.08       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.98 f
  zf (out)                                 0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.98 r
  res[0] (out)                             0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 r
  U1274/ZN (NAND3_X4)                      0.03       0.29 f
  U1106/ZN (NAND2_X4)                      0.04       0.33 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.38 r
  U1155/ZN (NAND2_X4)                      0.02       0.40 f
  U1154/ZN (NAND2_X4)                      0.03       0.43 r
  U1052/ZN (INV_X1)                        0.02       0.45 f
  U1096/ZN (NAND3_X2)                      0.05       0.50 r
  U1710/ZN (XNOR2_X2)                      0.08       0.58 r
  U1924/ZN (NOR2_X4)                       0.02       0.60 f
  U1927/ZN (NAND3_X2)                      0.03       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.47 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1350/Z (XOR2_X2)                        0.07       0.14 f
  U863/ZN (NAND2_X2)                       0.04       0.18 r
  U1351/ZN (NAND3_X2)                      0.03       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1177/ZN (NAND2_X4)                      0.03       0.50 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.58 f
  U1940/S (FA_X1)                          0.15       0.73 r
  U1941/Z (MUX2_X2)                        0.05       0.77 r
  U1058/ZN (NOR2_X2)                       0.02       0.79 f
  U1942/Z (MUX2_X2)                        0.11       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.96 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U1237/ZN (INV_X4)                        0.02       0.28 r
  U1242/ZN (OAI21_X4)                      0.02       0.29 f
  U1243/ZN (AOI21_X4)                      0.06       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.72 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U784/ZN (NOR2_X2)                        0.04       0.57 r
  U782/ZN (NOR2_X2)                        0.02       0.59 f
  U1747/ZN (OAI221_X2)                     0.07       0.66 r
  U1809/ZN (AOI211_X2)                     0.04       0.70 f
  U1810/ZN (NAND3_X2)                      0.05       0.75 r
  U1957/ZN (NOR2_X4)                       0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.56 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1070/ZN (OAI22_X4)                      0.03       0.06 f
  U1355/ZN (XNOR2_X2)                      0.06       0.12 f
  U681/ZN (NAND2_X2)                       0.06       0.18 r
  U1023/ZN (NAND2_X2)                      0.03       0.21 f
  U1884/ZN (INV_X4)                        0.02       0.23 r
  U1085/ZN (NAND2_X2)                      0.02       0.25 f
  U1150/ZN (NAND4_X4)                      0.04       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.13 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.04       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.04 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.16 f
  U1340/ZN (OAI21_X4)                      0.05       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1072/ZN (AOI21_X2)                      0.03       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U994/ZN (AND3_X4)                        0.07       0.41 f
  U1029/ZN (OR2_X4)                        0.06       0.47 f
  U1540/ZN (NAND3_X2)                      0.06       0.54 r
  U1586/ZN (INV_X4)                        0.02       0.55 f
  U896/ZN (NOR2_X2)                        0.03       0.58 r
  U814/ZN (NOR2_X2)                        0.02       0.60 f
  U1654/ZN (NAND2_X2)                      0.06       0.66 r
  U1845/ZN (INV_X4)                        0.01       0.67 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.73 f
  U1855/ZN (NAND2_X2)                      0.03       0.76 r
  U1954/ZN (INV_X4)                        0.01       0.77 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.05       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1647/ZN (NOR2_X4)                       0.03       0.48 r
  U1072/ZN (AOI21_X2)                      0.02       0.50 f
  U1649/ZN (NOR2_X4)                       0.03       0.53 r
  U1650/ZN (INV_X4)                        0.01       0.54 f
  U1073/ZN (NAND2_X4)                      0.02       0.56 r
  U1651/ZN (INV_X4)                        0.01       0.58 f
  U1924/ZN (NOR2_X4)                       0.02       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.92 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.51 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1400/ZN (NAND3_X2)                      0.05       0.39 r
  U1546/ZN (INV_X4)                        0.02       0.40 f
  U1703/ZN (OAI221_X2)                     0.10       0.51 r
  U1743/ZN (INV_X4)                        0.02       0.52 f
  U1744/ZN (OAI22_X2)                      0.07       0.59 r
  U722/ZN (NOR2_X2)                        0.04       0.63 f
  U768/ZN (NOR2_X2)                        0.04       0.67 r
  U957/ZN (AOI211_X2)                      0.04       0.70 f
  U1804/ZN (NAND4_X2)                      0.04       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[27] (in)                               0.00       0.00 r
  U1188/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U1388/ZN (NAND2_X2)                      0.04       0.23 r
  U1183/ZN (INV_X8)                        0.03       0.26 f
  U865/ZN (NAND2_X2)                       0.04       0.30 r
  U1402/ZN (INV_X4)                        0.03       0.33 f
  U1438/ZN (NAND2_X2)                      0.03       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.38 f
  U1091/ZN (AOI21_X2)                      0.05       0.43 r
  U1090/ZN (NAND3_X2)                      0.03       0.46 f
  U1440/Z (MUX2_X2)                        0.13       0.60 f
  U1529/ZN (AOI222_X4)                     0.12       0.71 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.79 r
  U1907/ZN (NAND4_X2)                      0.04       0.83 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.88 f
  U1097/ZN (NOR3_X4)                       0.03       0.91 r
  U1968/ZN (NAND4_X2)                      0.03       0.94 f
  U1111/ZN (NOR2_X2)                       0.03       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.04 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.16 f
  U1340/ZN (OAI21_X4)                      0.05       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.47 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.54 f
  U1593/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.51 r
  U1759/ZN (INV_X4)                        0.01       0.52 f
  U1760/ZN (OAI22_X2)                      0.06       0.58 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.50 f
  U1057/ZN (OAI21_X2)                      0.05       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1114/ZN (NAND2_X4)                      0.02       0.02 r
  U1063/ZN (NAND2_X4)                      0.02       0.04 f
  U1338/ZN (XNOR2_X2)                      0.06       0.10 f
  U1339/ZN (XNOR2_X2)                      0.07       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.39 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1470/ZN (NAND3_X2)                      0.05       0.40 r
  U1610/ZN (INV_X4)                        0.02       0.41 f
  U1692/ZN (OAI221_X2)                     0.09       0.51 r
  U1762/ZN (AOI22_X2)                      0.04       0.55 f
  U778/ZN (OAI221_X2)                      0.08       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.75 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.55 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[6] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[6] (in)                                0.00       0.00 r
  U1345/ZN (XNOR2_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.08       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1116/ZN (NAND3_X2)                      0.05       0.39 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.51 f
  U1057/ZN (OAI21_X2)                      0.05       0.56 r
  U1913/ZN (NAND2_X2)                      0.03       0.59 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.52 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1114/ZN (NAND2_X4)                      0.02       0.02 r
  U1063/ZN (NAND2_X4)                      0.02       0.04 f
  U1338/ZN (XNOR2_X2)                      0.06       0.10 f
  U1339/ZN (XNOR2_X2)                      0.07       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1366/ZN (OAI22_X2)                      0.06       0.06 r
  U1367/ZN (XNOR2_X2)                      0.09       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.08       0.08 r
  U1360/ZN (XNOR2_X2)                      0.04       0.12 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1116/ZN (NAND3_X2)                      0.03       0.42 f
  U1115/ZN (INV_X4)                        0.02       0.44 r
  U721/ZN (AOI21_X2)                       0.02       0.46 f
  U1801/ZN (XNOR2_X2)                      0.06       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.41 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U784/ZN (NOR2_X2)                        0.04       0.57 r
  U782/ZN (NOR2_X2)                        0.02       0.59 f
  U1747/ZN (OAI221_X2)                     0.07       0.66 r
  U1809/ZN (AOI211_X2)                     0.04       0.70 f
  U1810/ZN (NAND3_X2)                      0.05       0.75 r
  U1957/ZN (NOR2_X4)                       0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.96 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1050/ZN (NAND2_X4)                      0.01       0.01 f
  U698/ZN (NAND2_X2)                       0.03       0.04 r
  U1302/ZN (XNOR2_X2)                      0.06       0.10 r
  U1303/ZN (XNOR2_X2)                      0.07       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.56 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1120/ZN (NAND2_X4)                      0.02       0.02 r
  U1098/ZN (NAND2_X4)                      0.02       0.05 f
  U1332/ZN (XNOR2_X2)                      0.06       0.11 f
  U873/ZN (NAND2_X2)                       0.05       0.16 r
  U1333/ZN (INV_X4)                        0.01       0.17 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1165/ZN (NAND2_X1)                      0.07       0.47 r
  U1592/ZN (OAI21_X4)                      0.03       0.50 f
  U728/ZN (NAND2_X2)                       0.03       0.53 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U1143/ZN (NAND2_X4)                      0.03       0.32 r
  U872/ZN (NAND2_X2)                       0.02       0.35 f
  U1079/ZN (NAND2_X2)                      0.03       0.38 r
  U1846/ZN (INV_X4)                        0.01       0.39 f
  U1087/ZN (OAI21_X2)                      0.05       0.44 r
  U1847/ZN (NAND2_X2)                      0.03       0.47 f
  U1848/ZN (NAND2_X2)                      0.03       0.50 r
  U1146/ZN (XNOR2_X2)                      0.07       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1179/ZN (NAND2_X1)                      0.06       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.52 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.05       0.05 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.63 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.63 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1362/ZN (INV_X4)                        0.03       0.17 r
  U1269/ZN (XNOR2_X2)                      0.08       0.25 r
  U1274/ZN (NAND3_X4)                      0.03       0.29 f
  U1106/ZN (NAND2_X4)                      0.04       0.33 r
  U875/ZN (NAND2_X2)                       0.02       0.35 f
  U1277/ZN (INV_X4)                        0.02       0.38 r
  U1155/ZN (NAND2_X4)                      0.02       0.40 f
  U1154/ZN (NAND2_X4)                      0.03       0.43 r
  U1052/ZN (INV_X1)                        0.02       0.45 f
  U1096/ZN (NAND3_X2)                      0.05       0.50 r
  U1710/ZN (XNOR2_X2)                      0.08       0.58 r
  U1924/ZN (NOR2_X4)                       0.02       0.60 f
  U1927/ZN (NAND3_X2)                      0.03       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1400/ZN (NAND3_X2)                      0.05       0.39 r
  U1546/ZN (INV_X4)                        0.02       0.40 f
  U1703/ZN (OAI221_X2)                     0.10       0.51 r
  U1743/ZN (INV_X4)                        0.02       0.52 f
  U1744/ZN (OAI22_X2)                      0.07       0.59 r
  U722/ZN (NOR2_X2)                        0.04       0.63 f
  U938/ZN (NOR2_X2)                        0.04       0.67 r
  U1809/ZN (AOI211_X2)                     0.03       0.70 f
  U1810/ZN (NAND3_X2)                      0.05       0.75 r
  U1957/ZN (NOR2_X4)                       0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.56 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1070/ZN (OAI22_X4)                      0.03       0.06 f
  U1355/ZN (XNOR2_X2)                      0.06       0.12 f
  U681/ZN (NAND2_X2)                       0.06       0.18 r
  U1023/ZN (NAND2_X2)                      0.03       0.21 f
  U1884/ZN (INV_X4)                        0.02       0.23 r
  U1085/ZN (NAND2_X2)                      0.02       0.25 f
  U1150/ZN (NAND4_X4)                      0.04       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.85 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1164/ZN (OAI21_X2)                      0.04       0.58 f
  U1536/ZN (INV_X4)                        0.02       0.60 r
  U1537/ZN (XNOR2_X2)                      0.07       0.67 r
  U1933/ZN (INV_X4)                        0.01       0.68 f
  U1934/ZN (NOR3_X4)                       0.03       0.72 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1223/ZN (XNOR2_X2)                      0.06       0.20 f
  U1224/ZN (NAND2_X2)                      0.07       0.26 r
  U992/ZN (AND2_X4)                        0.06       0.32 r
  U1243/ZN (AOI21_X4)                      0.02       0.34 f
  U1246/ZN (OAI21_X4)                      0.05       0.39 r
  U1247/ZN (INV_X4)                        0.01       0.40 f
  U1252/ZN (OAI21_X4)                      0.04       0.45 r
  U1254/ZN (NAND2_X2)                      0.03       0.48 f
  U1176/ZN (NAND3_X2)                      0.04       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.59 r
  U1554/ZN (XNOR2_X2)                      0.07       0.66 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U992/ZN (AND2_X4)                        0.07       0.32 f
  U1243/ZN (AOI21_X4)                      0.03       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.03       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.70 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.05       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.51 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1223/ZN (XNOR2_X2)                      0.06       0.22 r
  U1224/ZN (NAND2_X2)                      0.04       0.26 f
  U992/ZN (AND2_X4)                        0.06       0.33 f
  U1243/ZN (AOI21_X4)                      0.03       0.36 r
  U1246/ZN (OAI21_X4)                      0.03       0.39 f
  U1247/ZN (INV_X4)                        0.02       0.41 r
  U1252/ZN (OAI21_X4)                      0.02       0.43 f
  U1254/ZN (NAND2_X2)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.03       0.50 f
  U1164/ZN (OAI21_X2)                      0.06       0.57 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.64 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1445/ZN (NAND3_X2)                      0.05       0.39 r
  U1585/ZN (INV_X4)                        0.01       0.40 f
  U1031/ZN (OR2_X4)                        0.06       0.46 f
  U989/ZN (AND3_X4)                        0.08       0.54 f
  U897/ZN (NOR2_X2)                        0.04       0.58 r
  U814/ZN (NOR2_X2)                        0.02       0.60 f
  U1654/ZN (NAND2_X2)                      0.06       0.66 r
  U1845/ZN (INV_X4)                        0.01       0.67 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.73 f
  U1855/ZN (NAND2_X2)                      0.03       0.76 r
  U1954/ZN (INV_X4)                        0.01       0.77 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1266/ZN (XNOR2_X2)                      0.06       0.13 f
  U1267/ZN (NAND2_X2)                      0.07       0.21 r
  U1044/ZN (NAND3_X4)                      0.04       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.30 f
  U875/ZN (NAND2_X2)                       0.04       0.34 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.39 r
  U1154/ZN (NAND2_X4)                      0.02       0.41 f
  U1052/ZN (INV_X1)                        0.03       0.45 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1061/ZN (XNOR2_X2)                      0.07       0.67 r
  U1077/ZN (NOR2_X1)                       0.03       0.70 f
  U1932/ZN (AOI21_X4)                      0.04       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[26] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[26] (in)                               0.00       0.00 r
  U1187/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.03       0.04 r
  U421/ZN (NOR4_X2)                        0.03       0.06 f
  U1193/ZN (NAND4_X2)                      0.04       0.10 r
  U1194/ZN (OR2_X2)                        0.06       0.16 r
  U1195/ZN (INV_X4)                        0.02       0.18 f
  U672/ZN (NOR2_X4)                        0.08       0.26 r
  U671/ZN (INV_X8)                         0.02       0.28 f
  U673/ZN (INV_X8)                         0.03       0.31 r
  U669/ZN (INV_X4)                         0.01       0.32 f
  U1482/ZN (NAND3_X2)                      0.04       0.36 r
  U1557/ZN (INV_X4)                        0.02       0.38 f
  U1695/ZN (OAI221_X2)                     0.11       0.49 r
  U1761/ZN (INV_X4)                        0.01       0.50 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.73 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.55 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[6] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[6] (in)                                0.00       0.00 r
  U1345/ZN (XNOR2_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.08       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1116/ZN (NAND3_X2)                      0.05       0.39 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[21] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[21] (in)                               0.00       0.00 r
  U1185/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.03       0.11 r
  U1194/ZN (OR2_X2)                        0.06       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1421/ZN (NAND3_X2)                      0.05       0.39 r
  U1543/ZN (INV_X4)                        0.01       0.40 f
  U1030/ZN (OR2_X4)                        0.06       0.46 f
  U988/ZN (AND3_X4)                        0.08       0.55 f
  U893/ZN (NOR2_X2)                        0.03       0.58 r
  U811/ZN (NOR2_X2)                        0.02       0.60 f
  U1684/ZN (NAND2_X2)                      0.05       0.65 r
  U692/ZN (AOI222_X1)                      0.04       0.69 f
  U1837/ZN (NAND4_X2)                      0.08       0.77 r
  U1952/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[29] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[29] (in)                               0.00       0.00 r
  U1190/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.05       0.06 r
  U421/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.04       0.13 r
  U1194/ZN (OR2_X2)                        0.06       0.19 r
  U704/ZN (NOR2_X2)                        0.02       0.21 f
  U703/ZN (INV_X8)                         0.02       0.23 r
  U1038/ZN (INV_X16)                       0.02       0.25 f
  U1037/ZN (AND2_X4)                       0.07       0.32 f
  U1142/ZN (AOI21_X1)                      0.06       0.38 r
  U1439/ZN (NAND3_X2)                      0.03       0.41 f
  U1091/ZN (AOI21_X2)                      0.05       0.45 r
  U1090/ZN (NAND3_X2)                      0.03       0.49 f
  U1440/Z (MUX2_X2)                        0.13       0.62 f
  U1529/ZN (AOI222_X4)                     0.12       0.73 r
  U661/ZN (INV_X8)                         0.02       0.75 f
  U1568/ZN (NAND2_X2)                      0.03       0.78 r
  U1572/ZN (NAND4_X2)                      0.03       0.82 f
  U1964/ZN (INV_X4)                        0.02       0.84 r
  U1966/ZN (NAND4_X2)                      0.02       0.86 f
  U1097/ZN (NOR3_X4)                       0.05       0.91 r
  U1968/ZN (NAND4_X2)                      0.03       0.94 f
  U1111/ZN (NOR2_X2)                       0.03       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.04       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.33 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1072/ZN (AOI21_X2)                      0.03       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.52 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1124/ZN (OAI22_X1)                      0.12       0.12 r
  U1258/ZN (XNOR2_X2)                      0.09       0.21 r
  U1260/ZN (XNOR2_X2)                      0.09       0.29 r
  U1261/ZN (INV_X4)                        0.02       0.31 f
  U875/ZN (NAND2_X2)                       0.03       0.34 r
  U1277/ZN (INV_X4)                        0.02       0.35 f
  U1155/ZN (NAND2_X4)                      0.04       0.39 r
  U1154/ZN (NAND2_X4)                      0.02       0.41 f
  U1052/ZN (INV_X1)                        0.03       0.44 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.05       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[6] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[6] (in)                                0.00       0.00 r
  U1345/ZN (XNOR2_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.08       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.06       0.06 r
  U1347/ZN (XNOR2_X2)                      0.09       0.15 r
  U1348/ZN (INV_X4)                        0.02       0.17 f
  U1349/ZN (NAND2_X2)                      0.03       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1179/ZN (NAND2_X1)                      0.05       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.08       0.08 r
  U1360/ZN (XNOR2_X2)                      0.04       0.12 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[26] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[26] (in)                               0.00       0.00 r
  U1187/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.03       0.04 r
  U421/ZN (NOR4_X2)                        0.03       0.06 f
  U1193/ZN (NAND4_X2)                      0.04       0.10 r
  U1194/ZN (OR2_X2)                        0.06       0.16 r
  U1195/ZN (INV_X4)                        0.02       0.18 f
  U672/ZN (NOR2_X4)                        0.08       0.26 r
  U671/ZN (INV_X8)                         0.02       0.28 f
  U673/ZN (INV_X8)                         0.03       0.31 r
  U670/ZN (INV_X4)                         0.02       0.33 f
  U1407/ZN (NAND3_X2)                      0.05       0.38 r
  U1623/ZN (INV_X4)                        0.02       0.40 f
  U1682/ZN (OAI221_X2)                     0.09       0.48 r
  U1683/ZN (INV_X4)                        0.02       0.51 f
  U800/ZN (NOR2_X2)                        0.03       0.54 r
  U799/ZN (NOR2_X2)                        0.02       0.56 f
  U1714/ZN (OAI221_X2)                     0.06       0.62 r
  U1830/ZN (INV_X4)                        0.01       0.63 f
  U1831/ZN (OAI22_X2)                      0.04       0.67 r
  U1134/ZN (NOR2_X2)                       0.03       0.70 f
  U1832/ZN (NAND4_X2)                      0.06       0.76 r
  U1956/ZN (INV_X4)                        0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1116/ZN (NAND3_X2)                      0.03       0.42 f
  U1115/ZN (INV_X4)                        0.02       0.44 r
  U721/ZN (AOI21_X2)                       0.02       0.46 f
  U1801/ZN (XNOR2_X2)                      0.06       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1094/ZN (NAND3_X2)                      0.05       0.44 r
  U1095/ZN (NAND4_X4)                      0.03       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.54 f
  U1553/ZN (OAI21_X4)                      0.05       0.59 r
  U1554/ZN (XNOR2_X2)                      0.07       0.66 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1050/ZN (NAND2_X4)                      0.01       0.01 f
  U698/ZN (NAND2_X2)                       0.03       0.04 r
  U1302/ZN (XNOR2_X2)                      0.06       0.10 r
  U1303/ZN (XNOR2_X2)                      0.07       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.56 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1166/ZN (INV_X8)                        0.01       0.46 f
  U1615/ZN (NOR3_X4)                       0.03       0.49 r
  U822/ZN (AOI21_X2)                       0.02       0.52 f
  U1057/ZN (OAI21_X2)                      0.05       0.57 r
  U1913/ZN (NAND2_X2)                      0.03       0.60 f
  U1168/ZN (NOR4_X4)                       0.07       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1177/ZN (NAND2_X4)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.55 r
  U1507/ZN (XNOR2_X2)                      0.08       0.63 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1105/ZN (NAND3_X1)                      0.06       0.71 r
  U1147/ZN (NAND2_X4)                      0.02       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[27] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[27] (in)                               0.00       0.00 f
  U1188/ZN (INV_X4)                        0.02       0.02 r
  U695/ZN (NAND4_X2)                       0.03       0.05 f
  U421/ZN (NOR4_X2)                        0.04       0.09 r
  U1193/ZN (NAND4_X2)                      0.03       0.12 f
  U1194/ZN (OR2_X2)                        0.07       0.19 f
  U1195/ZN (INV_X4)                        0.02       0.21 r
  U1388/ZN (NAND2_X2)                      0.02       0.24 f
  U1183/ZN (INV_X8)                        0.05       0.29 r
  U1481/ZN (NAND2_X2)                      0.02       0.31 f
  U1482/ZN (NAND3_X2)                      0.05       0.36 r
  U1557/ZN (INV_X4)                        0.02       0.38 f
  U1695/ZN (OAI221_X2)                     0.11       0.49 r
  U1761/ZN (INV_X4)                        0.01       0.50 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.77 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.50 r
  U1759/ZN (INV_X4)                        0.01       0.51 f
  U1760/ZN (OAI22_X2)                      0.06       0.57 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1174/ZN (INV_X8)                        0.02       0.71 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U992/ZN (AND2_X4)                        0.07       0.32 f
  U1243/ZN (AOI21_X4)                      0.03       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.03       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.72 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1080/ZN (NAND2_X2)                      0.03       0.47 f
  U1641/ZN (OAI21_X4)                      0.04       0.51 r
  U727/ZN (NAND2_X2)                       0.02       0.53 f
  U1643/ZN (XNOR2_X2)                      0.07       0.60 f
  U1923/ZN (NOR3_X4)                       0.06       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.57 f
  U1553/ZN (OAI21_X4)                      0.05       0.62 r
  U1061/ZN (XNOR2_X2)                      0.07       0.68 r
  U1077/ZN (NOR2_X1)                       0.03       0.72 f
  U1932/ZN (AOI21_X4)                      0.04       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1164/ZN (OAI21_X2)                      0.06       0.56 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.64 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U1388/ZN (NAND2_X2)                      0.04       0.24 r
  U1183/ZN (INV_X8)                        0.03       0.27 f
  U1435/ZN (NAND2_X2)                      0.03       0.30 r
  U1436/ZN (NAND3_X2)                      0.03       0.33 f
  U1437/ZN (NAND2_X2)                      0.03       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.38 f
  U1091/ZN (AOI21_X2)                      0.05       0.43 r
  U1090/ZN (NAND3_X2)                      0.03       0.46 f
  U1440/Z (MUX2_X2)                        0.13       0.59 f
  U1529/ZN (AOI222_X4)                     0.12       0.71 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.79 r
  U1907/ZN (NAND4_X2)                      0.04       0.83 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.88 f
  U1097/ZN (NOR3_X4)                       0.03       0.91 r
  U1968/ZN (NAND4_X2)                      0.03       0.94 f
  U1111/ZN (NOR2_X2)                       0.03       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1165/ZN (NAND2_X1)                      0.05       0.49 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.56 f
  U1593/ZN (XNOR2_X2)                      0.04       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1346/ZN (OAI22_X2)                      0.05       0.05 r
  U1347/ZN (XNOR2_X2)                      0.09       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.16 f
  U1349/ZN (NAND2_X2)                      0.03       0.19 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.57 r
  U1046/ZN (INV_X4)                        0.01       0.58 f
  U1167/ZN (NAND3_X2)                      0.04       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.43 r
  U667/ZN (NAND2_X2)                       0.03       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.96 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1178/ZN (INV_X2)                        0.02       0.40 r
  U876/ZN (NAND3_X2)                       0.03       0.43 f
  U667/ZN (NAND2_X2)                       0.04       0.47 r
  U1752/ZN (INV_X4)                        0.01       0.48 f
  U1042/ZN (OAI211_X2)                     0.04       0.52 r
  U1049/ZN (AND2_X2)                       0.05       0.57 r
  U1048/ZN (XNOR2_X2)                      0.07       0.64 r
  U1101/ZN (NOR2_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1506/ZN (OAI221_X2)                     0.03       0.54 f
  U1507/ZN (XNOR2_X2)                      0.07       0.60 f
  U1151/ZN (NAND2_X4)                      0.03       0.64 r
  U1113/ZN (INV_X8)                        0.01       0.65 f
  U1163/ZN (NAND2_X1)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1050/ZN (NAND2_X4)                      0.01       0.01 f
  U698/ZN (NAND2_X2)                       0.03       0.04 r
  U1302/ZN (XNOR2_X2)                      0.06       0.10 r
  U1303/ZN (XNOR2_X2)                      0.07       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.47 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.54 f
  U1593/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1116/ZN (NAND3_X2)                      0.03       0.42 f
  U1148/ZN (OAI21_X2)                      0.05       0.47 r
  U1786/ZN (NAND2_X2)                      0.02       0.49 f
  U890/ZN (OAI21_X2)                       0.05       0.54 r
  U1167/ZN (NAND3_X2)                      0.04       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[20] (in)                               0.00       0.00 r
  U1709/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.07 f
  U1193/ZN (NAND4_X2)                      0.03       0.10 r
  U1194/ZN (OR2_X2)                        0.06       0.16 r
  U1195/ZN (INV_X4)                        0.02       0.18 f
  U672/ZN (NOR2_X4)                        0.08       0.26 r
  U671/ZN (INV_X8)                         0.02       0.28 f
  U673/ZN (INV_X8)                         0.03       0.31 r
  U669/ZN (INV_X4)                         0.01       0.32 f
  U1482/ZN (NAND3_X2)                      0.04       0.36 r
  U1557/ZN (INV_X4)                        0.02       0.38 f
  U1695/ZN (OAI221_X2)                     0.11       0.49 r
  U1761/ZN (INV_X4)                        0.01       0.50 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.76 f
  U1958/ZN (NAND3_X2)                      0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1366/ZN (OAI22_X2)                      0.05       0.06 r
  U1367/ZN (XNOR2_X2)                      0.09       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.20 r
  U1108/ZN (NAND4_X4)                      0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.05       0.05 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.33 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U1365/ZN (XNOR2_X2)                      0.07       0.07 r
  U1367/ZN (XNOR2_X2)                      0.08       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1309/ZN (OAI22_X2)                      0.04       0.06 f
  U1363/ZN (INV_X4)                        0.02       0.08 r
  U871/ZN (OAI21_X2)                       0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.05       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.49 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[7] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[7] (in)                                0.00       0.00 r
  U1334/ZN (XNOR2_X2)                      0.06       0.06 r
  U1335/ZN (XNOR2_X2)                      0.08       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.15 f
  U1340/ZN (OAI21_X4)                      0.05       0.20 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1266/ZN (XNOR2_X2)                      0.06       0.13 f
  U1267/ZN (NAND2_X2)                      0.07       0.21 r
  U1044/ZN (NAND3_X4)                      0.04       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.30 f
  U875/ZN (NAND2_X2)                       0.04       0.34 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.39 r
  U1154/ZN (NAND2_X4)                      0.02       0.41 f
  U1645/ZN (NOR2_X4)                       0.05       0.46 r
  U1679/ZN (NAND3_X4)                      0.03       0.49 f
  U1086/ZN (NAND2_X4)                      0.03       0.52 r
  U1069/ZN (NAND2_X4)                      0.01       0.53 f
  U1680/ZN (XNOR2_X2)                      0.06       0.59 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1050/ZN (NAND2_X4)                      0.01       0.01 f
  U698/ZN (NAND2_X2)                       0.03       0.04 r
  U1302/ZN (XNOR2_X2)                      0.06       0.10 r
  U1303/ZN (XNOR2_X2)                      0.07       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.52 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.04       0.12 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U662/ZN (NAND4_X2)                       0.07       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1266/ZN (XNOR2_X2)                      0.06       0.13 f
  U1267/ZN (NAND2_X2)                      0.07       0.21 r
  U1044/ZN (NAND3_X4)                      0.04       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.30 f
  U875/ZN (NAND2_X2)                       0.04       0.34 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.39 r
  U1154/ZN (NAND2_X4)                      0.02       0.41 f
  U1052/ZN (INV_X1)                        0.03       0.45 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U1068/ZN (NAND2_X4)                      0.04       0.47 r
  U1592/ZN (OAI21_X4)                      0.02       0.49 f
  U728/ZN (NAND2_X2)                       0.03       0.52 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U940/ZN (NAND2_X2)                       0.02       0.44 f
  U939/ZN (OAI21_X2)                       0.06       0.50 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.57 r
  U1046/ZN (INV_X4)                        0.01       0.59 f
  U1167/ZN (NAND3_X2)                      0.04       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1040/ZN (NAND2_X2)                      0.04       0.40 r
  U1750/ZN (NAND2_X2)                      0.02       0.42 f
  U1751/ZN (INV_X4)                        0.02       0.44 r
  U667/ZN (NAND2_X2)                       0.02       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.56 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1363/ZN (INV_X4)                        0.01       0.09 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.19 f
  U1368/ZN (NAND3_X4)                      0.03       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.46 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.32 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1755/ZN (NAND2_X2)                      0.02       0.41 f
  U1756/ZN (INV_X4)                        0.02       0.43 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.50 r
  U1759/ZN (INV_X4)                        0.01       0.52 f
  U1760/ZN (OAI22_X2)                      0.06       0.57 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1350/Z (XOR2_X2)                        0.07       0.14 f
  U863/ZN (NAND2_X2)                       0.04       0.18 r
  U1351/ZN (NAND3_X2)                      0.03       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.08       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[20] (in)                               0.00       0.00 r
  U1709/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.04       0.05 r
  U423/ZN (NOR4_X2)                        0.03       0.07 f
  U1193/ZN (NAND4_X2)                      0.03       0.10 r
  U1194/ZN (OR2_X2)                        0.06       0.16 r
  U1195/ZN (INV_X4)                        0.02       0.18 f
  U672/ZN (NOR2_X4)                        0.08       0.26 r
  U671/ZN (INV_X8)                         0.02       0.28 f
  U673/ZN (INV_X8)                         0.03       0.31 r
  U670/ZN (INV_X4)                         0.02       0.33 f
  U1407/ZN (NAND3_X2)                      0.05       0.38 r
  U1623/ZN (INV_X4)                        0.02       0.39 f
  U1682/ZN (OAI221_X2)                     0.09       0.48 r
  U1683/ZN (INV_X4)                        0.02       0.51 f
  U800/ZN (NOR2_X2)                        0.03       0.54 r
  U799/ZN (NOR2_X2)                        0.02       0.56 f
  U1714/ZN (OAI221_X2)                     0.06       0.62 r
  U1830/ZN (INV_X4)                        0.01       0.63 f
  U1831/ZN (OAI22_X2)                      0.04       0.67 r
  U1134/ZN (NOR2_X2)                       0.03       0.70 f
  U1832/ZN (NAND4_X2)                      0.06       0.76 r
  U1956/ZN (INV_X4)                        0.01       0.77 f
  U1958/ZN (NAND3_X2)                      0.03       0.80 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1364/ZN (NAND2_X2)                      0.04       0.15 r
  U1368/ZN (NAND3_X4)                      0.04       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.33 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1124/ZN (OAI22_X1)                      0.12       0.12 r
  U1258/ZN (XNOR2_X2)                      0.09       0.21 r
  U1260/ZN (XNOR2_X2)                      0.09       0.29 r
  U1261/ZN (INV_X4)                        0.02       0.31 f
  U875/ZN (NAND2_X2)                       0.03       0.34 r
  U1277/ZN (INV_X4)                        0.02       0.35 f
  U1155/ZN (NAND2_X4)                      0.04       0.39 r
  U1154/ZN (NAND2_X4)                      0.02       0.41 f
  U1645/ZN (NOR2_X4)                       0.05       0.46 r
  U1679/ZN (NAND3_X4)                      0.03       0.49 f
  U1086/ZN (NAND2_X4)                      0.03       0.52 r
  U1069/ZN (NAND2_X4)                      0.01       0.53 f
  U1680/ZN (XNOR2_X2)                      0.06       0.59 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.60 r
  U1554/ZN (XNOR2_X2)                      0.07       0.67 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.03       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.20 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1177/ZN (NAND2_X4)                      0.03       0.50 r
  U1566/ZN (OAI21_X4)                      0.03       0.53 f
  U1149/ZN (NAND2_X4)                      0.03       0.56 r
  U1939/ZN (OAI21_X4)                      0.02       0.58 f
  U1940/S (FA_X1)                          0.15       0.72 r
  U1941/Z (MUX2_X2)                        0.05       0.77 r
  U1058/ZN (NOR2_X2)                       0.02       0.79 f
  U1942/Z (MUX2_X2)                        0.11       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U1388/ZN (NAND2_X2)                      0.04       0.23 r
  U1183/ZN (INV_X8)                        0.03       0.27 f
  U1435/ZN (NAND2_X2)                      0.03       0.30 r
  U1436/ZN (NAND3_X2)                      0.03       0.33 f
  U1437/ZN (NAND2_X2)                      0.03       0.36 r
  U1439/ZN (NAND3_X2)                      0.03       0.38 f
  U1091/ZN (AOI21_X2)                      0.05       0.43 r
  U1090/ZN (NAND3_X2)                      0.03       0.46 f
  U1440/Z (MUX2_X2)                        0.13       0.59 f
  U1529/ZN (AOI222_X4)                     0.12       0.71 r
  U661/ZN (INV_X8)                         0.02       0.73 f
  U1906/ZN (AOI222_X4)                     0.06       0.79 r
  U1907/ZN (NAND4_X2)                      0.04       0.83 f
  U1949/ZN (NOR2_X4)                       0.03       0.86 r
  U1960/ZN (NAND4_X2)                      0.02       0.88 f
  U1097/ZN (NOR3_X4)                       0.03       0.91 r
  U1968/ZN (NAND4_X2)                      0.03       0.94 f
  U1111/ZN (NOR2_X2)                       0.03       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1124/ZN (OAI22_X1)                      0.12       0.12 r
  U1258/ZN (XNOR2_X2)                      0.09       0.21 r
  U1260/ZN (XNOR2_X2)                      0.09       0.29 r
  U1261/ZN (INV_X4)                        0.02       0.31 f
  U875/ZN (NAND2_X2)                       0.03       0.34 r
  U1277/ZN (INV_X4)                        0.02       0.35 f
  U1155/ZN (NAND2_X4)                      0.04       0.39 r
  U1154/ZN (NAND2_X4)                      0.02       0.41 f
  U1052/ZN (INV_X1)                        0.03       0.44 r
  U1096/ZN (NAND3_X2)                      0.03       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.02       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1177/ZN (NAND2_X4)                      0.03       0.52 r
  U1506/ZN (OAI221_X2)                     0.03       0.55 f
  U1507/ZN (XNOR2_X2)                      0.07       0.62 f
  U1151/ZN (NAND2_X4)                      0.03       0.65 r
  U1113/ZN (INV_X8)                        0.01       0.67 f
  U1163/ZN (NAND2_X1)                      0.03       0.70 r
  U1173/ZN (NOR2_X2)                       0.03       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U1237/ZN (INV_X4)                        0.02       0.28 r
  U1242/ZN (OAI21_X4)                      0.02       0.29 f
  U1243/ZN (AOI21_X4)                      0.06       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.63 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.05       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1645/ZN (NOR2_X4)                       0.05       0.48 r
  U1679/ZN (NAND3_X4)                      0.03       0.51 f
  U1086/ZN (NAND2_X4)                      0.03       0.54 r
  U1069/ZN (NAND2_X4)                      0.01       0.55 f
  U1680/ZN (XNOR2_X2)                      0.05       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.19 f
  U1368/ZN (NAND3_X4)                      0.02       0.22 r
  U1108/ZN (NAND4_X4)                      0.03       0.25 f
  U1150/ZN (NAND4_X4)                      0.05       0.30 r
  U662/ZN (NAND4_X2)                       0.04       0.34 f
  U1179/ZN (NAND2_X1)                      0.06       0.40 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1835/ZN (XNOR2_X2)                      0.07       0.51 f
  U1919/ZN (INV_X4)                        0.02       0.53 r
  U1920/ZN (NAND4_X2)                      0.04       0.57 f
  U1168/ZN (NOR4_X4)                       0.09       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.57 f
  U1924/ZN (NOR2_X4)                       0.02       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1177/ZN (NAND2_X4)                      0.03       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.59 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1081/ZN (INV_X4)                        0.04       0.15 r
  U1225/ZN (XNOR2_X2)                      0.06       0.21 r
  U1226/ZN (NAND2_X2)                      0.04       0.25 f
  U1237/ZN (INV_X4)                        0.02       0.28 r
  U1242/ZN (OAI21_X4)                      0.02       0.29 f
  U1243/ZN (AOI21_X4)                      0.06       0.35 r
  U1246/ZN (OAI21_X4)                      0.03       0.38 f
  U1247/ZN (INV_X4)                        0.02       0.40 r
  U1252/ZN (OAI21_X4)                      0.02       0.42 f
  U1254/ZN (NAND2_X2)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.60 r
  U1940/S (FA_X1)                          0.13       0.72 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.57 r
  U1046/ZN (INV_X4)                        0.01       0.58 f
  U1167/ZN (NAND3_X2)                      0.04       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.51 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.42 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.50 r
  U1759/ZN (INV_X4)                        0.01       0.51 f
  U1760/ZN (OAI22_X2)                      0.06       0.57 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.06       0.06 r
  U1355/ZN (XNOR2_X2)                      0.07       0.13 r
  U681/ZN (NAND2_X2)                       0.04       0.17 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.22 f
  U1085/ZN (NAND2_X2)                      0.03       0.25 r
  U1150/ZN (NAND4_X4)                      0.03       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1933/ZN (INV_X4)                        0.01       0.67 f
  U1934/ZN (NOR3_X4)                       0.03       0.70 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.47 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1118/ZN (OAI22_X2)                      0.05       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1934/ZN (NOR3_X4)                       0.06       0.70 r
  U1935/ZN (NAND3_X4)                      0.03       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.28 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U1181/ZN (NAND4_X4)                      0.05       0.40 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1164/ZN (OAI21_X2)                      0.06       0.56 r
  U1536/ZN (INV_X4)                        0.01       0.58 f
  U1537/ZN (XNOR2_X2)                      0.06       0.64 f
  U1163/ZN (NAND2_X1)                      0.05       0.69 r
  U1173/ZN (NOR2_X2)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.32 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1125/ZN (OAI22_X1)                      0.09       0.09 r
  U1360/ZN (XNOR2_X2)                      0.04       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1093/ZN (NAND3_X4)                      0.03       0.42 f
  U878/ZN (INV_X4)                         0.02       0.44 r
  U1645/ZN (NOR2_X4)                       0.02       0.46 f
  U1679/ZN (NAND3_X4)                      0.03       0.49 r
  U1086/ZN (NAND2_X4)                      0.02       0.50 f
  U1069/ZN (NAND2_X4)                      0.02       0.52 r
  U1680/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.20 r
  U1108/ZN (NAND4_X4)                      0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.04 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.16 f
  U1340/ZN (OAI21_X4)                      0.05       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1223/ZN (XNOR2_X2)                      0.06       0.20 f
  U1224/ZN (NAND2_X2)                      0.07       0.26 r
  U992/ZN (AND2_X4)                        0.06       0.32 r
  U1243/ZN (AOI21_X4)                      0.02       0.34 f
  U1246/ZN (OAI21_X4)                      0.05       0.39 r
  U1247/ZN (INV_X4)                        0.01       0.40 f
  U1252/ZN (OAI21_X4)                      0.04       0.45 r
  U1254/ZN (NAND2_X2)                      0.03       0.48 f
  U1176/ZN (NAND3_X2)                      0.04       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1089/ZN (OAI22_X4)                      0.04       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.13 r
  U1373/ZN (XNOR2_X2)                      0.08       0.21 r
  U1374/ZN (INV_X4)                        0.02       0.22 f
  U1375/ZN (NAND2_X2)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.03       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.40 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1294/ZN (INV_X4)                        0.01       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.03 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.15 f
  U1340/ZN (OAI21_X4)                      0.05       0.20 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1052/ZN (INV_X1)                        0.03       0.46 r
  U1096/ZN (NAND3_X2)                      0.03       0.49 f
  U1161/ZN (INV_X2)                        0.03       0.52 r
  U1690/ZN (OAI211_X2)                     0.02       0.54 f
  U1051/ZN (NAND2_X2)                      0.04       0.58 r
  U1922/ZN (INV_X4)                        0.01       0.60 f
  U1923/ZN (NOR3_X4)                       0.05       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1449/ZN (NAND3_X2)                      0.05       0.40 r
  U1450/ZN (NAND2_X2)                      0.02       0.42 f
  U1452/ZN (NAND3_X2)                      0.04       0.46 r
  U1584/ZN (NAND2_X2)                      0.02       0.48 f
  U989/ZN (AND3_X4)                        0.07       0.54 f
  U897/ZN (NOR2_X2)                        0.04       0.58 r
  U814/ZN (NOR2_X2)                        0.02       0.60 f
  U1654/ZN (NAND2_X2)                      0.06       0.66 r
  U1845/ZN (INV_X4)                        0.01       0.67 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.73 f
  U1855/ZN (NAND2_X2)                      0.03       0.76 r
  U1954/ZN (INV_X4)                        0.01       0.77 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.91 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1176/ZN (NAND3_X2)                      0.04       0.50 f
  U1171/ZN (NAND2_X4)                      0.03       0.53 r
  U1119/ZN (INV_X2)                        0.02       0.55 f
  U1118/ZN (OAI22_X2)                      0.07       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.47 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.54 f
  U1593/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1842/ZN (NAND2_X2)                      0.05       0.46 r
  U1915/ZN (INV_X4)                        0.01       0.47 f
  U860/ZN (NOR3_X2)                        0.05       0.53 r
  U1920/ZN (NAND4_X2)                      0.03       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1202/ZN (XNOR2_X2)                      0.07       0.23 r
  U1204/ZN (XNOR2_X2)                      0.08       0.31 r
  U1205/ZN (INV_X4)                        0.02       0.32 f
  U1207/ZN (NAND2_X2)                      0.04       0.37 r
  U1211/ZN (NAND2_X2)                      0.03       0.40 f
  U868/ZN (OAI21_X2)                       0.08       0.47 r
  U1505/ZN (NAND2_X2)                      0.02       0.50 f
  U1506/ZN (OAI221_X2)                     0.05       0.54 r
  U1507/ZN (XNOR2_X2)                      0.08       0.62 r
  U1151/ZN (NAND2_X4)                      0.02       0.65 f
  U1105/ZN (NAND3_X1)                      0.06       0.71 r
  U1147/ZN (NAND2_X4)                      0.02       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.06       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U663/ZN (NAND4_X2)                       0.06       0.34 r
  U1377/ZN (NAND2_X2)                      0.03       0.36 f
  U1378/ZN (INV_X4)                        0.03       0.39 r
  U1094/ZN (NAND3_X2)                      0.03       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.50 f
  U1057/ZN (OAI21_X2)                      0.05       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U662/ZN (NAND4_X2)                       0.06       0.34 r
  U664/ZN (AND2_X2)                        0.06       0.40 r
  U940/ZN (NAND2_X2)                       0.02       0.42 f
  U939/ZN (OAI21_X2)                       0.06       0.48 r
  U1045/ZN (AOI22_X2)                      0.04       0.52 f
  U1046/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.02       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1114/ZN (NAND2_X4)                      0.02       0.02 r
  U1063/ZN (NAND2_X4)                      0.02       0.04 f
  U1338/ZN (XNOR2_X2)                      0.06       0.10 f
  U1339/ZN (XNOR2_X2)                      0.07       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.21 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.35 f
  U1116/ZN (NAND3_X2)                      0.05       0.39 r
  U1115/ZN (INV_X4)                        0.01       0.41 f
  U721/ZN (AOI21_X2)                       0.04       0.45 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1154/ZN (NAND2_X4)                      0.03       0.45 r
  U1052/ZN (INV_X1)                        0.02       0.47 f
  U1096/ZN (NAND3_X2)                      0.05       0.52 r
  U1710/ZN (XNOR2_X2)                      0.08       0.60 r
  U1924/ZN (NOR2_X4)                       0.02       0.62 f
  U1927/ZN (NAND3_X2)                      0.03       0.65 r
  U1101/ZN (NOR2_X4)                       0.02       0.68 f
  U1928/ZN (NAND3_X4)                      0.03       0.71 r
  U1173/ZN (NOR2_X2)                       0.02       0.73 f
  U1932/ZN (AOI21_X4)                      0.03       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1366/ZN (OAI22_X2)                      0.05       0.06 r
  U1367/ZN (XNOR2_X2)                      0.09       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.20 r
  U1108/ZN (NAND4_X4)                      0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.47 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.54 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U1359/ZN (XNOR2_X2)                      0.05       0.05 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.33 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.49 r
  U1146/ZN (XNOR2_X2)                      0.07       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U1181/ZN (NAND4_X4)                      0.05       0.39 f
  U1095/ZN (NAND4_X4)                      0.06       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1566/ZN (OAI21_X4)                      0.05       0.53 r
  U1149/ZN (NAND2_X4)                      0.02       0.55 f
  U1939/ZN (OAI21_X4)                      0.04       0.59 r
  U1940/S (FA_X1)                          0.13       0.72 f
  U1941/Z (MUX2_X2)                        0.12       0.84 f
  U1058/ZN (NOR2_X2)                       0.04       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1449/ZN (NAND3_X2)                      0.05       0.40 r
  U1576/ZN (INV_X4)                        0.02       0.41 f
  U1717/ZN (OAI221_X2)                     0.10       0.51 r
  U1762/ZN (AOI22_X2)                      0.03       0.55 f
  U778/ZN (OAI221_X2)                      0.08       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.76 f
  U1958/ZN (NAND3_X2)                      0.04       0.80 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.90 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.53 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.06       0.61 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.02       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.80 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1309/ZN (OAI22_X2)                      0.06       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1165/ZN (NAND2_X1)                      0.05       0.48 f
  U1592/ZN (OAI21_X4)                      0.05       0.52 r
  U728/ZN (NAND2_X2)                       0.02       0.55 f
  U1593/ZN (XNOR2_X2)                      0.04       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[7] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[7] (in)                                0.00       0.00 r
  U1334/ZN (XNOR2_X2)                      0.06       0.06 r
  U1335/ZN (XNOR2_X2)                      0.08       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.15 f
  U1340/ZN (OAI21_X4)                      0.05       0.20 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1050/ZN (NAND2_X4)                      0.01       0.01 f
  U698/ZN (NAND2_X2)                       0.03       0.04 r
  U1302/ZN (XNOR2_X2)                      0.06       0.10 r
  U1303/ZN (XNOR2_X2)                      0.07       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1080/ZN (NAND2_X2)                      0.03       0.46 f
  U1641/ZN (OAI21_X4)                      0.04       0.50 r
  U727/ZN (NAND2_X2)                       0.02       0.52 f
  U1643/ZN (XNOR2_X2)                      0.07       0.59 f
  U1923/ZN (NOR3_X4)                       0.06       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1366/ZN (OAI22_X2)                      0.06       0.06 r
  U1367/ZN (XNOR2_X2)                      0.09       0.15 r
  U1153/ZN (NAND2_X4)                      0.02       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.17 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.26 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.41 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U1068/ZN (NAND2_X4)                      0.04       0.47 r
  U1592/ZN (OAI21_X4)                      0.02       0.49 f
  U728/ZN (NAND2_X2)                       0.03       0.52 r
  U1593/ZN (XNOR2_X2)                      0.06       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U698/ZN (NAND2_X2)                       0.02       0.07 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1096/ZN (NAND3_X2)                      0.04       0.49 f
  U1710/ZN (XNOR2_X2)                      0.07       0.56 f
  U1924/ZN (NOR2_X4)                       0.04       0.60 r
  U1927/ZN (NAND3_X2)                      0.02       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.03       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1070/ZN (OAI22_X4)                      0.07       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.38 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1093/ZN (NAND3_X4)                      0.03       0.43 f
  U878/ZN (INV_X4)                         0.02       0.45 r
  U1645/ZN (NOR2_X4)                       0.02       0.47 f
  U1679/ZN (NAND3_X4)                      0.03       0.50 r
  U1086/ZN (NAND2_X4)                      0.02       0.51 f
  U1069/ZN (NAND2_X4)                      0.02       0.53 r
  U1680/ZN (XNOR2_X2)                      0.06       0.60 r
  U1921/ZN (NAND2_X2)                      0.03       0.62 f
  U1923/ZN (NOR3_X4)                       0.04       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[22] (in)                               0.00       0.00 f
  U1186/ZN (INV_X4)                        0.02       0.02 r
  U424/ZN (NAND4_X2)                       0.03       0.05 f
  U423/ZN (NOR4_X2)                        0.04       0.09 r
  U1193/ZN (NAND4_X2)                      0.02       0.12 f
  U1194/ZN (OR2_X2)                        0.07       0.19 f
  U1195/ZN (INV_X4)                        0.02       0.21 r
  U1388/ZN (NAND2_X2)                      0.02       0.24 f
  U1183/ZN (INV_X8)                        0.05       0.29 r
  U1481/ZN (NAND2_X2)                      0.02       0.31 f
  U1482/ZN (NAND3_X2)                      0.05       0.36 r
  U1557/ZN (INV_X4)                        0.02       0.38 f
  U1695/ZN (OAI221_X2)                     0.11       0.49 r
  U1761/ZN (INV_X4)                        0.01       0.50 f
  U778/ZN (OAI221_X2)                      0.12       0.63 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.76 f
  U1958/ZN (NAND3_X2)                      0.04       0.80 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.90 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1366/ZN (OAI22_X2)                      0.03       0.05 f
  U1367/ZN (XNOR2_X2)                      0.08       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1805/ZN (INV_X4)                        0.01       0.51 f
  U1045/ZN (AOI22_X2)                      0.07       0.57 r
  U1046/ZN (INV_X4)                        0.01       0.58 f
  U1167/ZN (NAND3_X2)                      0.04       0.62 r
  U1168/ZN (NOR4_X4)                       0.04       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1364/ZN (NAND2_X2)                      0.03       0.18 f
  U1368/ZN (NAND3_X4)                      0.03       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.32 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.21 f
  U1158/ZN (NAND2_X4)                      0.03       0.24 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1166/ZN (INV_X8)                        0.01       0.45 f
  U1615/ZN (NOR3_X4)                       0.03       0.48 r
  U822/ZN (AOI21_X2)                       0.02       0.50 f
  U1057/ZN (OAI21_X2)                      0.05       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1306/ZN (XNOR2_X2)                      0.06       0.15 f
  U1054/ZN (NAND2_X4)                      0.04       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.33 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.56 f
  U1924/ZN (NOR2_X4)                       0.02       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U698/ZN (NAND2_X2)                       0.02       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.12 r
  U1303/ZN (XNOR2_X2)                      0.07       0.19 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.25 r
  U1307/ZN (INV_X4)                        0.01       0.26 f
  U1180/ZN (AOI22_X4)                      0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1095/ZN (NAND4_X4)                      0.04       0.48 f
  U1176/ZN (NAND3_X2)                      0.05       0.53 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1118/ZN (OAI22_X2)                      0.05       0.61 r
  U862/ZN (NAND2_X2)                       0.03       0.65 f
  U1077/ZN (NOR2_X1)                       0.08       0.72 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.25 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1095/ZN (NAND4_X4)                      0.04       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.54 f
  U1553/ZN (OAI21_X4)                      0.05       0.59 r
  U1554/ZN (XNOR2_X2)                      0.07       0.66 r
  U1934/ZN (NOR3_X4)                       0.03       0.69 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.33 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.47 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.56 f
  U1924/ZN (NOR2_X4)                       0.02       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1094/ZN (NAND3_X2)                      0.05       0.44 r
  U1095/ZN (NAND4_X4)                      0.03       0.47 f
  U1176/ZN (NAND3_X2)                      0.05       0.52 r
  U1164/ZN (OAI21_X2)                      0.04       0.56 f
  U1536/ZN (INV_X4)                        0.02       0.58 r
  U1537/ZN (XNOR2_X2)                      0.07       0.65 r
  U1163/ZN (NAND2_X1)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.03       0.16 f
  U1340/ZN (OAI21_X4)                      0.04       0.20 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1223/ZN (XNOR2_X2)                      0.06       0.20 f
  U1224/ZN (NAND2_X2)                      0.07       0.26 r
  U992/ZN (AND2_X4)                        0.06       0.32 r
  U1243/ZN (AOI21_X4)                      0.02       0.34 f
  U1246/ZN (OAI21_X4)                      0.05       0.39 r
  U1247/ZN (INV_X4)                        0.01       0.40 f
  U1252/ZN (OAI21_X4)                      0.04       0.45 r
  U1254/ZN (NAND2_X2)                      0.03       0.48 f
  U1177/ZN (NAND2_X4)                      0.04       0.51 r
  U1566/ZN (OAI21_X4)                      0.03       0.54 f
  U1149/ZN (NAND2_X4)                      0.03       0.57 r
  U1939/ZN (OAI21_X4)                      0.02       0.59 f
  U1940/S (FA_X1)                          0.15       0.74 r
  U1941/Z (MUX2_X2)                        0.05       0.78 r
  U1058/ZN (NOR2_X2)                       0.02       0.80 f
  U1942/Z (MUX2_X2)                        0.11       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1089/ZN (OAI22_X4)                      0.05       0.05 r
  U1342/ZN (XNOR2_X2)                      0.08       0.12 r
  U1343/ZN (INV_X4)                        0.01       0.14 f
  U1088/ZN (NAND2_X4)                      0.03       0.17 r
  U1344/ZN (INV_X4)                        0.01       0.18 f
  U1349/ZN (NAND2_X2)                      0.02       0.20 r
  U1351/ZN (NAND3_X2)                      0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.04       0.26 r
  U1376/ZN (OAI211_X2)                     0.04       0.30 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.44 f
  U1819/ZN (OAI211_X2)                     0.07       0.51 r
  U1820/ZN (NAND2_X2)                      0.02       0.53 f
  U1821/ZN (XNOR2_X2)                      0.07       0.60 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[11] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[11] (in)                               0.00       0.00 r
  U1012/ZN (INV_X4)                        0.01       0.01 f
  U1055/ZN (AND4_X2)                       0.08       0.09 f
  U1192/ZN (NAND3_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.05       0.17 r
  U1195/ZN (INV_X4)                        0.02       0.19 f
  U672/ZN (NOR2_X4)                        0.08       0.27 r
  U671/ZN (INV_X8)                         0.02       0.29 f
  U673/ZN (INV_X8)                         0.03       0.32 r
  U706/ZN (INV_X4)                         0.03       0.34 f
  U1421/ZN (NAND3_X2)                      0.05       0.39 r
  U1543/ZN (INV_X4)                        0.01       0.40 f
  U1030/ZN (OR2_X4)                        0.06       0.46 f
  U988/ZN (AND3_X4)                        0.08       0.54 f
  U893/ZN (NOR2_X2)                        0.03       0.58 r
  U811/ZN (NOR2_X2)                        0.02       0.60 f
  U1684/ZN (NAND2_X2)                      0.05       0.65 r
  U692/ZN (AOI222_X1)                      0.04       0.69 f
  U1837/ZN (NAND4_X2)                      0.08       0.77 r
  U1952/ZN (INV_X4)                        0.01       0.78 f
  U710/ZN (NAND3_X2)                       0.03       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.90 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U662/ZN (NAND4_X2)                       0.04       0.35 f
  U1116/ZN (NAND3_X2)                      0.04       0.39 r
  U1115/ZN (INV_X4)                        0.01       0.40 f
  U721/ZN (AOI21_X2)                       0.04       0.44 r
  U1801/ZN (XNOR2_X2)                      0.07       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1449/ZN (NAND3_X2)                      0.05       0.40 r
  U1450/ZN (NAND2_X2)                      0.02       0.42 f
  U1452/ZN (NAND3_X2)                      0.04       0.46 r
  U1584/ZN (NAND2_X2)                      0.02       0.48 f
  U989/ZN (AND3_X4)                        0.07       0.54 f
  U897/ZN (NOR2_X2)                        0.04       0.58 r
  U814/ZN (NOR2_X2)                        0.02       0.60 f
  U1654/ZN (NAND2_X2)                      0.06       0.66 r
  U1845/ZN (INV_X4)                        0.01       0.67 f
  U1849/ZN (OAI22_X2)                      0.04       0.71 r
  U1851/ZN (NOR2_X2)                       0.02       0.73 f
  U1855/ZN (NAND2_X2)                      0.03       0.76 r
  U1954/ZN (INV_X4)                        0.01       0.77 f
  U710/ZN (NAND3_X2)                       0.04       0.81 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.90 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U698/ZN (NAND2_X2)                       0.03       0.06 r
  U1302/ZN (XNOR2_X2)                      0.06       0.13 r
  U1303/ZN (XNOR2_X2)                      0.07       0.20 r
  U1159/ZN (NAND2_X4)                      0.02       0.22 f
  U1158/ZN (NAND2_X4)                      0.03       0.26 r
  U1307/ZN (INV_X4)                        0.01       0.27 f
  U1180/ZN (AOI22_X4)                      0.05       0.32 r
  U668/ZN (OAI221_X4)                      0.04       0.36 f
  U1181/ZN (NAND4_X4)                      0.09       0.45 r
  U1095/ZN (NAND4_X4)                      0.04       0.49 f
  U1176/ZN (NAND3_X2)                      0.05       0.54 r
  U1171/ZN (NAND2_X4)                      0.03       0.56 f
  U1553/ZN (OAI21_X4)                      0.05       0.61 r
  U1061/ZN (XNOR2_X2)                      0.07       0.68 r
  U1077/ZN (NOR2_X1)                       0.03       0.71 f
  U1932/ZN (AOI21_X4)                      0.04       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.04       0.12 f
  U1361/ZN (INV_X4)                        0.03       0.15 r
  U1368/ZN (NAND3_X4)                      0.03       0.18 f
  U1108/ZN (NAND4_X4)                      0.06       0.24 r
  U1150/ZN (NAND4_X4)                      0.04       0.27 f
  U1143/ZN (NAND2_X4)                      0.03       0.31 r
  U872/ZN (NAND2_X2)                       0.02       0.33 f
  U1079/ZN (NAND2_X2)                      0.03       0.37 r
  U1846/ZN (INV_X4)                        0.01       0.38 f
  U1087/ZN (OAI21_X2)                      0.05       0.43 r
  U1847/ZN (NAND2_X2)                      0.03       0.46 f
  U1848/ZN (NAND2_X2)                      0.03       0.48 r
  U1146/ZN (XNOR2_X2)                      0.07       0.55 r
  U1913/ZN (NAND2_X2)                      0.03       0.58 f
  U1168/ZN (NOR4_X4)                       0.07       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[6] (in)                                0.00       0.00 r
  U1345/ZN (XNOR2_X2)                      0.05       0.06 r
  U1347/ZN (XNOR2_X2)                      0.08       0.14 r
  U1348/ZN (INV_X4)                        0.02       0.15 f
  U1349/ZN (NAND2_X2)                      0.03       0.18 r
  U1351/ZN (NAND3_X2)                      0.02       0.21 f
  U1060/ZN (NAND2_X4)                      0.04       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.32 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1178/ZN (INV_X2)                        0.02       0.39 f
  U876/ZN (NAND3_X2)                       0.05       0.44 r
  U667/ZN (NAND2_X2)                       0.03       0.47 f
  U1752/ZN (INV_X4)                        0.02       0.49 r
  U1042/ZN (OAI211_X2)                     0.02       0.51 f
  U1049/ZN (AND2_X2)                       0.05       0.56 f
  U1048/ZN (XNOR2_X2)                      0.06       0.62 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1107/ZN (OAI22_X4)                      0.05       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.12 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.34 r
  U875/ZN (NAND2_X2)                       0.02       0.36 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.41 f
  U1154/ZN (NAND2_X4)                      0.03       0.44 r
  U1052/ZN (INV_X1)                        0.02       0.46 f
  U1096/ZN (NAND3_X2)                      0.05       0.51 r
  U1710/ZN (XNOR2_X2)                      0.03       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1070/ZN (OAI22_X4)                      0.03       0.06 f
  U1355/ZN (XNOR2_X2)                      0.06       0.12 f
  U681/ZN (NAND2_X2)                       0.06       0.18 r
  U1023/ZN (NAND2_X2)                      0.03       0.21 f
  U1884/ZN (INV_X4)                        0.02       0.23 r
  U1085/ZN (NAND2_X2)                      0.02       0.25 f
  U1150/ZN (NAND4_X4)                      0.04       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1114/ZN (NAND2_X4)                      0.03       0.04 r
  U1182/ZN (NAND2_X4)                      0.03       0.07 f
  U1083/ZN (INV_X8)                        0.03       0.11 r
  U1082/ZN (INV_X8)                        0.03       0.14 f
  U1223/ZN (XNOR2_X2)                      0.06       0.20 f
  U1224/ZN (NAND2_X2)                      0.07       0.26 r
  U992/ZN (AND2_X4)                        0.06       0.32 r
  U1243/ZN (AOI21_X4)                      0.02       0.34 f
  U1246/ZN (OAI21_X4)                      0.05       0.39 r
  U1247/ZN (INV_X4)                        0.01       0.40 f
  U1252/ZN (OAI21_X4)                      0.04       0.45 r
  U1254/ZN (NAND2_X2)                      0.03       0.48 f
  U1176/ZN (NAND3_X2)                      0.04       0.52 r
  U1171/ZN (NAND2_X4)                      0.03       0.55 f
  U1553/ZN (OAI21_X4)                      0.05       0.59 r
  U1554/ZN (XNOR2_X2)                      0.07       0.66 r
  U1934/ZN (NOR3_X4)                       0.03       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.72 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1289/ZN (OAI22_X2)                      0.05       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.47 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1125/ZN (OAI22_X1)                      0.07       0.08 r
  U1360/ZN (XNOR2_X2)                      0.08       0.17 r
  U1361/ZN (INV_X4)                        0.02       0.18 f
  U1368/ZN (NAND3_X4)                      0.02       0.21 r
  U1108/ZN (NAND4_X4)                      0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U663/ZN (NAND4_X2)                       0.03       0.32 f
  U1377/ZN (NAND2_X2)                      0.04       0.36 r
  U1178/ZN (INV_X2)                        0.02       0.38 f
  U876/ZN (NAND3_X2)                       0.05       0.42 r
  U667/ZN (NAND2_X2)                       0.03       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.07       0.07 r
  U1363/ZN (INV_X4)                        0.01       0.08 f
  U871/ZN (OAI21_X2)                       0.06       0.15 r
  U1153/ZN (NAND2_X4)                      0.03       0.17 f
  U1368/ZN (NAND3_X4)                      0.03       0.20 r
  U1108/ZN (NAND4_X4)                      0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.05       0.29 r
  U662/ZN (NAND4_X2)                       0.04       0.33 f
  U1179/ZN (NAND2_X1)                      0.06       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1125/ZN (OAI22_X1)                      0.04       0.06 f
  U1360/ZN (XNOR2_X2)                      0.07       0.13 f
  U1361/ZN (INV_X4)                        0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.19 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.28 f
  U662/ZN (NAND4_X2)                       0.07       0.35 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U940/ZN (NAND2_X2)                       0.02       0.43 f
  U939/ZN (OAI21_X2)                       0.06       0.49 r
  U1045/ZN (AOI22_X2)                      0.04       0.53 f
  U1046/ZN (INV_X4)                        0.02       0.55 r
  U1167/ZN (NAND3_X2)                      0.02       0.58 f
  U1168/ZN (NOR4_X4)                       0.08       0.66 r
  U1928/ZN (NAND3_X4)                      0.04       0.70 f
  U1174/ZN (INV_X8)                        0.02       0.72 r
  U1935/ZN (NAND3_X4)                      0.02       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[28] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[28] (in)                               0.00       0.00 r
  U1189/ZN (INV_X4)                        0.01       0.01 f
  U695/ZN (NAND4_X2)                       0.04       0.05 r
  U421/ZN (NOR4_X2)                        0.03       0.08 f
  U1193/ZN (NAND4_X2)                      0.04       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U670/ZN (INV_X4)                         0.02       0.35 f
  U1449/ZN (NAND3_X2)                      0.05       0.40 r
  U1576/ZN (INV_X4)                        0.02       0.41 f
  U1717/ZN (OAI221_X2)                     0.10       0.51 r
  U1762/ZN (AOI22_X2)                      0.03       0.55 f
  U778/ZN (OAI221_X2)                      0.08       0.62 r
  U1803/ZN (AOI22_X2)                      0.05       0.67 f
  U1804/ZN (NAND4_X2)                      0.07       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.76 f
  U1958/ZN (NAND3_X2)                      0.04       0.80 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.90 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1107/ZN (OAI22_X4)                      0.04       0.05 r
  U1271/ZN (XNOR2_X2)                      0.07       0.13 r
  U1006/Z (XOR2_X2)                        0.08       0.21 r
  U683/ZN (INV_X4)                         0.03       0.24 f
  U1044/ZN (NAND3_X4)                      0.03       0.27 r
  U1274/ZN (NAND3_X4)                      0.03       0.30 f
  U1106/ZN (NAND2_X4)                      0.04       0.35 r
  U875/ZN (NAND2_X2)                       0.02       0.37 f
  U1277/ZN (INV_X4)                        0.02       0.39 r
  U1155/ZN (NAND2_X4)                      0.02       0.42 f
  U1095/ZN (NAND4_X4)                      0.04       0.46 r
  U1177/ZN (NAND2_X4)                      0.02       0.48 f
  U1506/ZN (OAI221_X2)                     0.05       0.53 r
  U1507/ZN (XNOR2_X2)                      0.08       0.61 r
  U1151/ZN (NAND2_X4)                      0.02       0.64 f
  U1113/ZN (INV_X8)                        0.02       0.66 r
  U1163/ZN (NAND2_X1)                      0.02       0.68 f
  U1173/ZN (NOR2_X2)                       0.05       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[1] (in)                         0.00       0.00 r
  U1053/ZN (INV_X16)                       0.01       0.01 f
  U1070/ZN (OAI22_X4)                      0.06       0.07 r
  U1355/ZN (XNOR2_X2)                      0.07       0.14 r
  U681/ZN (NAND2_X2)                       0.04       0.18 f
  U1023/ZN (NAND2_X2)                      0.04       0.21 r
  U1884/ZN (INV_X4)                        0.01       0.23 f
  U1085/ZN (NAND2_X2)                      0.03       0.26 r
  U1150/ZN (NAND4_X4)                      0.03       0.29 f
  U663/ZN (NAND4_X2)                       0.06       0.35 r
  U1377/ZN (NAND2_X2)                      0.03       0.37 f
  U1378/ZN (INV_X4)                        0.03       0.40 r
  U1094/ZN (NAND3_X2)                      0.03       0.43 f
  U1095/ZN (NAND4_X4)                      0.04       0.47 r
  U1176/ZN (NAND3_X2)                      0.04       0.51 f
  U1171/ZN (NAND2_X4)                      0.03       0.54 r
  U1119/ZN (INV_X2)                        0.02       0.56 f
  U1118/ZN (OAI22_X2)                      0.07       0.62 r
  U862/ZN (NAND2_X2)                       0.03       0.66 f
  U1934/ZN (NOR3_X4)                       0.06       0.71 r
  U1935/ZN (NAND3_X4)                      0.03       0.74 f
  U1147/ZN (NAND2_X4)                      0.02       0.76 r
  U1936/Z (MUX2_X2)                        0.05       0.81 r
  U1112/ZN (NOR2_X2)                       0.02       0.82 f
  U1942/Z (MUX2_X2)                        0.09       0.91 f
  U1943/ZN (NAND2_X2)                      0.04       0.95 r
  U1172/ZN (NAND2_X1)                      0.02       0.97 f
  res[0] (out)                             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1182/ZN (NAND2_X4)                      0.04       0.08 r
  U1083/ZN (INV_X8)                        0.03       0.11 f
  U1082/ZN (INV_X8)                        0.05       0.16 r
  U1362/ZN (INV_X4)                        0.02       0.18 f
  U1269/ZN (XNOR2_X2)                      0.07       0.25 f
  U1274/ZN (NAND3_X4)                      0.03       0.28 r
  U1106/ZN (NAND2_X4)                      0.03       0.31 f
  U875/ZN (NAND2_X2)                       0.04       0.35 r
  U1277/ZN (INV_X4)                        0.02       0.36 f
  U1155/ZN (NAND2_X4)                      0.04       0.40 r
  U1154/ZN (NAND2_X4)                      0.02       0.42 f
  U1645/ZN (NOR2_X4)                       0.05       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.06       0.60 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1173/ZN (NOR2_X2)                       0.02       0.71 f
  U1932/ZN (AOI21_X4)                      0.03       0.74 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.03       0.03 r
  U1300/ZN (INV_X4)                        0.01       0.04 f
  U1304/ZN (NAND2_X2)                      0.03       0.07 r
  U1305/ZN (INV_X4)                        0.02       0.09 f
  U1352/ZN (XNOR2_X2)                      0.06       0.15 f
  U1353/ZN (NAND2_X2)                      0.06       0.21 r
  U874/ZN (NAND2_X2)                       0.03       0.24 f
  U1150/ZN (NAND4_X4)                      0.07       0.31 r
  U663/ZN (NAND4_X2)                       0.03       0.34 f
  U1377/ZN (NAND2_X2)                      0.04       0.38 r
  U1378/ZN (INV_X4)                        0.02       0.40 f
  U1093/ZN (NAND3_X4)                      0.02       0.42 r
  U878/ZN (INV_X4)                         0.01       0.43 f
  U1645/ZN (NOR2_X4)                       0.04       0.47 r
  U1679/ZN (NAND3_X4)                      0.03       0.50 f
  U1086/ZN (NAND2_X4)                      0.03       0.53 r
  U1069/ZN (NAND2_X4)                      0.01       0.54 f
  U1680/ZN (XNOR2_X2)                      0.05       0.59 r
  U1921/ZN (NAND2_X2)                      0.03       0.61 f
  U1923/ZN (NOR3_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.06       0.06 r
  U1291/ZN (XNOR2_X2)                      0.08       0.14 r
  U1321/ZN (XNOR2_X2)                      0.09       0.23 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.31 r
  U668/ZN (OAI221_X4)                      0.04       0.35 f
  U1181/ZN (NAND4_X4)                      0.09       0.44 r
  U1096/ZN (NAND3_X2)                      0.04       0.48 f
  U1710/ZN (XNOR2_X2)                      0.07       0.55 f
  U1924/ZN (NOR2_X4)                       0.04       0.59 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1294/ZN (INV_X4)                        0.01       0.02 r
  U1099/ZN (NAND2_X4)                      0.02       0.03 f
  U1098/ZN (NAND2_X4)                      0.03       0.07 r
  U1335/ZN (XNOR2_X2)                      0.07       0.14 r
  U1336/ZN (INV_X4)                        0.02       0.15 f
  U1340/ZN (OAI21_X4)                      0.05       0.20 r
  U1341/ZN (INV_X4)                        0.02       0.22 f
  U1060/ZN (NAND2_X4)                      0.03       0.25 r
  U1376/ZN (OAI211_X2)                     0.04       0.29 f
  U1020/ZN (NAND2_X2)                      0.04       0.33 r
  U1021/ZN (INV_X4)                        0.02       0.34 f
  U1179/ZN (NAND2_X1)                      0.05       0.39 r
  U1817/ZN (NAND2_X2)                      0.04       0.43 f
  U1835/ZN (XNOR2_X2)                      0.07       0.50 f
  U1919/ZN (INV_X4)                        0.02       0.52 r
  U1920/ZN (NAND4_X2)                      0.04       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  alu_ctrl[0] (in)                         0.00       0.00 r
  U1294/ZN (INV_X4)                        0.01       0.01 f
  U1099/ZN (NAND2_X4)                      0.03       0.04 r
  U1098/ZN (NAND2_X4)                      0.02       0.06 f
  U1332/ZN (XNOR2_X2)                      0.06       0.12 f
  U873/ZN (NAND2_X2)                       0.05       0.17 r
  U1333/ZN (INV_X4)                        0.01       0.18 f
  U1340/ZN (OAI21_X4)                      0.04       0.22 r
  U1341/ZN (INV_X4)                        0.02       0.24 f
  U1060/ZN (NAND2_X4)                      0.03       0.27 r
  U1376/ZN (OAI211_X2)                     0.04       0.31 f
  U1020/ZN (NAND2_X2)                      0.04       0.34 r
  U1021/ZN (INV_X4)                        0.02       0.36 f
  U1179/ZN (NAND2_X1)                      0.05       0.41 r
  U1817/ZN (NAND2_X2)                      0.04       0.45 f
  U1819/ZN (OAI211_X2)                     0.07       0.51 r
  U1820/ZN (NAND2_X2)                      0.02       0.54 f
  U1821/ZN (XNOR2_X2)                      0.07       0.61 f
  U1168/ZN (NOR4_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.69 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.88 r
  U1942/Z (MUX2_X2)                        0.05       0.93 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1172/ZN (NAND2_X1)                      0.02       0.97 r
  res[0] (out)                             0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1107/ZN (OAI22_X4)                      0.03       0.05 f
  U1271/ZN (XNOR2_X2)                      0.06       0.11 f
  U1006/Z (XOR2_X2)                        0.08       0.19 f
  U683/ZN (INV_X4)                         0.04       0.23 r
  U1044/ZN (NAND3_X4)                      0.03       0.26 f
  U1274/ZN (NAND3_X4)                      0.03       0.29 r
  U1106/ZN (NAND2_X4)                      0.03       0.32 f
  U875/ZN (NAND2_X2)                       0.04       0.36 r
  U1277/ZN (INV_X4)                        0.02       0.37 f
  U1155/ZN (NAND2_X4)                      0.04       0.41 r
  U1154/ZN (NAND2_X4)                      0.02       0.43 f
  U1052/ZN (INV_X1)                        0.03       0.46 r
  U1096/ZN (NAND3_X2)                      0.03       0.49 f
  U1161/ZN (INV_X2)                        0.03       0.52 r
  U1690/ZN (OAI211_X2)                     0.02       0.54 f
  U1051/ZN (NAND2_X2)                      0.04       0.58 r
  U1922/ZN (INV_X4)                        0.01       0.60 f
  U1923/ZN (NOR3_X4)                       0.05       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[0]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[0] (in)                         0.00       0.00 f
  U1309/ZN (OAI22_X2)                      0.08       0.08 r
  U1310/ZN (XNOR2_X2)                      0.12       0.19 r
  U1318/ZN (OAI211_X2)                     0.04       0.23 f
  U1180/ZN (AOI22_X4)                      0.07       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1299/ZN (NOR2_X4)                       0.02       0.02 r
  U1300/ZN (INV_X4)                        0.01       0.03 f
  U1304/ZN (NAND2_X2)                      0.03       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1352/ZN (XNOR2_X2)                      0.06       0.14 f
  U1353/ZN (NAND2_X2)                      0.06       0.20 r
  U874/ZN (NAND2_X2)                       0.03       0.23 f
  U1150/ZN (NAND4_X4)                      0.07       0.30 r
  U663/ZN (NAND4_X2)                       0.03       0.33 f
  U1377/ZN (NAND2_X2)                      0.04       0.37 r
  U1378/ZN (INV_X4)                        0.02       0.39 f
  U1093/ZN (NAND3_X4)                      0.02       0.41 r
  U878/ZN (INV_X4)                         0.01       0.42 f
  U1645/ZN (NOR2_X4)                       0.04       0.46 r
  U1679/ZN (NAND3_X4)                      0.03       0.49 f
  U1086/ZN (NAND2_X4)                      0.03       0.52 r
  U1069/ZN (NAND2_X4)                      0.01       0.53 f
  U1680/ZN (XNOR2_X2)                      0.06       0.59 f
  U1921/ZN (NAND2_X2)                      0.04       0.64 r
  U1923/ZN (NOR3_X4)                       0.02       0.66 f
  U1928/ZN (NAND3_X4)                      0.03       0.69 r
  U1174/ZN (INV_X8)                        0.01       0.70 f
  U1935/ZN (NAND3_X4)                      0.02       0.71 r
  U1147/ZN (NAND2_X4)                      0.01       0.73 f
  U1936/Z (MUX2_X2)                        0.11       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1289/ZN (OAI22_X2)                      0.05       0.05 r
  U1291/ZN (XNOR2_X2)                      0.08       0.13 r
  U1321/ZN (XNOR2_X2)                      0.09       0.22 r
  U1047/ZN (INV_X4)                        0.03       0.25 f
  U680/ZN (NAND2_X2)                       0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.34 f
  U1040/ZN (NAND2_X2)                      0.04       0.39 r
  U1750/ZN (NAND2_X2)                      0.02       0.41 f
  U1751/ZN (INV_X4)                        0.02       0.43 r
  U667/ZN (NAND2_X2)                       0.02       0.45 f
  U666/ZN (XNOR2_X2)                       0.07       0.52 f
  U1914/ZN (INV_X4)                        0.02       0.54 r
  U1167/ZN (NAND3_X2)                      0.03       0.57 f
  U1168/ZN (NOR4_X4)                       0.08       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[1]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[1] (in)                         0.00       0.00 f
  U1053/ZN (INV_X16)                       0.02       0.02 r
  U1114/ZN (NAND2_X4)                      0.02       0.04 f
  U1063/ZN (NAND2_X4)                      0.02       0.06 r
  U1338/ZN (XNOR2_X2)                      0.06       0.12 r
  U1339/ZN (XNOR2_X2)                      0.08       0.20 r
  U1340/ZN (OAI21_X4)                      0.03       0.24 f
  U1341/ZN (INV_X4)                        0.02       0.26 r
  U1060/ZN (NAND2_X4)                      0.02       0.28 f
  U1376/ZN (OAI211_X2)                     0.06       0.34 r
  U1020/ZN (NAND2_X2)                      0.03       0.36 f
  U1021/ZN (INV_X4)                        0.02       0.39 r
  U1179/ZN (NAND2_X1)                      0.03       0.42 f
  U1842/ZN (NAND2_X2)                      0.05       0.46 r
  U1915/ZN (INV_X4)                        0.01       0.47 f
  U860/ZN (NOR3_X2)                        0.05       0.53 r
  U1920/ZN (NAND4_X2)                      0.03       0.56 f
  U1168/ZN (NOR4_X4)                       0.09       0.65 r
  U1928/ZN (NAND3_X4)                      0.04       0.68 f
  U1173/ZN (NOR2_X2)                       0.04       0.73 r
  U1932/ZN (AOI21_X4)                      0.02       0.75 f
  U1936/Z (MUX2_X2)                        0.09       0.84 f
  U1112/ZN (NOR2_X2)                       0.03       0.87 r
  U1942/Z (MUX2_X2)                        0.05       0.92 r
  U1943/ZN (NAND2_X2)                      0.02       0.95 f
  U1944/ZN (INV_X4)                        0.02       0.96 r
  U1111/ZN (NOR2_X2)                       0.01       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U1365/ZN (XNOR2_X2)                      0.06       0.06 f
  U1367/ZN (XNOR2_X2)                      0.07       0.13 f
  U1153/ZN (NAND2_X4)                      0.03       0.16 r
  U1368/ZN (NAND3_X4)                      0.03       0.20 f
  U1108/ZN (NAND4_X4)                      0.06       0.25 r
  U1150/ZN (NAND4_X4)                      0.04       0.29 f
  U662/ZN (NAND4_X2)                       0.07       0.36 r
  U664/ZN (AND2_X2)                        0.06       0.41 r
  U1758/ZN (NAND3_X2)                      0.02       0.44 f
  U1110/ZN (OAI211_X2)                     0.06       0.50 r
  U1759/ZN (INV_X4)                        0.01       0.51 f
  U1760/ZN (OAI22_X2)                      0.06       0.57 r
  U1927/ZN (NAND3_X2)                      0.04       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: alu_ctrl[3]
              (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  alu_ctrl[3] (in)                         0.00       0.00 f
  U1000/ZN (INV_X16)                       0.02       0.02 r
  U1050/ZN (NAND2_X4)                      0.02       0.03 f
  U1304/ZN (NAND2_X2)                      0.02       0.06 r
  U1305/ZN (INV_X4)                        0.02       0.08 f
  U1306/ZN (XNOR2_X2)                      0.06       0.14 f
  U1054/ZN (NAND2_X4)                      0.04       0.18 r
  U1159/ZN (NAND2_X4)                      0.02       0.20 f
  U1158/ZN (NAND2_X4)                      0.03       0.23 r
  U1307/ZN (INV_X4)                        0.01       0.24 f
  U1180/ZN (AOI22_X4)                      0.05       0.30 r
  U668/ZN (OAI221_X4)                      0.04       0.33 f
  U1181/ZN (NAND4_X4)                      0.09       0.43 r
  U1166/ZN (INV_X8)                        0.01       0.44 f
  U1647/ZN (NOR2_X4)                       0.03       0.46 r
  U1072/ZN (AOI21_X2)                      0.02       0.49 f
  U1649/ZN (NOR2_X4)                       0.03       0.52 r
  U1650/ZN (INV_X4)                        0.01       0.53 f
  U1073/ZN (NAND2_X4)                      0.02       0.55 r
  U1651/ZN (INV_X4)                        0.01       0.56 f
  U1924/ZN (NOR2_X4)                       0.02       0.58 r
  U1927/ZN (NAND3_X2)                      0.02       0.61 f
  U1101/ZN (NOR2_X4)                       0.04       0.65 r
  U1928/ZN (NAND3_X4)                      0.03       0.68 f
  U1174/ZN (INV_X8)                        0.02       0.70 r
  U1935/ZN (NAND3_X4)                      0.02       0.73 f
  U1147/ZN (NAND2_X4)                      0.02       0.75 r
  U1936/Z (MUX2_X2)                        0.05       0.79 r
  U1112/ZN (NOR2_X2)                       0.02       0.81 f
  U1942/Z (MUX2_X2)                        0.09       0.90 f
  U1943/ZN (NAND2_X2)                      0.04       0.94 r
  U1944/ZN (INV_X4)                        0.01       0.95 f
  U1111/ZN (NOR2_X2)                       0.02       0.97 r
  zf (out)                                 0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[22] (input port clocked by clk)
  Endpoint: zf (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[22] (in)                               0.00       0.00 r
  U1186/ZN (INV_X4)                        0.01       0.01 f
  U424/ZN (NAND4_X2)                       0.05       0.06 r
  U423/ZN (NOR4_X2)                        0.03       0.09 f
  U1193/ZN (NAND4_X2)                      0.03       0.12 r
  U1194/ZN (OR2_X2)                        0.06       0.18 r
  U1195/ZN (INV_X4)                        0.02       0.20 f
  U672/ZN (NOR2_X4)                        0.08       0.28 r
  U671/ZN (INV_X8)                         0.02       0.30 f
  U673/ZN (INV_X8)                         0.03       0.33 r
  U706/ZN (INV_X4)                         0.03       0.35 f
  U1400/ZN (NAND3_X2)                      0.05       0.40 r
  U1546/ZN (INV_X4)                        0.02       0.42 f
  U1703/ZN (OAI221_X2)                     0.10       0.52 r
  U1743/ZN (INV_X4)                        0.02       0.53 f
  U784/ZN (NOR2_X2)                        0.04       0.57 r
  U782/ZN (NOR2_X2)                        0.02       0.59 f
  U1747/ZN (OAI221_X2)                     0.07       0.66 r
  U1800/ZN (NAND2_X2)                      0.03       0.69 f
  U1804/ZN (NAND4_X2)                      0.05       0.74 r
  U1957/ZN (NOR2_X4)                       0.02       0.76 f
  U1958/ZN (NAND3_X2)                      0.04       0.80 r
  U1959/ZN (NOR2_X2)                       0.02       0.83 f
  U1960/ZN (NAND4_X2)                      0.06       0.89 r
  U1097/ZN (NOR3_X4)                       0.02       0.90 f
  U1968/ZN (NAND4_X2)                      0.05       0.95 r
  U1111/ZN (NOR2_X2)                       0.02       0.97 f
  zf (out)                                 0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
