# RTL-level datapath of a 5-stage pipelined RISC-V processor.
RTL-level datapath of a 5-stage pipelined processor illustrating stage partitioning, pipeline registers, control signal propagation, ALU execution, memory access, and branch resolution.

<img width="986" height="530" alt="IoHIM" src="https://github.com/user-attachments/assets/44865e82-820d-49ca-b211-7d2bf525d1f9" />
