Generated by Fabric Compiler ( version 2020.3-SP3.1 <build 67625> ) at Tue Mar 30 10:57:18 2021


Cell Usage:
GTP_APM_E1                    3 uses
GTP_CLKBUFG                   1 use
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                      28 uses
GTP_DFF_C                  1843 uses
GTP_DFF_CE                 2336 uses
GTP_DFF_E                    64 uses
GTP_DFF_P                    95 uses
GTP_DFF_PE                  212 uses
GTP_DFF_R                     5 uses
GTP_DFF_RE                    8 uses
GTP_DLL                       2 uses
GTP_DRM18K                   10 uses
GTP_DRM9K                    22 uses
GTP_GRS                       1 use
GTP_INV                      58 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                     90 uses
GTP_LUT2                    875 uses
GTP_LUT3                    820 uses
GTP_LUT4                   1053 uses
GTP_LUT5                   2126 uses
GTP_LUT5CARRY              1162 uses
GTP_LUT5M                  1323 uses
GTP_MUX2LUT6                167 uses
GTP_MUX2LUT7                  9 uses
GTP_OSERDES                  52 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                64 uses
GTP_RAM16X1SP                32 uses
GTP_ROM128X1                 41 uses
GTP_ROM32X1                   3 uses

I/O ports: 83
GTP_INBUF                  12 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 11 uses
GTP_OUTBUFT                37 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 7712 of 17536 (43.98%)
	LUTs as dram: 96 of 4440 (2.16%)
	LUTs as logic: 7616
Total Registers: 4591 of 26304 (17.45%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 3.00 of 30 (10.00%)

Total I/O ports = 86 of 240 (35.83%)


Number of unique control sets : 188
  CLK(rx_clki_clkbufg)                             : 6
  CLK(HCLK)                                        : 22
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428)    : 32
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571)    : 32
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)    : 3
  CLK(HCLK), CP(u_rst_gen.N7)                      : 4
      CLK(HCLK), C(u_rst_gen.N7)                   : 3
      CLK(HCLK), P(u_rst_gen.N7)                   : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 4
  CLK(HCLK), C(~SYSRESETn)                         : 10
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key)             : 11
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)       : 18
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 16
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 2
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 19
  CLK(HCLK), CP(~nt_rst_key)                       : 26
      CLK(HCLK), C(~nt_rst_key)                    : 25
      CLK(HCLK), P(~nt_rst_key)                    : 1
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n)       : 67
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n)    : 57
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n)    : 10
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst)    : 78
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)        : 86
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 84
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 2
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)        : 171
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 170
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 1
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)       : 180
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 178
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 2
  CLK(HCLK), CP(~SYSRESETn)                        : 1261
      CLK(HCLK), C(~SYSRESETn)                     : 1185
      CLK(HCLK), P(~SYSRESETn)                     : 76
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_38)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_54)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N6_1)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_51)  : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_2)     : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_10)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N244[0])  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_2)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_3)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_4)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_5)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_6)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_7)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_8)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_9)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_52)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_53)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550)       : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)      : 4
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 3
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163)     : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest)  : 4
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)          : 4
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 3
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])     : 4
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)  : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376)     : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334)     : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357)   : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359)   : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)    : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)      : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13)      : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)          : 6
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 5
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty)     : 6
  CLK(HCLK), P(~SYSRESETn), CE(~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24)    : 6
  CLK(HCLK), C(u_rst_gen.N3), CE(u_rst_gen.N7)     : 6
  CLK(rx_clki_clkbufg), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull)       : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08)     : 7
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08)     : 7
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable)    : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample)       : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample)       : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480)  : 8
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)    : 8
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)      : 9
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)      : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19)      : 10
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)           : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 1
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1)  : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142)       : 11
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)       : 11
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 3
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf)  : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386)   : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o)       : 11
  CLK(u_DDR3.pll_pclk), CP(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)       : 11
      CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 10
      CLK(u_DDR3.pll_pclk), P(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 1
  CLK(HCLK), C(~SYSRESETn), CE(_N19595)            : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx)  : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull)      : 13
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12)      : 15
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en)    : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req)   : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360)       : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138)     : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161)   : 16
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)        : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 10
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)       : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 14
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3)  : 16
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)  : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87)     : 17
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93)     : 17
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)       : 17
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 16
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)       : 18
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 6
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 12
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661)   : 19
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)         : 19
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 18
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226)       : 21
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2)   : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en)      : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502)       : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req)    : 30
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc)      : 31
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889)    : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08)   : 32
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req)   : 34
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)          : 34
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 2
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 32
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)       : 50
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 46
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)       : 53
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 49
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.N77)       : 68
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)        : 71
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 70
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val)   : 128
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)        : 140
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 133
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 7
  CLK(HCLK), R(SYSRESETn)                          : 5
  CLK(HCLK), R(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22)    : 8


Number of DFF:CE Signals : 171
  u_integration_kit_dbg.HREADY_38(from GTP_LUT5:Z)       : 1
  u_integration_kit_dbg.HREADY_54(from GTP_LUT5:Z)       : 1
  u_integration_kit_dbg.N6_1(from GTP_LUT3:Z)      : 1
  u_integration_kit_dbg.u_ahb_mux.HREADY_51(from GTP_LUT5:Z)   : 1
  u_integration_kit_dbg.N3_2(from GTP_LUT3:Z)      : 2
  u_integration_kit_dbg.N9_10(from GTP_LUT3:Z)     : 2
  u_integration_kit_dbg.N244[0](from GTP_LUT3:Z)   : 3
  u_integration_kit_dbg.N3_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_2(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_3(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_4(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_5(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_6(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_7(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_8(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_9(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_52(from GTP_LUT5:Z)   : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_53(from GTP_LUT5:Z)   : 3
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163(from GTP_LUT5:Z)      : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest(from GTP_LUT5:Z)   : 4
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)    : 5
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)      : 5
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376(from GTP_LUT4:Z)      : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334(from GTP_LUT5:Z)      : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357(from GTP_LUT4:Z)       : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359(from GTP_LUT2:Z)       : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13(from GTP_LUT5:Z)       : 6
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314(from GTP_LUT5:Z)      : 6
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)       : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 6
  ~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24(from GTP_INV:Z)      : 6
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08(from GTP_LUT3:Z)      : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08(from GTP_LUT3:Z)      : 7
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)   : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)    : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22(from GTP_LUT5:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable(from GTP_LUT4:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282(from GTP_LUT3:Z)    : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00(from GTP_LUT3:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460(from GTP_LUT3:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470(from GTP_LUT3:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480(from GTP_LUT2:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156(from GTP_LUT3:Z)  : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx(from GTP_INV:Z)    : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 9
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr(from GTP_LUT4:Z)  : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19(from GTP_LUT5:Z)       : 10
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2(from GTP_LUT5:Z)       : 10
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1(from GTP_LUT5:Z)   : 10
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT4:Z)   : 11
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142(from GTP_LUT2:Z)  : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2(from GTP_LUT4:Z)   : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf(from GTP_DFF_C:Q)     : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386(from GTP_LUT5:Z)       : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o(from GTP_LUT2:Z)     : 11
  _N19595(from GTP_LUT5:Z)                         : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx(from GTP_INV:Z)    : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 13
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12(from GTP_LUT3:Z)       : 15
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)  : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en(from GTP_LUT5:Z)     : 16
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50(from GTP_LUT5:Z)       : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req(from GTP_LUT4:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553(from GTP_LUT5M:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138(from GTP_LUT5:Z)      : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47(from GTP_LUT2:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161(from GTP_LUT3:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg(from GTP_LUT4:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf(from GTP_LUT5:Z)   : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1(from GTP_LUT4:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3(from GTP_LUT4:Z)   : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87(from GTP_LUT4:Z)      : 17
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93(from GTP_LUT4:Z)      : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1(from GTP_LUT4:Z)   : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp(from GTP_LUT4:Z)   : 18
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661(from GTP_LUT4:Z)    : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218(from GTP_LUT2:Z)     : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10(from GTP_LUT3:Z)      : 20
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10(from GTP_LUT3:Z)      : 20
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226(from GTP_LUT2:Z)  : 21
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2(from GTP_LUT2:Z)    : 24
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en(from GTP_LUT2:Z)       : 24
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502(from GTP_LUT5M:Z)       : 24
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req(from GTP_LUT2:Z)     : 30
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc(from GTP_LUT5:Z)       : 31
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889(from GTP_LUT3:Z)     : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244(from GTP_LUT2:Z)       : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248(from GTP_LUT5M:Z)      : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88(from GTP_LUT3:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3(from GTP_LUT5:Z)      : 32
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23(from GTP_LUT5M:Z)      : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0(from GTP_LUT4:Z)    : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req(from GTP_LUT2:Z)    : 34
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67(from GTP_LUT5:Z)      : 34
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de(from GTP_LUT3:Z)   : 50
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex(from GTP_LUT2:Z)   : 53
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.N77(from GTP_LUT5:Z)  : 68
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec(from GTP_LUT2:Z)    : 71
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val(from GTP_LUT5:Z)    : 128
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy(from GTP_LUT4:Z)    : 140

Number of DFF:CLK Signals : 3
  u_DDR3.pll_pclk(from GTP_PLL_E1:CLKOUT1)         : 177
  rx_clki_clkbufg(from GTP_CLKBUFG:CLKOUT)         : 461
  HCLK(from GTP_PLL_E1:CLKOUT2)                    : 3953

Number of DFF:CP Signals : 12
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 4
  u_rst_gen.N3(from GTP_LUT4:Z)                    : 6
  ~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)       : 10
  ~SYSRESETn(from GTP_INV:Z)                       : 14
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc(from GTP_LUT4:Z)     : 18
  ~nt_rst_key(from GTP_INV:Z)                      : 56
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc(from GTP_LUT4:Z)     : 86
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst(from GTP_LUT3:Z)      : 121
  ~u_DDR3.global_reset_n(from GTP_INV:Z)           : 137
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn(from GTP_LUT4:Z)     : 180
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn(from GTP_LUT4:Z)     : 219
  ~SYSRESETn(from GTP_INV:Z)                       : 3635

Number of DFF:RS Signals : 2
  SYSRESETn(from GTP_DFF_C:Q)                      : 5
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109(from GTP_LUT5:Z)    : 8

Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                        | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top                                              | 7712     | 4591     | 96                  | 3       | 21      | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 86     | 1           | 1           | 2            | 0        | 1162          | 167          | 9            | 0            | 0       | 1       | 0        | 0          | 0             | 1         | 0        | 1        
| + u_rst_gen                                             | 11       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3                                                | 413      | 177      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54     | 1           | 0           | 2            | 0        | 73            | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top                              | 246      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl                                 | 246      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset                                | 178      | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top                               | 167      | 152      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54     | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io                                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54     | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl                              | 102      | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl                            | 5        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl                               | 46       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl                          | 13       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TEST_RAM                                            | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_TEST_RAM                              | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TSMAC_FIFO_RXCKLI                                   | 51       | 50       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_TSMAC_FIFO_RXCKLI                       | 51       | 50       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                  | 51       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_integration_kit_dbg                                 | 5991     | 3492     | 96                  | 3       | 19      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 734           | 167          | 9            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_mux                                           | 179      | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_def_slave                                     | 2        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_decoder                                       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_mem_0.u_cmsdk_ahb_mem                       | 4        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_CortexM1Integration.u_cm1_integration           | 2247     | 1022     | 64                  | 3       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 98            | 92           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_itcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_dtcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cortexm1                                        | 2247     | 1022     | 64                  | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 98            | 92           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ahb                                           | 197      | 160      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 15           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_core                                          | 1684     | 682      | 64                  | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 74            | 75           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fetch                                       | 52       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ctrl                                        | 744      | 376      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 49           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r_list_add                                | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_excpt                                     | 110      | 73       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_decode                                    | 319      | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 28           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dp                                          | 888      | 287      | 64                  | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 65            | 10           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf1_mux                                   | 41       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 9            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf0_mux                                   | 32       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r_bank                                    | 64       | 8        | 64                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mem_ctl                                   | 32       | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_alu_dec                                   | 81       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_adder                                   | 34       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mul_shft                                  | 160      | 136      | 0                   | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_shft                                    | 151      | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_mul                                     | 9        | 96       | 0                   | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_nvic                                          | 366      | 180      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_main                                        | 18       | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb_os                                      | 79       | 57       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb                                         | 215      | 93       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_tree                                        | 54       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_num1                                  | 8        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl2                                  | 15       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl0                                  | 25       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_dcache.u_cmsdk_ahb_dcache                   | 753      | 443      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 164           | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_D_Cache                                         | 507      | 176      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 148           | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM0                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM0                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM1                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM1                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM2                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM2                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM3                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM3                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_TAG                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_TAG                      | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac     | 706      | 596      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 270           | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Ethernet_DMAC                                   | 539      | 374      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 254           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_FIFO                                       | 96       | 53       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_RX_FIFO                           | 96       | 53       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                               | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                            | 96       | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_RING                                       | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_RX_RING                         | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_TX_FIFO                                       | 57       | 44       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_TX_FIFO                           | 57       | 44       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                               | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                            | 57       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_gpio_0.u_ahb_gpio_0                         | 190      | 109      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_iop_gpio                                        | 189      | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_gpio                                     | 1        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_icache.u_cmsdk_ahb_icache                   | 453      | 532      | 32                  | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 36           | 2            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_I_Cache                                         | 215      | 173      | 32                  | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 36           | 2            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS0                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_INS0                     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS1                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_INS1                     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG0                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_TAG0                     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG1                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_TAG1                     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_apb_subsystem                                     | 1205     | 772      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 174           | 17           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_apb_slave_mux                                   | 141      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_apb                                      | 7        | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_1.u_apb_uart_1                       | 128      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_0.u_apb_uart_0                       | 150      | 116      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_1.u_apb_timer_1                     | 125      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_0.u_apb_timer_0                     | 136      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_spi_0.u_apb_spi_0                         | 110      | 79       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_i2c_0.u_apb_i2c_0                         | 233      | 159      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 8            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + byte_controller                                 | 183      | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bit_controller                                | 132      | 73       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_watchdog.u_apb_watchdog                   | 175      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_apb_watchdog_frc                              | 111      | 78       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tsmac_phy                                           | 1176     | 836      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5      | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_core_v1_1                               | 1174     | 822      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_port_v1_0                         | 4        | 65       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_modify_v1_0                       | 2        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pe_mcxmac                                       | 1076     | 636      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 252           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pehst_1                                         | 9        | 123      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pecar_1                                         | 10       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pe_mcxmac_core_1                                | 1057     | 503      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 252           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petmc_top_1                                   | 7        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + permc_top_1                                   | 159      | 86       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + perfn_top_1                                   | 436      | 219      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 64       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petfn_top_1                                   | 445      | 180      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 55       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rx_sm_v1_1                            | 92       | 121      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + I_tsmac_data_ram_v1_1                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_PGL_SDPRAM_11                   | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_rgmii_gmii_convert_v1_0                 | 2        | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rgmii_to_gmii_v1_0                    | 1        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_gmii_to_rgmii_v1_0                    | 1        | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             179           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4123           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 rx_clki_Inferred         1000.000     {0 500}        Declared               474           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               175           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     156.838 MHz         20.000          6.376         13.624
 axi_clk0                   100.000 MHz     118.329 MHz         10.000          8.451          1.549
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz     791.139 MHz          2.000          1.264          0.736
 rx_clki_Inferred             1.000 MHz     187.758 MHz       1000.000          5.326        994.674
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.624       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.700      -2.800              4             10
 axi_clk0               axi_clk0                     1.549       0.000              0           8341
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.736       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     4.195       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.674       0.000              0            594
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.654       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.274       0.000              0             10
 axi_clk0               axi_clk0                     0.654       0.000              0           8341
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.097              9              9
 rx_clki_Inferred       rx_clki_Inferred             0.654       0.000              0            594
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.088       0.000              0            147
 axi_clk0               axi_clk0                     4.221       0.000              0           3871
 pclk                   axi_clk0                     7.871       0.000              0              6
 rx_clki_Inferred       rx_clki_Inferred           997.137       0.000              0            428
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.168       0.000              0            147
 axi_clk0               axi_clk0                     1.801       0.000              0           3871
 pclk                   axi_clk0                     1.756       0.000              0              6
 rx_clki_Inferred       rx_clki_Inferred             2.213       0.000              0            428
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.750       0.000              0            179
 axi_clk0                                            1.625       0.000              0           4123
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.147       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              2
 rx_clki_Inferred                                  498.382       0.000              0            474
 system_internal_clock                             498.293       0.000              0            175
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24910
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19707
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24910
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19707
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24910
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19707
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [10]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.004      22.702                          

 Data required time                                                 22.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.702                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.943 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.313         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.313         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.033      25.039                          

 Data required time                                                 25.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.039                          
 Data arrival time                                                 -28.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.464 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.464         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.464 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.464         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N23427
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=21)       0.681       8.839         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I3 (GTP_LUT4)
                                   td                    0.174       9.013 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.454         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5)
                                   td                    0.174       9.628 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5)
                                   net (fanout=47)       0.808      10.436         u_integration_kit_dbg/u_ahb_mux/_N25233
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_23/I0 (GTP_LUT5)
                                   td                    0.174      10.610 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_23/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      11.092         u_integration_kit_dbg/HREADY_23
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_7/ID (GTP_LUT5M)
                                   td                    0.235      11.327 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_7/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      11.768         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24378
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_9/I1 (GTP_LUT5M)
                                   td                    0.282      12.050 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.420         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24380
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_14/I3 (GTP_LUT4)
                                   td                    0.174      12.594 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.964         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N25987
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_15/I4 (GTP_LUT5)
                                   td                    0.164      13.128 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.128         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N105
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/D (GTP_DFF_C)

 Data arrival time                                                  13.128         Logic Levels: 17 
                                                                                   Logic: 3.956ns(47.841%), Route: 4.313ns(52.159%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=21)       0.681       8.839         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I3 (GTP_LUT4)
                                   td                    0.174       9.013 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.454         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5)
                                   td                    0.174       9.628 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5)
                                   net (fanout=47)       0.808      10.436         u_integration_kit_dbg/u_ahb_mux/_N25233
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_14/I0 (GTP_LUT5)
                                   td                    0.174      10.610 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_14/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      11.051         u_integration_kit_dbg/HREADY_14
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80/I2 (GTP_LUT3)
                                   td                    0.174      11.225 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.707         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_98_4/ID (GTP_LUT5M)
                                   td                    0.235      11.942 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_98_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.312         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16526
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_25/I1 (GTP_LUT5M)
                                   td                    0.282      12.594 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_25/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.964         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N25983
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_16/I4 (GTP_LUT5)
                                   td                    0.164      13.128 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.128         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N186
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/D (GTP_DFF_C)

 Data arrival time                                                  13.128         Logic Levels: 17 
                                                                                   Logic: 3.956ns(47.841%), Route: 4.313ns(52.159%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]/CLK (GTP_DFF_C)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[7]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]/Q (GTP_DFF_C)
                                   net (fanout=32)       0.748       5.932         u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/IOADDR [10]
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N568_3/I4 (GTP_LUT5)
                                   td                    0.268       6.200 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N568_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.711         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N19899
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N575/I4 (GTP_LUT5)
                                   td                    0.174       6.885 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N575/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.255         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N575
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_74/I1 (GTP_LUT5M)
                                   td                    0.282       7.537 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_74/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       7.907         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N24773
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_89/I1 (GTP_LUT5M)
                                   td                    0.282       8.189 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_89/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.559         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N24788
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_93/I4 (GTP_LUT5)
                                   td                    0.174       8.733 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_93/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.103         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N24792
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_95/I4 (GTP_LUT5)
                                   td                    0.174       9.277 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_95/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.718         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N20280
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_55/I1 (GTP_LUT2)
                                   td                    0.174       9.892 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_55/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      10.333         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N20282
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_56/I1 (GTP_LUT2)
                                   td                    0.174      10.507 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N314_56/Z (GTP_LUT2)
                                   net (fanout=4)        0.511      11.018         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N20287
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N2595inv_3/I3 (GTP_LUT4)
                                   td                    0.174      11.192 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N2595inv_3/Z (GTP_LUT4)
                                   net (fanout=8)        0.582      11.774         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N2595_inv_1
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N416_2_3/I3 (GTP_LUT4)
                                   td                    0.174      11.948 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N416_2_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.318         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/int_pend_clr [7]
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N421_7/I4 (GTP_LUT5)
                                   td                    0.174      12.492 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N421_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.862         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N421 [7]
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N422_7_3/I4 (GTP_LUT5)
                                   td                    0.164      13.026 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N422_7_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.026         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/nxt_pend_state [7]
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[7]/D (GTP_DFF_C)

 Data arrival time                                                  13.026         Logic Levels: 12 
                                                                                   Logic: 2.713ns(33.219%), Route: 5.454ns(66.781%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_shift_buf[0]/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[0]/D (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_shift_buf[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_shift_buf[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_shift_buf [0]
                                                                           f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL [1]
                                                                           f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex/D (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de
                                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex/D (GTP_DFF_CE)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       5.663         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       5.855 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.225         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                              0.031      10.420                          

 Data required time                                                 10.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.420                          
 Data arrival time                                                  -6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.622         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                             -0.568       9.821                          

 Data required time                                                  9.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.821                          
 Data arrival time                                                  -5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.441       5.622         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                             -0.564       9.825                          

 Data required time                                                  9.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.825                          
 Data arrival time                                                  -5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.683       7.372                          

 Data required time                                                  7.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.372                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.681       7.370                          

 Data required time                                                  7.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.370                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.674       7.363                          

 Data required time                                                  7.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.363                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       5.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/I0 (GTP_LUT3)
                                   td                    0.231       5.946 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.316         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24386
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/I4 (GTP_LUT5)
                                   td                    0.174       6.490 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24389
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/I4 (GTP_LUT5)
                                   td                    0.174       7.034 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/Z (GTP_LUT5)
                                   net (fanout=27)       0.728       7.762         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20191
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/I1 (GTP_LUT5M)
                                   td                    0.282       8.044 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       8.485         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [3]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_3/I1 (GTP_LUT5M)
                                   td                    0.282       8.767 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.137         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25693
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/I4 (GTP_LUT5)
                                   td                    0.206       9.343 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.713         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24233
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/I1 (GTP_LUT5M)
                                   td                    0.282       9.995 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.995         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/girle
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)

 Data arrival time                                                   9.995         Logic Levels: 7  
                                                                                   Logic: 1.956ns(37.300%), Route: 3.288ns(62.700%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/Q (GTP_DFF_C)
                                   net (fanout=20)       0.676       5.752         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_7/I0 (GTP_LUT4)
                                   td                    0.261       6.013 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.383         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N24823
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/I4 (GTP_LUT5)
                                   td                    0.174       6.557 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.139         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/I4 (GTP_LUT5)
                                   td                    0.174       7.313 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.683         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18618
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/I0 (GTP_LUT2)
                                   td                    0.206       7.889 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/Z (GTP_LUT2)
                                   net (fanout=3)        0.482       8.371         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18617
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/I1 (GTP_LUT5M)
                                   td                    0.282       8.653 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       9.094         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N432/I1 (GTP_LUT2)
                                   td                    0.164       9.258 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N432/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.258         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gchld
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/D (GTP_DFF_C)

 Data arrival time                                                   9.258         Logic Levels: 6  
                                                                                   Logic: 1.586ns(35.190%), Route: 2.921ns(64.810%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/Q (GTP_DFF_C)
                                   net (fanout=20)       0.676       5.752         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_7/I0 (GTP_LUT4)
                                   td                    0.261       6.013 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.383         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N24823
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/I4 (GTP_LUT5)
                                   td                    0.174       6.557 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.139         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/I4 (GTP_LUT5)
                                   td                    0.174       7.313 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.683         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18618
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/I0 (GTP_LUT2)
                                   td                    0.206       7.889 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/Z (GTP_LUT2)
                                   net (fanout=3)        0.482       8.371         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18617
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/I1 (GTP_LUT5M)
                                   td                    0.282       8.653 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       9.094         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N420/I1 (GTP_LUT2)
                                   td                    0.164       9.258 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N420/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.258         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gcini
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/D (GTP_DFF_C)

 Data arrival time                                                   9.258         Logic Levels: 6  
                                                                                   Logic: 1.586ns(35.190%), Route: 2.921ns(64.810%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rpdv_i
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rptxen/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/sptxen/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rptxen/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rptxen/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rptxen
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/sptxen/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/sptxen/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=30)       3.523       8.707         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.871 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.211         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                  10.211         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.137%), Route: 4.863ns(90.863%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=30)       3.523       8.707         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.871 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.211         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                  10.211         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.137%), Route: 4.863ns(90.863%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=30)       3.523       8.707         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.871 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.211         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)

 Data arrival time                                                  10.211         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.137%), Route: 4.863ns(90.863%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[4]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[4]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=30)       3.523       8.707         SYSRESETn        
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/I1 (GTP_LUT4)
                                   td                    0.174       8.881 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/Z (GTP_LUT4)
                                   net (fanout=7)        0.568       9.449         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/I1 (GTP_LUT2)
                                   td                    0.174       9.623 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870      10.493         nt_spi0_cs       
                                                                                   spi0_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.902 f       spi0_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.902         spi0_cs          
 spi0_cs                                                                   f       spi0_cs (port)   

 Data arrival time                                                  12.902         Logic Levels: 3  
                                                                                   Logic: 3.082ns(38.319%), Route: 4.961ns(61.681%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.184 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/Q (GTP_DFF_PE)
                                   net (fanout=10)       0.605       5.789         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/I0 (GTP_LUT2)
                                   td                    0.206       5.995 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.436         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [3]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.278       6.714 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.714         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.031       6.745 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       1.115       7.860         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46
                                                                                   spi0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.269 f       spi0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.269         spi0_clk         
 spi0_clk                                                                  f       spi0_clk (port)  

 Data arrival time                                                  10.269         Logic Levels: 4  
                                                                                   Logic: 3.249ns(60.055%), Route: 2.161ns(39.945%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)
Endpoint    : LED[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4123)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.184 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.666         p0_out[0]        
                                                                                   N2_0/I0 (GTP_LUT2)
                                   td                    0.206       5.872 f       N2_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.742         nt_LED[0]        
                                                                                   LED_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       9.151 f       LED_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.151         LED[0]           
 LED[0]                                                                    f       LED[0] (port)    

 Data arrival time                                                   9.151         Logic Levels: 2  
                                                                                   Logic: 2.940ns(68.500%), Route: 1.352ns(31.500%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_in0 (port)
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpio_in0                                                0.000       0.000 r       gpio_in0 (port)  
                                   net (fanout=1)        0.000       0.000         gpio_in0         
                                                                                   gpio_in0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       gpio_in0_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_gpio_in0      
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : i2c0_sck (port)
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i2c0_sck                                                0.000       0.000 r       i2c0_sck (port)  
                                   net (fanout=1)        0.000       0.000         nt_i2c0_sck      
                                                                                   i2c0_sck_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c0_sck_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : i2c0_sda (port)
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i2c0_sda                                                0.000       0.000 r       i2c0_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_i2c0_sda      
                                                                                   i2c0_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c0_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N1              
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.625       5.000           3.375           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 1.625       5.000           3.375           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 3.100       5.000           1.900           High Pulse Width                          u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/WCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 1.750       5.000           3.250           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.147       1.000           0.853           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.147       1.000           0.853           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.147       1.000           0.853           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKA
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 1.337       2.000           0.663           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/CORE_DDRC_CORE_CLK
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.382     499.899         1.517           Low Pulse Width                           u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/RCLK
 498.382     499.899         1.517           Low Pulse Width                           u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/RCLK
 498.382     499.899         1.517           Low Pulse Width                           u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/RCLK
====================================================================================================

{system_internal_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
 498.293     500.000         1.707           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                    
+----------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/compile/m1_soc_top_comp.adf       
|            | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc             
| Output     | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/synthesize/m1_soc_top_syn.adf     
|            | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/synthesize/m1_soc_top_syn.vm      
|            | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/synthesize/m1_soc_top.snr         
+----------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -fanout_guide 1000 -min_controlset_size 4 -selected_syn_tool_opt 2 
Peak memory: 533,184,512 bytes
Total CPU  time to synthesize completion : 99.609 sec
Total real time to synthesize completion : 106.000 sec
