EXYNOS4_APLL_CON0	,	V_23
s3c_pm_do_save	,	F_43
sclk_dmc	,	V_56
exynos4_clk_aclk_160	,	V_81
PLL46XX_KDIV_SHIFT	,	V_42
EXYNOS4_CLKGATE_IP_MFC	,	V_9
exynos4_clk_aclk_200	,	V_79
exynos4_fout_apll_get_rate	,	F_21
exynos4_clk_vpllsrc	,	V_67
EXYNOS4_EPLL_CON0	,	V_64
EXYNOS4_EPLL_CON1	,	V_65
enable	,	V_2
EXYNOS4_CLKSRC_MASK_CAM	,	V_4
clk_put	,	F_38
exynos4_clksrc_mask_peril0_ctrl	,	F_6
PLL90XX_SDIV_MASK	,	V_34
EXYNOS4_CLKGATE_IP_CAM	,	V_11
xtal	,	V_54
ARRAY_SIZE	,	F_30
s5p_get_pll36xx	,	F_40
exynos4_clksrc_mask_top_ctrl	,	F_1
exynos4_clk_ip_mfc_ctrl	,	F_8
EXYNOS4_CLKGATE_IP_FSYS	,	V_16
aclk_200	,	V_57
clk	,	V_1
exynos4_clksrc_mask_peril1_ctrl	,	F_7
clk_fout_apll	,	V_69
"%s: Invalid Clock VPLL Frequency\n"	,	L_1
"xtal"	,	L_3
clk_f	,	V_83
exynos4_clk_ip_tv_ctrl	,	F_11
clk_h	,	V_84
exynos4_clks	,	V_88
__func__	,	V_45
clk_p	,	V_85
"%s: registering clocks\n"	,	L_2
clkdev_add_table	,	F_51
aclk_160	,	V_59
"ACLK100=%ld, ACLK160=%ld, ACLK133=%ld\n"	,	L_7
EXYNOS4_CLKGATE_IP_IMAGE	,	V_13
exynos4_init_clocks_on	,	V_92
s3c24xx_register_clock	,	F_53
exynos4_fout_apll_ops	,	V_71
s3c_register_clocks	,	F_49
EXYNOS4_CLKSRC_MASK_LCD0	,	V_5
epll	,	V_51
exynos4_clk_aclk_100	,	V_80
__init_or_cpufreq	,	T_1
dummy_apb_pclk	,	V_97
s5p_get_pll45xx	,	F_23
PLL90XX_PDIV_MASK	,	V_32
mpll	,	V_50
soc_is_exynos4412	,	F_26
__raw_writel	,	F_32
exynos4_clksrc_mask_fsys_ctrl	,	F_5
__raw_readl	,	F_24
S5P_DAC_PHY_CONTROL	,	V_21
aclk_100	,	V_58
PLL4650C_KDIV_MASK	,	V_41
i	,	V_28
clk_fout_vpll	,	V_74
exynos4_clksrcs	,	V_86
EXYNOS4_MPLL_CON0	,	V_63
EXYNOS4_CLKGATE_IP_TV	,	V_12
EINVAL	,	V_46
exynos4_register_clocks	,	F_46
exynos4_clk_ip_dmc_ctrl	,	F_18
pll_4650c	,	V_68
s5p_gatectrl	,	F_2
PLL46XX_PDIV_SHIFT	,	V_33
EXYNOS4_CLKGATE_IP_DMC	,	V_19
__init	,	T_2
exynos4_clk_ip_lcd0_ctrl	,	F_13
pll_4508	,	V_24
s3c_pm_do_restore_core	,	F_45
PLL46XX_LOCKED_SHIFT	,	V_47
s3c24xx_register_clocks	,	F_47
s5p_get_pll46xx	,	F_39
aclk_133	,	V_60
vpllsrc	,	V_53
vpll	,	V_52
xtal_clk	,	V_48
exynos4_clk_ip_cam_ctrl	,	F_10
exynos4_vpll_get_rate	,	F_28
PLL46XX_MFR_SHIFT	,	V_40
exynos4_sclk_tv	,	V_90
exynos4_clksrc_cdev	,	V_91
"%s: xtal is %ld\n"	,	L_4
EXYNOS4_CLKSRC_MASK_PERIL1	,	V_8
exynos4_vpll_set_rate	,	F_29
EXYNOS4_CLKSRC_MASK_PERIL0	,	V_7
EXYNOS4_CLKSRC_MASK_TOP	,	V_3
S5P_HDMI_PHY_CONTROL	,	V_20
s3c_register_clksrc	,	F_48
exynos4_clksrc_mask_lcd0_ctrl	,	F_4
EXYNOS4_CLKGATE_IP_LCD0	,	V_14
PLL46XX_MRR_SHIFT	,	V_38
exynos4_clk_cdev	,	V_93
exynos4_vpll_div	,	V_43
s3c_set_clksrc	,	F_41
PLL46XX_SDIV_SHIFT	,	V_35
vpll_con1	,	V_27
clk_get_rate	,	F_37
pll_4600	,	V_66
ops	,	V_70
s3c_pwmclk_init	,	F_54
clk_fout_epll	,	V_73
exynos4_sysclks	,	V_89
vpll_con0	,	V_26
EXYNOS4_CLKGATE_IP_PERIR	,	V_18
armclk	,	V_55
exynos4_clock_suspend	,	F_42
s3c_disable_clocks	,	F_50
EXYNOS4_CLKSRC_MASK_TV	,	V_10
PLL90XX_MDIV_MASK	,	V_30
PLL46XX_MDIV_SHIFT	,	V_31
PLL46XX_MFR_MASK	,	V_39
exynos4_clksrc_mask_cam_ctrl	,	F_3
EXYNOS4_CLKGATE_IP_PERIL	,	V_17
exynos4_clock_save	,	V_87
apll	,	V_49
KERN_INFO	,	V_76
EXYNOS4_CLKSRC_MASK_FSYS	,	V_6
PLL46XX_MRR_MASK	,	V_37
BUG_ON	,	F_35
exynos4_clk_ip_perir_ctrl	,	F_17
printk	,	F_31
clk_fout_mpll	,	V_72
exynos4_clk_ip_lcd1_ctrl	,	F_14
exynos4_vpll_ops	,	V_75
exynos4_clock_syscore_ops	,	V_96
exynos4_clk_ip_image_ctrl	,	F_12
exynos4_clk_hdmiphy_ctrl	,	F_19
rate	,	V_25
soc_is_exynos4212	,	F_25
soc_is_exynos4210	,	F_22
clk_get	,	F_34
exynos4_clk_ip_peril_ctrl	,	F_16
exynos4_clk_lookup	,	V_95
s5p_get_pll35xx	,	F_27
exynos4_clk_aclk_133	,	V_82
exynos4_clk_sclk_dmc	,	V_78
exynos4_clock_resume	,	F_44
xtal_rate	,	V_22
"EXYNOS4: PLL settings, A=%ld, M=%ld, E=%ld V=%ld"	,	L_5
exynos4_clk_dac_ctrl	,	F_20
exynos4_clk_armclk	,	V_77
ptr	,	V_61
exynos4_clksrc_mask_tv_ctrl	,	F_9
EXYNOS4210_CLKGATE_IP_LCD1	,	V_15
"EXYNOS4: ARMCLK=%ld, DMC=%ld, ACLK200=%ld\n"	,	L_6
exynos4_clk_ip_fsys_ctrl	,	F_15
KERN_ERR	,	V_44
EXYNOS4_VPLL_CON0	,	V_29
EXYNOS4_VPLL_CON1	,	V_36
exynos4_setup_clocks	,	F_33
exynos4_init_clocks_off	,	V_94
KERN_DEBUG	,	V_62
register_syscore_ops	,	F_52
IS_ERR	,	F_36
