# do pd_project1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:06 on Apr 09,2022
# vlog -work work pd_project1.vo 
# -- Compiling module pd_project1
# 
# Top level modules:
# 	pd_project1
# End time: 22:22:07 on Apr 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:07 on Apr 09,2022
# vlog -work work Waveform11.vwf.vt 
# -- Compiling module pd_project1_vlg_vec_tst
# 
# Top level modules:
# 	pd_project1_vlg_vec_tst
# End time: 22:22:07 on Apr 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.pd_project1_vlg_vec_tst 
# Start time: 22:22:08 on Apr 09,2022
# Loading work.pd_project1_vlg_vec_tst
# Loading work.pd_project1
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 31980 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# ** Note: $finish    : Waveform11.vwf.vt(85)
#    Time: 1 us  Iteration: 0  Instance: /pd_project1_vlg_vec_tst
# End time: 22:22:13 on Apr 09,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
