

================================================================
== Vitis HLS Report for 'mul_body_Pipeline_VITIS_LOOP_187_1'
================================================================
* Date:           Tue Feb  8 15:34:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     103|      55|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln187_fu_100_p2  |         +|   0|  0|   9|           2|           1|
    |icmp_ln187_fu_94_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  19|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_7_fu_36                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_7_fu_36                |   2|   0|    2|          0|
    |i_reg_168                |   2|   0|    2|          0|
    |num_res_1_1_fu_44        |  32|   0|   32|          0|
    |num_res_1_2_fu_48        |  32|   0|   32|          0|
    |num_res_1_fu_40          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_187_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_187_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_187_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_187_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_187_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_187_1|  return value|
|aux_address0             |  out|    3|   ap_memory|                                 aux|         array|
|aux_ce0                  |  out|    1|   ap_memory|                                 aux|         array|
|aux_q0                   |   in|   32|   ap_memory|                                 aux|         array|
|num_res_2_03_out         |  out|   32|      ap_vld|                    num_res_2_03_out|       pointer|
|num_res_2_03_out_ap_vld  |  out|    1|      ap_vld|                    num_res_2_03_out|       pointer|
|num_res_1_02_out         |  out|   32|      ap_vld|                    num_res_1_02_out|       pointer|
|num_res_1_02_out_ap_vld  |  out|    1|      ap_vld|                    num_res_1_02_out|       pointer|
|num_res_0_01_out         |  out|   32|      ap_vld|                    num_res_0_01_out|       pointer|
|num_res_0_01_out_ap_vld  |  out|    1|      ap_vld|                    num_res_0_01_out|       pointer|
+-------------------------+-----+-----+------------+------------------------------------+--------------+

