<module name="UFS0_COMMON_0_P2A_WRAP_CFG_VBP_UFSHCI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CAP" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CAP" offset="0x0" width="32" description="">
		<bitfield id="RES1" width="2" begin="31" end="30" resetval="0x0" description="RES - Reserved" range="31 - 30" rwaccess="R"/> 
		<bitfield id="MHS" width="1" begin="29" end="29" resetval="0x0" description="MHS - Multi-Host Support  Indicates that the host controller supports multi-host functionality." range="29" rwaccess="R"/> 
		<bitfield id="CS" width="1" begin="28" end="28" resetval="0x1" description="CS - Crypto Support  Indicates that the host controller supports cryptographic operations." range="28" rwaccess="R"/> 
		<bitfield id="DBMMS" width="1" begin="27" end="27" resetval="0x0" description="DBMMS - Device Bus Master Mode supported [UM UFSHCI Only]  Indicates whether the UFS host controller supports the device bus master mode, which is required to support the Unified Memory feature. The device bus master mode allows sending requests from the UFS device to the UFS host controller. The host controller responds to those requests." range="27" rwaccess="R"/> 
		<bitfield id="UICDMETMS" width="1" begin="26" end="26" resetval="0x1" description="UICDMETMS - UIC DME_TEST_MODE command supported  Indicates whether the host controller supports the UniPro DME_TEST_MODE.req SAP primitive." range="26" rwaccess="R"/> 
		<bitfield id="OODDS" width="1" begin="25" end="25" resetval="0x0" description="OODDS - Out of order data delivery supported  Indicates whether the host controller supports out of order data delivery for UTP data transfer. When set to 1, the host controller shall support of out of order data delivery from the target device. When set to 0, the host controller will not support out of order data delivery from the target device." range="25" rwaccess="R"/> 
		<bitfield id="AS64" width="1" begin="24" end="24" resetval="0x1" description="64AS - 64-bit addressing supported  Indicates whether the host controller can access 64-bit data structures. When set to 1, the host controller shall make the 32-bit upper bits of the UTP Transfer Request List Base Address Upper 32-bit and UTP Task Management Request List Base Address Upper 32-bit, the PRD Base, and each PRD entry read/write. When cleared to 0, these are read-only and treated as 0 by the UFS Host Controller." range="24" rwaccess="R"/> 
		<bitfield id="AUTOH8" width="1" begin="23" end="23" resetval="0x1" description="AUTOH8 - Auto-Hibernation Support  Indicates whether the host controller support auto-hibernation:  0 - Host controller does not support auto-hibernation  1 - host controller does support auto hibernation" range="23" rwaccess="R"/> 
		<bitfield id="RES2" width="4" begin="22" end="19" resetval="0x0" description="RES - Reserved" range="22 - 19" rwaccess="R"/> 
		<bitfield id="NUTMRS" width="3" begin="18" end="16" resetval="0x7" description="NUTMRS - Number of UTP Task Management Request Slots  Zero-based value indicating the number of slots provided by the UTP Task Management Request List. A minimum of 1 and maximum of 8 slots may be supported." range="18 - 16" rwaccess="R"/> 
		<bitfield id="NORTT" width="8" begin="15" end="8" resetval="0x3" description="NORTT - Number of Pending RTTs supported  Zero-based value indicating the maximum number of RTTs that can be pending on the host at a particular instance. RTTs will be processed in the same order as they were received [First-come-first-serve]." range="15 - 8" rwaccess="R"/> 
		<bitfield id="RES3" width="3" begin="7" end="5" resetval="0x0" description="RES - Reserved" range="7 - 5" rwaccess="R"/> 
		<bitfield id="NUTRS" width="5" begin="4" end="0" resetval="0x31" description="NUTRS - Number of UTP Transfer Request Slots  Zero-based value indicating the number of slots provided by the UTP Transfer Request List. A minimum of 1 and maximum of 32 slots may be supported." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_VER" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_VER" offset="0x8" width="32" description="">
		<bitfield id="MJR" width="8" begin="15" end="8" resetval="0x2" description="MJR - Major Version Number  Indicates that the major version is 2." range="15 - 8" rwaccess="R"/> 
		<bitfield id="MNR" width="4" begin="7" end="4" resetval="0x1" description="MFR - Minor Version Number  Indicates that the minor version is 0." range="7 - 4" rwaccess="R"/> 
		<bitfield id="VER" width="4" begin="3" end="0" resetval="0x0" description="VS - Version Suffix [VS]  Version suffix in BCD format." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCPID" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCPID" offset="0x10" width="32" description="">
		<bitfield id="PID" width="32" begin="31" end="0" resetval="0x0" description="PID - Product ID  Product ID that host controller manufacturer assigns for the host controller This is vendor specific." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCMID" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCMID" offset="0x14" width="32" description="">
		<bitfield id="BI" width="8" begin="15" end="8" resetval="0x0" description="BI - Bank Index  This field contains an index value of the bank that contains the Manufacturer Identification Code. The BI value shall be equal to the number of the continuation fields that precede the MIC as specified by [JEDEC-JEP106]." range="15 - 8" rwaccess="R"/> 
		<bitfield id="MIC" width="8" begin="7" end="0" resetval="0x0" description="MIC - Manufacturer Identification Code  Manufacturer Identification code as defined by JEDEC in Standard Manufacturers identification code [JEDEC-JEP106]." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_AHIT" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_AHIT" offset="0x18" width="32" description="">
		<bitfield id="TS" width="3" begin="12" end="10" resetval="0x0" description="TS - Time Scale   000 - Value times 1 us  001 - Value times 10 us  010 - Value times 100 us  011 - Value times 1 ms  100 - Value times 10 ms  101 - Value times 100 ms  110-111 - reserved" range="12 - 10" rwaccess="R/W"/> 
		<bitfield id="AH8ITV" width="10" begin="9" end="0" resetval="0x0" description="AH8ITV - Auto-Hibernate Idle Timer Value  This is the time that UFS subsystem must be idle before the UFS host controller may put the UFS link into HIBERN8 state autonomously. The idle timer value is multiplied by the indicated timer scale to yield an absolute timer value. The idle timer starts decrement when all of the following conditions are satisfied:  - UTRLDBR = '0'  - UTMRLDBR = '0'  - No UIC commanding is outstanding  The idle timer shall continue decrement until it reaches zero or it is stopped as result of software access to one of host controller interface registers. When idle timer changes a non-zero to zero, the host controller shall put the UFS link into HIBERN8 state. The host controller reloads this value each time the UFS link transitions out of the HIBERN8 state. Software writes 0 to disable Auto-Hibernate Idle Timer. Any non-zero value will enable Auto-Hibernate idle timer. Software access to any one of host controller interface registers shall automatically put UFS link out of HIBERN8 state." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_IS" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_IS" offset="0x20" width="32" description="">
		<bitfield id="CEFES" width="1" begin="18" end="18" resetval="0x0" description="CEFES - Crypto Engine Fatal Error Status  Indicates that the host controller's encryption/decryption hardware has encountered an error from which it cannot recover. When the error occurs, the host controller is stopped and both UTRLRSR and UTMRLRSR will be cleared to '0' by host controller." range="18" rwaccess="R/W1TC"/> 
		<bitfield id="SBFES" width="1" begin="17" end="17" resetval="0x0" description="SBFES - System Bus Fatal Error Status  Indicates that the host controller encountered a system bus error that it cannot recover from, such as a bad software pointer. When the error occurs, the host controller is stopped and both UTRRSR and UTMRRSR registers will be cleared to '0' by host controller." range="17" rwaccess="R/W1TC"/> 
		<bitfield id="HCFES" width="1" begin="16" end="16" resetval="0x0" description="HCFES - Host Controller Fatal Error Status  Indicates that the host controller encountered a fatal error that it cannot recover from. When the error occurs, the host controller is stopped and both UTRRSR and UTMRRSR will be cleared to '0' by host controller. If the error occurs, host SW should reset the host controller." range="16" rwaccess="R/W1TC"/> 
		<bitfield id="UTPES" width="1" begin="12" end="12" resetval="0x0" description="UTPES - UTP Error Status  Indicates that the host controller encountered an error at UTP layer that it cannot recover from. When the error occurs, the host controller will update UTP error code field within Host Controller Status register. It is up to host software to decide how to handle the error condition." range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DFES" width="1" begin="11" end="11" resetval="0x0" description="DFES - Device Fatal Error Status  Indicates that the host controller encountered a fatal error from device that it cannot recover. When the error occurs, the host controller is stopped and both UTRLRSR and UTMRLRSR will be cleared to '0' by host controller. If the error occurs, host SW should reset the host controller." range="11" rwaccess="R/W1TC"/> 
		<bitfield id="UCCS" width="1" begin="10" end="10" resetval="0x0" description="UCCS - UIC Command Completion Status  This bit is set to '1' by the host controller upon completion of a UIC command." range="10" rwaccess="R/W1TC"/> 
		<bitfield id="UTMRCS" width="1" begin="9" end="9" resetval="0x0" description="UTMRCS - UTP Task Management  Request Completion Status [UTMRCS]: This bit is set to '1' by the host controller upon completion of a task management function." range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ULSS" width="1" begin="8" end="8" resetval="0x0" description="ULSS - UIC Link Startup Status  Indication that Link start-up process has been initiated by the remote end of the Link. This bit corresponds to the UniPro DME_LINKSTARTUP.ind SAP primitive" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ULLS" width="1" begin="7" end="7" resetval="0x0" description="ULLS - UIC Link Lost Status  This indicates a condition where remote end is trying to re-establish a link and the link is lost. This bit corresponds to the UniPro DME_LINKLOST.ind SAP primitive." range="7" rwaccess="R/W1TC"/> 
		<bitfield id="UHES" width="1" begin="6" end="6" resetval="0x0" description="UHES - UIC Hibernate Enter Status  Indicate that UniPro hibernate entering process has been completed and the Link state is changed to the Hibernate state if the process was successful. Register HCS.UPMCRS indicates if exit process was unsuccessful the failure. This bit corresponds to the UniPro DME_HIBERNATE_ENTER.ind SAP primitive." range="6" rwaccess="R/W1TC"/> 
		<bitfield id="UHXS" width="1" begin="5" end="5" resetval="0x0" description="UHXS - UIC Hibernate Exit Status  Indicates that the Link has exited UniPro Hibernate state. Register HCS.UPMCRS indicates if exit process was unsuccessful the failure. This bit corresponds to the UniPro DME_HIBERNATE_EXIT.ind SAP primitive." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UPMS" width="1" begin="4" end="4" resetval="0x0" description="UPMS - UIC Power Mode Status  Indicate that the UniPro/PA/DL part of the power mode change has been completed. Register HCS.UPMCRS contains the power mode change status. This bit corresponds to the UniPro DME_POWERMODE.ind SAP primitive." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="UTMS" width="1" begin="3" end="3" resetval="0x0" description="UTMS - UIC Test Mode Status  Indicate that the peer UniPro stack has been set to a given UniPro test mode. This bit corresponds to the UniProSM DME_TEST_MODE.ind SAP primitive." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="UE" width="1" begin="2" end="2" resetval="0x0" description="UE - UIC Error  Indicate that a layer in the UniPro stack has encountered an error condition. Register HCS.UEC contains the error code for the condition. This bit corresponds to the UniPro DME_ERROR.ind SAP primitive.  This bit is asserted if at least one of the following bits is asserted:  - UECPA.ERR  - UECDL.ERR  - UECN.ERR  - UECT.ERR  - UECDME.ERR" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="UDEPRI" width="1" begin="1" end="1" resetval="0x0" description="UDEPRI - UIC DME_ENDPOINTRESET Indication  Indicate that the attached device has issued an DME_ENDPOINTRESET indication which is not allowed." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="UTRCS" width="1" begin="0" end="0" resetval="0x0" description="UTRCS - UTP Transfer Request Completion Status  This bit is set to '1' by the host controller upon one of the following:  - Completion of a UTP transfer request with its UTRD Interrupt bit set to '1'.  - Interrupt caused by the UTR interrupt aggregation logic." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_IE" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_IE" offset="0x24" width="32" description="">
		<bitfield id="CEFEE" width="1" begin="18" end="18" resetval="0x0" description="CEFEE - Crypto Engine Fatal Error Enable  When set and IS.CEFES is set, the controller shall generate an interrupt. This bit is functional only, if the crypto engine is implemented" range="18" rwaccess="R/W"/> 
		<bitfield id="SBFEE" width="1" begin="17" end="17" resetval="0x0" description="SBFEE - System Bus Fatal Error Enable  When set and IS.SBFES is set, the controller shall generate an interrupt." range="17" rwaccess="R/W"/> 
		<bitfield id="HCFEE" width="1" begin="16" end="16" resetval="0x0" description="HCFEE - Host Controller Fatal Error Enable  When set and IS.HCFES is set, the controller shall generate an interrupt." range="16" rwaccess="R/W"/> 
		<bitfield id="UTPEE" width="1" begin="12" end="12" resetval="0x0" description="UTPEE - UTP Error Enable  When set and IS.UTPES is set, the controller shall generate an interrupt" range="12" rwaccess="R/W"/> 
		<bitfield id="DFEE" width="1" begin="11" end="11" resetval="0x0" description="DFEE - Device Fatal Error Enable  When set and IS.DFES is set, the host controller shall generate an interrupt." range="11" rwaccess="R/W"/> 
		<bitfield id="UCCE" width="1" begin="10" end="10" resetval="0x0" description="UCCE - UIC COMMAND Completion Enable  When set and IS.UCCS is set, the host controller shall generate an interrupt." range="10" rwaccess="R/W"/> 
		<bitfield id="UTMRCE" width="1" begin="9" end="9" resetval="0x0" description="UTMRCE - UTP Task Management Request Completion Enable  When set and IS.UTMRCS is set, the host controller shall generate an interrupt." range="9" rwaccess="R/W"/> 
		<bitfield id="ULSSE" width="1" begin="8" end="8" resetval="0x0" description="ULSSE - UIC Link Startup Status Enable  When set and IS.ULSS is set, the controller shall generate an interrupt." range="8" rwaccess="R/W"/> 
		<bitfield id="ULLSE" width="1" begin="7" end="7" resetval="0x0" description="ULLSE - UIC Link Lost Status Enable  When set and IS.ULLS is set, the controller shall generate an interrupt." range="7" rwaccess="R/W"/> 
		<bitfield id="UHESE" width="1" begin="6" end="6" resetval="0x0" description="UHESE - UIC Hibernate Enter Status Enable  When set and IS.UHES is set, the controller shall generate an interrupt." range="6" rwaccess="R/W"/> 
		<bitfield id="UHXSE" width="1" begin="5" end="5" resetval="0x0" description="UHXSE - UIC Hibernate Exit Status Enable  When set and IS.UHXS is set, the controller shall generate an interrupt." range="5" rwaccess="R/W"/> 
		<bitfield id="UPMSE" width="1" begin="4" end="4" resetval="0x0" description="UPMSE - UIC Power Mode Status Enable  When set and IS.UPMS is set, the controller shall generate an interrupt." range="4" rwaccess="R/W"/> 
		<bitfield id="UTMSE" width="1" begin="3" end="3" resetval="0x0" description="UTMSE - UIC Test Mode Status Enable  When set and IS.UTMS is set, the controller shall generate an interrupt" range="3" rwaccess="R/W"/> 
		<bitfield id="UEE" width="1" begin="2" end="2" resetval="0x0" description="UEE - UIC Error Enable  When set and IS.UEE is set, the controller shall generate an interrupt." range="2" rwaccess="R/W"/> 
		<bitfield id="UDEPRIE" width="1" begin="1" end="1" resetval="0x0" description="UDEPRIE - UIC DME_ENDPOINTRESET  When set and IS. UDEPRI is set, the controller shall generate an interrupt." range="1" rwaccess="R/W"/> 
		<bitfield id="UTRCE" width="1" begin="0" end="0" resetval="0x0" description="UTRCE - UTP Transfer Request Completion Enable  When set and IS.UTRCS is set, the host controller shall generate an interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCS" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCS" offset="0x30" width="32" description="">
		<bitfield id="TLUNUTPE" width="8" begin="31" end="24" resetval="0x0" description="TLUNUTPE - Target LUN of UTP error  The LUN of the command that a UTP error occurs during execution of the command. This field is valid only when UTPES is set. It is automatically reset by the UFS Host Controller when UTPES is cleared." range="31 - 24" rwaccess="R"/> 
		<bitfield id="TTAGUTPE" width="8" begin="23" end="16" resetval="0x0" description="TTAGUTPE - Task Tag of UTP error  The Task Tag of the command that a UTP error occurs during execution of the command. This field is valid only when UTPES is set. It is automatically reset by the UFS Host Controller when UTPES is cleared." range="23 - 16" rwaccess="R"/> 
		<bitfield id="UTPEC" width="4" begin="15" end="12" resetval="0x0" description="UTPEC - UTP Error Code  Indicate that the error code of a UTP layer error. This field is valid only when UTPES is set. It is automatically reset by the UFS Host Controller when UTPES is cleared.  0h - Reserved 1h - Invalid Transaction Type 2h-Fh - Reserved" range="15 - 12" rwaccess="R"/> 
		<bitfield id="UPMCRS" width="3" begin="10" end="8" resetval="0x0" description="UPMCRS - UIC Power Mode Change Request Status  Indicate that the status of a UIC layer request for power mode change.  Value Description:  0h: PWR_OK. The request was accepted.  1h: PWR_LOCAL. The local request was successfully applied.  2h: PWR_REMOTE. The remote request was successfully applied. Not used since this is associated to an UIC power mode change request from the UFS Device, which is not permitted.  3h: PWR_BUSY. The request was aborted due to concurrent requests. Not used since this is associated to an UIC power mode change request from the UFS Device, which is not permitted.  4h: PWR_ERROR_CAP. The request was rejected because the requested configuration exceeded the Link's capabilities.  5h: PWR_FATAL_ERROR. The request was aborted due to a communication problem. The Link may be inoperable.  6h-7h: Reserved." range="10 - 8" rwaccess="R"/> 
		<bitfield id="UCRDY" width="1" begin="3" end="3" resetval="0x0" description="UCRDY - UIC COMMAND Ready  This field indicates whether the host controller is ready to process UIC COMMAND. Host software shall only set the UICCMD if HCS.UCRDY is set to '1'.  This field is set to '1' if all of the following conditions are true:  IS.DFES == 0  IS.HCFES == 0  No UIC command has been issued or the outstanding UIC command has been completed [HCS.UCCS == 1].  This field is cleared to 0 by host controller when one of the following conditions occur:  IS.DFES == 1  IS.HCFES == 1  A write access to the UICCMD register" range="3" rwaccess="R"/> 
		<bitfield id="UTMRLRDY" width="1" begin="2" end="2" resetval="0x0" description="UTMRLRDY - UTP Task Management Request List Ready  This field is set to 1. if all of the following conditions are true:  HCS.DP == 1  UTMRLDBR less than FFh  IS.DFES == 0  IS.HCFES == 0  This field is cleared to 0. by host controller when one of the following conditions occur:  HCS.DP == 0  UTMRLDBR == FFh  IS.DFES == 1  IS.HCFES == 1  Host software shall only set the UTMRLRSR register if HCS.UTMRLRDY is set to '1'." range="2" rwaccess="R"/> 
		<bitfield id="UTRLRDY" width="1" begin="1" end="1" resetval="0x0" description="UTRLRDY - UTP Transfer Request List Ready  This field is set to '1' if all of the following conditions are true:  HCS.DP == 1  UTRLDBR less than FFFF_FFFFh  IS.DFES == 0  IS.HCFES == 0  This field is cleared to '0' by host controller when one of the following conditions occur:  HCS.DP == 0  UTRLDBR == FFFF_FFFFh  IS.DFES == 1  IS.HCFES == 1  Host software shall only set the UTRLRSR bit to '1' if HCS. UTRLRDY is set to '1'." range="1" rwaccess="R"/> 
		<bitfield id="DP" width="1" begin="0" end="0" resetval="0x0" description="DP - Device Present  This field is set to 1 when an UFS device is attached to the controller. This field is cleared to '0' when non-volatile memory is not attached to this controller. DP is set to 1 if the UIC layer is in the LinkUp power state." range="0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCE" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCE" offset="0x34" width="32" description="">
		<bitfield id="CGE" width="1" begin="1" end="1" resetval="0x0" description="Crypto General Enable  Crypto General Enable: Enable/Disable bit for Crypto Engine. This bit is functional only, if the crypto engine is implemented.  1] bit value = 0 - Disable cryptographic operations for all transactions.  2] bit value = 1 - Enable cryptographic for transactions where UTRD.CE=1." range="1" rwaccess="R/W"/> 
		<bitfield id="HCE" width="1" begin="0" end="0" resetval="0x0" description="Host Controller Enable  When set '1', host controller will autonomously go through the following initialization sequence:  1] Warm hardware reset of the UFS Host Controller  2] DME_RESET  3] DME_ENABLE  The HCE bit stays 0 during the initialization sequence. In case the DME_ENABLE is not successful, HCE stays 0. If the initialization sequence is successful, HCE becomes 1. When HCE is cleared to 0, the UFS Host Controller is disabled and register values except for the 'Host Capabilities' register are volatile and may lose their content. If HCE is 1 and a 0 is written to the HCE register, the HCE bit stays 1 until all outstanding system bus read requests are completed." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECPA" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECPA" offset="0x38" width="32" description="">
		<bitfield id="ERR" width="1" begin="31" end="31" resetval="0x0" description="ERR - UIC PHY Adapter Layer Error  Indicates whether an error was generated by the PHY Adapter Layer." range="31" rwaccess="R"/> 
		<bitfield id="EC" width="5" begin="4" end="0" resetval="0x0" description="EC - UIC Adapter Layer Error  Error code generated when IS.UE and UECPA.ERR are set to '1'.  Bit Description:  00: PHY error on Lane 0  01: PHY error on Lane 1 [Fixed to 0 since only Lane 0 is supported]  02: PHY error on Lane 2 [Fixed to 0 since only Lane 0 is supported]  03: PHY error on Lane 3 [Fixed to 0 since only Lane 0 is supported]  04: Generic PHY Adapter error is flagged in case of a line reset that is either initiated by the local or peer device." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECDL" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECDL" offset="0x3C" width="32" description="">
		<bitfield id="ERR" width="1" begin="31" end="31" resetval="0x0" description="ERR - UIC Data Link Layer Error  Indicates whether an error was generated by the Data Link Layer." range="31" rwaccess="R"/> 
		<bitfield id="EC" width="15" begin="14" end="0" resetval="0x0" description="EC - UIC Data Link Layer Error  Error code generated when IS.UE and UECDL.ERR are set to '1'. Reader is referred to UniPro Specification [UNIPRO] for the definition of the error codes.  Bit Description:  00: NAC_RECEIVED  01: TCx_REPLAY_TIMER_EXPIRED  02: AFCx_REQUEST_TIMER_EXPIRED  03: FCx_PROTECTION_TIMER_EXPIRED  04: CRC_ERROR  05: RX_BUFFER_OVERFLOW  06: MAX_FRAME_LENGTH_EXCEEDED  07: WRONG_SEQUENCE_NUMBER  08: AFC_FRAME_SYNTAX_ERROR  09: NAC_FRAME_SYNTAX_ERROR  10: EOF_SYNTAX_ERROR  11: FRAME_SYNTAX_ERROR  12: BAD_CTRL_SYMBOL_TYPE  13: PA_INIT_ERROR  14: PA_ERROR_IND_RECEIVED" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECN" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECN" offset="0x40" width="32" description="">
		<bitfield id="ERR" width="1" begin="31" end="31" resetval="0x0" description="ERR - UIC Network Layer Error  Indicates whether an error was generated by the Network Layer." range="31" rwaccess="R"/> 
		<bitfield id="EC" width="3" begin="2" end="0" resetval="0x0" description="EC - UIC Network Layer Error Code  Error code generated when IS.UE and UECN.ERR are set to '1'. Reader is referred to UniPro Specification [UNIPRO] for the definition of the error codes.  Bit Description:  00: UNSUPPORTED_HEADER_TYPE  01: BAD_DEVICEID_ENC  02: LHDR_TRAP_PACKET_DROPPING" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECT" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECT" offset="0x44" width="32" description="">
		<bitfield id="ERR" width="1" begin="31" end="31" resetval="0x0" description="ERR - UIC Transport Layer Error  Indicates whether an error was generated by the Transport Layer." range="31" rwaccess="R"/> 
		<bitfield id="EC" width="7" begin="6" end="0" resetval="0x0" description="EC - UIC Transport Layer Error Code  Error code generated when IS.UE and UECT.ERR are set to '1'. Reader is referred to UniPro Specification [UNIPRO] for the definition of the error codes.  Bit Description:  00: UNSUPPORTED_HEADER_TYPE  01: UNKNOWN_CPORTID  02: NO_CONNECTION_RX  03: CONTROLLED_SEGMENT_DROPPING  04: BAD_TC  05: E2E_CREDIT_OVERFLOW  06: SAFETY_VALVE_DROPPING" range="6 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECDME" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UECDME" offset="0x48" width="32" description="">
		<bitfield id="ERR" width="1" begin="31" end="31" resetval="0x0" description="ERR - UIC DME Error  Indicates whether an error was generated by the DME." range="31" rwaccess="R"/> 
		<bitfield id="EC" width="1" begin="0" end="0" resetval="0x0" description="EC - UIC DME Error Code  Error code generated when IS.UE and UECDME.ERR are set to '1'.  Bit Description:  00: Generic DME error" range="0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRIACR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRIACR" offset="0x4C" width="32" description="">
		<bitfield id="IAEN" width="1" begin="31" end="31" resetval="0x0" description="IAEN - Interrupt Aggregation Enable/Disable  When set to '0' by host software, command responses are not counted nor timed. Interrupts are still triggered by responses where the interrupt bit is set in the UTRD. When set to '1', the interrupt aggregation mechanism is enabled and aggregation-based interrupts are generated." range="31" rwaccess="R/W"/> 
		<bitfield id="IAPWEN" width="1" begin="24" end="24" resetval="0x0" description="IAPWEN - Interrupt aggregation parameter write enable  When host SW writes '1', the values in IACTH and IATOVAL are updated with the contents written at the same cycle. When host SW writes 0, the values in IACTH and IATOVAL are not updated.  Note: Write operations to IACTH and IATOVAL are only allowed when no commands are outstanding." range="24" rwaccess="R/W"/> 
		<bitfield id="IASB" width="1" begin="20" end="20" resetval="0x0" description="IASB - Interrupt aggregation status bit  This bit indicates to Host SW whether any responses have been received and counted towards interrupt aggregation [i.e. IASB is set if IA counter greater than 0].  Bit Value Description:  0: No commands has been received since last counter reset [IA counter == 0]  1: At least one command has been received and counted [IA counter greater than 0]" range="20" rwaccess="R"/> 
		<bitfield id="CTR" width="1" begin="16" end="16" resetval="0x0" description="CTR - Counter and Timer Reset  When host SW writes '1', the interrupt aggregation timer and counter are reset. It is recommended that host software use this field to reset the timer and counter every time it services newly received UTP responses." range="16" rwaccess="W"/> 
		<bitfield id="IACTH" width="5" begin="12" end="8" resetval="0x0" description="IACTH - Interrupt aggregation counter threshold  Host SW uses this field to configure the number of responses that are required to generate an interrupt. As UTP responses are received by the host controller, they are counted. When the count reaches the value configured in this field, an interrupt is generated [IS.UTRCS bit is set]. The maximum allowed value is 31.  Note: When IACTH is 0, responses are not counted, and counting-based interrupts are not generated. In order to write to this field, the IAPWEN bit must be set at the same write operation." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="IATOVAL" width="8" begin="7" end="0" resetval="0x0" description="IATOVAL - Interrupt aggregation timeout value  Host SW uses this field to configure the maximum time allowed between a response arrival to the host controller and the generation of an interrupt. Timer Operation: The timer is reset by software during the interrupt service routine. It starts running when the host controller receives the first response to a Regular Command, after the timer was reset. The timer stops when it reaches the value configured in IATOVAL field, and IS.UTRCS bit is set.  Note: When IATOVAL is 0, the timer is not running, and timer-based interrupts are not generated. The Time units in this field are 40 us. Therefore, writing 0x01 represents a time-out value of 40 us, and writing 0xFF represents a time-out value of 10.2 ms" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLBA" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLBA" offset="0x50" width="32" description="">
		<bitfield id="UTRLBA" width="22" begin="31" end="10" resetval="0x0" description="UTRLBA - UTP Transfer Request List Base Address  Indicates the 32-bit base physical address for the UTP Transfer Request list. This base is used when fetching commands for execution. The structure pointed to by this address range is 1KB in length. This address shall be 1KB aligned as indicated by bits 9:0 being read only." range="31 - 10" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLBAU" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLBAU" offset="0x54" width="32" description="">
		<bitfield id="UTRLBAU" width="32" begin="31" end="0" resetval="0x0" description="UTRLBAU - UTP Transfer Request List Base Address Upper  Indicates the upper 32-bits for the UTP Transfer Request list base physical address. This base is used when fetching commands for execution." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLDBR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLDBR" offset="0x58" width="32" description="">
		<bitfield id="UTRLDBR" width="32" begin="31" end="0" resetval="0x0" description="UTRLDBR - UTP Transfer Request List Door bell Register  This field is bit significant. Each bit corresponds to a slot in the UTP Transfer Request List, where bit 0 corresponds to request slot 0. A bit in this field is set to '1' by host software to indicate to the host controller that a transfer request has been built in system memory for the associated transfer request slot and may be ready for execution. The host software indicates no change to request slots by setting the associated bits in this field to '0'. Bits in this field shall only be set '1' or '0' by host software when UTRLRSR is set to '1'. When a transfer request is completed [with success or error], the corresponding bit is cleared to '0' by the host controller. The host controller always process transfer requests in-order according to the order submitted to the list. In case of multiple commands with single door bell register ringing [batch mode], The dispatch order for these transfer requests by host controller will base on their index in the List. A transfer request with lower index value will be executed before a transfer request with higher index value. This field is also cleared when UTRLRSR is written from a '1' to a '0' by host software." range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLCLR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLCLR" offset="0x5C" width="32" description="">
		<bitfield id="UTRLCLR" width="32" begin="31" end="0" resetval="0x0" description="UTRLCLR - UTP Transfer Request List CLear Register  This field is bit significant. Each bit corresponds to a slot in the UTP Transfer Request List, where bit 0 corresponds to request slot 0. A bit in this field is set to '0' by host software to indicate to the host controller that a transfer request slot is cleared. The host controller shall free up any resources associated to the request slot immediately, and shall set the associated bit in UTRLDBR to '0'. The host software indicates no change to request slots by setting the associated bits in this field to '1'. Bits in this field shall only be set '1' or '0' by host software when UTRLRSR is set to '1'. The host software shall use this field only when a UTP Transfer Request is expected to not be completed, e.g., when a Transfer Request was aborted, or in case of a system bus error, such as an invalid UTRD." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLRSR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLRSR" offset="0x60" width="32" description="">
		<bitfield id="UTRLRSR" width="1" begin="0" end="0" resetval="0x0" description="UTRLRSR - UTP Transfer Request List Run-Stop Register  When set to '1', the host controller may process the list. Host controller starts processing the list at entry '0'. The host controller continues process the list as long as this bit is set to a '1'. When cleared to '0', the host controller shall continue to complete all the outstanding transfer requests in the list and then stop. This bit shall only be set to '1' when HCS.UTRLRDY is set to '1'." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLCNR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTRLCNR" offset="0x64" width="32" description="">
		<bitfield id="UTRLCNR" width="32" begin="31" end="0" resetval="0x0" description="UTRLCNR - UTP Transfer Request List Completion Notification Register  This field is bit significant. Each bit corresponds to a slot in the UTP Transfer Request List, where bit 0 corresponds to request slot 0. A bit in this field is set to '1' by the host controller when a transfer request from the associated transfer request slot has completed [with success or error].  The host controller sets the bit at the same time it clears the bit with the same index in UTRLDBR. Host software is expected to clear the bit, by writing '1' to it, after processing the completed task. Clearing a bit in this register shall have no effect on the hardware, other than changing the value of this register.  The host controller shall clear this register when UTRLRSR is written from a '0' to a '1' by host software." range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLBA" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLBA" offset="0x70" width="32" description="">
		<bitfield id="UTMRLBA" width="22" begin="31" end="10" resetval="0x0" description="UTMRLBA - UTP Task Management Request List Base Address  Indicates the 32-bit base physical address for the list. This base is used when fetching Task Management Functions for execution. The structure pointed to by this address range is 1KB in length. This address shall be 1KB aligned as indicated by bits 9:0 being read only." range="31 - 10" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLBAU" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLBAU" offset="0x74" width="32" description="">
		<bitfield id="UTMRLBAU" width="32" begin="31" end="0" resetval="0x0" description="UTMRLBAU - UTP Task Management Request List Base Address  Indicates the upper 32-bits for the list base physical address. This base is used when fetching task management functions for execution." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLDBR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLDBR" offset="0x78" width="32" description="">
		<bitfield id="UTMRLDBR" width="8" begin="7" end="0" resetval="0x0" description="UTMRLDBR - UTP Task Management Request List Doorbell Register  This field is bit significant. Each bit corresponds to a task management request slot in the List, where bit 0 corresponds to T slot 0. This field is set by host software to indicate to the host controller that a task management request has been built in system memory and may be ready for execution. When a task management request is completed [with success or error], the corresponding bit is cleared to '0' by the host controller. Bits in this field shall only be set to '1' by host software when UTMRLRSR is set to '1'. The host controller always process task management request in-order according to the order submitted to the list. In case of multiple requests with single door bell register ringing [batch mode], The dispatch order for these requests by host controller will base on their index in the List. A task management with lower index value will be executed before a task management request with higher index value. This field is also cleared when UTMRLRSR is written from a '1' to a '0' by host software." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLCLR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLCLR" offset="0x7C" width="32" description="">
		<bitfield id="UTMRLCLR" width="8" begin="7" end="0" resetval="0x0" description="UTMRLCLR - UTP Task Management List CLear Register  This field is bit significant. Each bit corresponds to a slot in the task management request List, where bit 0 corresponds to slot 0. A bit in this field is set to '0' by host software to indicate to the host controller that a task management request slot is cleared. The host controller shall free up any resources associated to the task management request slot immediately, and shall set the associated bit in UTMRLDBR to '0'. The host software indicates no change to task management request slots by setting the associated bits in this field to '1'. Bits in this field shall only be set '1' or '0' by host software when UTRLRSR is set to '1'. The host software shall use this field only when a UTP Task Management Request is expected to not be completed, e.g., in case of a system bus error, such as an invalid UTMRD." range="7 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLRSR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UTMRLRSR" offset="0x80" width="32" description="">
		<bitfield id="UTMRLRSR" width="1" begin="0" end="0" resetval="0x0" description="UTMRLRSR - UTP Task Management Request List Run-Stop Register  When set to '1', the host controller may process the list. Host controller starts processing the list at entry '0'. The host controller continues process the list as long as this bit is set to a '1'. When cleared to '0', the host controller shall continue to complete all the outstanding task management requests in the list and then stop. This bit shall only be set to '1' when HCS.UTMRLRDY is set to '1'." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMD" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMD" offset="0x90" width="32" description="">
		<bitfield id="CMDOP" width="8" begin="7" end="0" resetval="0x0" description="CMDOP - Command Opcode  Indicate the Opcode of a UIC Command to be dispatched to local UIC layer. When this register is set, the host controller shall take the values of UICCMDARGx as the corresponding parameters [input and output] that are a part of the UIC Command.  Opcode UIC Command  Configuration:  01h: DME_GET  02h: DME_SET  03h: DME_PEER_GET  04h: DME_PEER_SET  05h-0Fh: Reserved  Control:  10h-11h: Reserved  12h: DME_ENABLE [Not permitted]  13h: Reserved  14h: DME_RESET  15h: DME_ENDPOINTRESET  16h: DME_LINKSTARTUP  17h: DME_HIBERNATE_ENTER  18h: DME_HIBERNATE_EXIT  19h-FFh: Reserved  19h-FFh: Reserved" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMDARG1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMDARG1" offset="0x94" width="32" description="">
		<bitfield id="ARG1" width="32" begin="31" end="0" resetval="0x0" description="ARG1 - UIC Command Argument 1: MIBattribute, GenSelectorIndex, ResetLevel  This contains the value for the 1st argument of the UIC command if applicable. The content of this field varies with the UIC Command [UICCMD].  UIC cmd = DME_GET:  Bit[31:24] = MIBattribute  Bit[23:16] = MIBattribute  Bit[15:08] = GenSelectorIndex  Bit[07:00] = GenSelectorIndex  UIC cmd = DME_SET:  Bit[31:24] = MIBattribute  Bit[23:16] = MIBattribute  Bit[15:08] = GenSelectorIndex  Bit[07:00] = GenSelectorIndex  UIC cmd = DME_PEER_GET:  Bit[31:24] = MIBattribute  Bit[23:16] = MIBattribute  Bit[15:08] = GenSelectorIndex  Bit[07:00] = GenSelectorIndex  UIC cmd = DME_PEER_SET:  Bit[31:24] = MIBattribute  Bit[23:16] = MIBattribute  Bit[15:08] = GenSelectorIndex  Bit[07:00] = GenSelectorIndex  UIC cmd = DME_POWERON:  Bit[31:00] = Reserved  UIC cmd = DME_POWEROFF:  Bit[31:00] = Reserved  UIC cmd = DME_ENABLE:  Bit[31:00] = Reserved  UIC cmd = DME_RESET:  Bit[31:24] = Reserved  Bit[23:16] = Reserved  Bit[15:08] = Reserved  Bit[07:00] = ResetLevel  UIC cmd = DME_ENDPOINTRESET:  Bit[31:00] = Reserved  UIC cmd = DME_LINKSTARTUP:  Bit[31:00] = Reserved  UIC cmd = DME_HIBERNATE_ENTER:  Bit[31:00] = Reserved  UIC cmd = DME_HIBERNATE_EXIT:  Bit[31:00] = Reserved   UIC cmd = DME_TEST_MODE:  Bit[31:00] = Reserved" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMDARG2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMDARG2" offset="0x98" width="32" description="">
		<bitfield id="ARG2" width="32" begin="31" end="0" resetval="0x0" description="ARG2 - UIC Command Argument 2: AttrSetType, ConfigResultCode, GenericErrorCode  This register contains the value for the 2nd argument of the UIC command if applicable. The content of this field vary with UIC Command.  UIC Command = DME_GET:  Bit[07:00] = ConfigResultCode  UIC Command = DME_SET:  Bit[07:00] = ConfigResultCode  UIC Command = DME_PEER_GET:  Bit[07:00] = ConfigResultCode  UIC Command = DME_PEER_SET:  Bit[07:00] = ConfigResultCode   UIC Command = DME_POWERON:  Bit[07:00] = GenericErrorCode   UIC Command = DME_POWEROFF:  Bit[07:00] = GenericErrorCode   UIC Command = DME_ENABLE:  Bit[07:00] = GenericErrorCode  UIC Command = DME_RESET:  Bit[07:00] = Reserved  UIC Command = DME_ENDPOINTRESET:  Bit[07:00] = GenericErrorCode  UIC Command = DME_LINKSTARTUP:  Bit[07:00] = GenericErrorCode  UIC Command = DME_HIBERNATE_ENTER:  Bit[07:00] = GenericErrorCode  UIC Command = DME_HIBERNATE_EXIT:  Bit[07:00] = GenericErrorCode   UIC Command = DME_TEST_MODE:  Bit[07:00] = GenericErrorCode" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMDARG3" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_UICCMDARG3" offset="0x9C" width="32" description="">
		<bitfield id="ARG3" width="32" begin="31" end="0" resetval="0x0" description="ARG3 - Argument 3  This register contains the value for the 3rd argument of the UIC command if applicable. The content of this field vary with UIC Command.  UIC Command = DME_GET:  Bit[31:00] = MIBvalue_R  UIC Command = DME_SET:  Bit[31:00] = MIBvalue_W  UIC Command = DME_PEER_GET:  Bit[31:00] = MIBvalue_R  UIC Command = DME_PEER_SET:  Bit[31:00] = MIBvalue_W  UIC Command = DME_POWERON:  Bit[31:00] = Reserved   UIC Command = DME_POWEROFF:  Bit[31:00] = Reserved   UIC Command = DME_ENABLE:  Bit[31:00] = Reserved  UIC Command = DME_RESET:  Bit[31:00] = Reserved  UIC Command = DME_ENDPOINTRESET:  Bit[31:00] = Reserved  UIC Command = DME_LINKSTARTUP:  Bit[31:00] = Reserved  UIC Command = DME_HIBERNATE_ENTER:  Bit[31:00] = Reserved  UIC Command = DME_HIBERNATE_EXIT:  Bit[31:00] = Reserved   UIC Command = DME_TEST_MODE:  Bit[31:00] = Reserved" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_SYSTHRTL" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_SYSTHRTL" offset="0xA0" width="32" description="">
		<bitfield id="RES4" width="7" begin="31" end="25" resetval="0x0" description="RES - Reserved" range="31 - 25" rwaccess="R"/> 
		<bitfield id="MAXOSYSRW" width="9" begin="24" end="16" resetval="0x24" description="MAXOSYSRW - Max Outstanding SYS Write Requests [AXI Only]  Actual limit of outstanding SYS write requests. This register value shall not be higher than specified by the P_P_RDP_MAX_OUTSTANDING parameter. Writing of illegal values is not checked or prohibited by the hardware. The default value is defined by the P_P_RDP_MAX_OUTSTANDING parameter, so that the Software knows the maximum allowed value by reading this register.  0x0 - no limitation 0xF - 15 outstanding requests" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="MAXOSYSRR" width="8" begin="15" end="8" resetval="0x18" description="MAXOSYSRR - Max Outstanding SYS Read Requests  Actual limit of outstanding SYS read requests. This register value shall not be higher than specified by the P_P_WDP_MAX_OUTSTANDING parameter. Writing of illegal values is not checked or prohibited by the hardware. The default value is defined by the P_P_WDP_MAX_OUTSTANDING parameter, so that the Software knows the maximum allowed value by reading this register.  0x0 - no limitation 0xF - 15 outstanding requests  Note: For the IP with the OCP bus interface, this register defines the total number of outstanding request  read and writes combined." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SYSDLY" width="8" begin="7" end="0" resetval="0x0" description="SYSDLY - SYS Delay  This register defines the minimum delay in HClk cycles between two system bus accesses. The register defines the delay for both, read and write channel." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCI_MMIO_TOSH_UNIRESPOL" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCI_MMIO_TOSH_UNIRESPOL" offset="0xAC" width="32" description="">
		<bitfield id="RESPOL" width="1" begin="0" end="0" resetval="0x0" description="RESPOL - UniPro Reset Polling  0: Wait for power on ResetCnf pulse 1: Skip polling of ResetCnf When the UFSHCI come out of reset, the HCI will wait for LA_ResetCnf and then the UFSHCI enable request can be forwarded. At this point the Host Controller will wait again for LA_ResetCnf. Having this bit set to '1' will allow to skip the first waiting period. The default value of this register depends from the P_P_RESPOL_1B parameter." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_OSYSR" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_OSYSR" offset="0xC4" width="32" description="">
		<bitfield id="OSYSW" width="6" begin="11" end="6" resetval="0x0" description="OSYSW - Outstanding SYS Write Requests  This register gives the number of outstanding SYS write requests. In case the System Host writes a 0 to the HCE register, the UFS Host Controller stays enabled [HCE=0] until all outstanding SYS write requests are completed, means OSYSW=0." range="11 - 6" rwaccess="R"/> 
		<bitfield id="OSYSR" width="6" begin="5" end="0" resetval="0x0" description="OSYSR - Outstanding SYS Read Requests  This register gives the number of outstanding SYS read requests. In case the System Host writes a 0 to the HCE register, the UFS Host Controller stays enabled [HCE=0] until all outstanding SYS read requests are completed, means OSYSR=0. This register can be used to detect system bus problems. In case the system does not correctly return to 0, the system bus may hang." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_XCNF" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_XCNF" offset="0xC8" width="32" description="">
		<bitfield id="RES10" width="14" begin="31" end="18" resetval="0x0" description="RES - Reserved" range="31 - 18" rwaccess="R"/> 
		<bitfield id="PCPCONFEX" width="2" begin="17" end="16" resetval="0x0" description="PCPCONFEX - Peer C-Port Configuration Extended  These bits configure the peer C-Port configuration. 00b - Standard, no action 01b - Standard, no action 10b - Peer C-Port 0 connection state polling 11b - Peer configuration by UFSHCI" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="DSGM" width="2" begin="15" end="14" resetval="0x0" description="DSGM - Deep-Sleep Generation Mode  These bits define, how and when the {MK2,MK2} pattern is sent by the UFS host controller. 00b - Disabled. Regardless of the XCNF.DSE setting, no {MK2,MK2} pattern is generated. 01b - Use XCNF.DSE bit, static assignment.        With this setting, the {MK2,MK2} pattern will be generated every time the TX path at the end of every data traffic, e.g. when the data path has no more data to send.       Although this setting will generate the required {MK2,MK2} sequence, the {MK2,MK2} pattern is generated too often and unnecessary guard time delays appear in the system. 10b - Use ADSIT and XCNF.DSE       With this setting, the {MK2,MK2} pattern will be send after the auto-deep-sleep counter is expired. The method how the {MK2,MK2} pattern is sent, is via 0-byte payload, e.g. at the end of the data transfer.       This method also works when the device has not send a {MK2,MK2} with the final AFC. 11b - Use ADSIT and XCNF.DSE       With this setting the, {MK2,MK2} pattern will be send after the auto-deep-sleep counter is expired. The method how the {MK2,MK2} pattern is send is via assertion of the UniPro burst signal, e.g. filler pattern.       This method will not work if the device has not sent the {MK2,MK2} pattern yet, as there are AFCs going back as a response to a filler sequence. The deep-sleep mode defines the way, how and when the {MK2,MK2} pattern will be generated. The LA_TxLastMessage setting is taken from the XCNF.DSE bit." range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="RES11" width="1" begin="13" end="13" resetval="0x0" description="RES - Reserved" range="13" rwaccess="R"/> 
		<bitfield id="CAPWREN" width="1" begin="12" end="12" resetval="0x0" description="CAPWREN - Capability Register Write Enable  Setting this bit, will change the JEDEC capability register to be writable. 0h - Default behavior. Capability register is read only. 1h - Capability register can be written. This function can be used to verify different driver behavior. This is typically a debug feature and the register is most likely fixed in a production release." range="12" rwaccess="R/W"/> 
		<bitfield id="RES12A" width="1" begin="11" end="11" resetval="0x0" description="RES - Reserved" range="11" rwaccess="R"/> 
		<bitfield id="MHSDIS" width="1" begin="10" end="10" resetval="0x0" description="MHSDIS" range="10" rwaccess="R/W"/> 
		<bitfield id="RES12" width="2" begin="9" end="8" resetval="0x0" description="RES - Reserved" range="9 - 8" rwaccess="R"/> 
		<bitfield id="MCLKGE" width="5" begin="7" end="3" resetval="0x0" description="MCLKGE - Module Clock Gating Enable  These bits enable or disable the hierarchical clock gating per module. //[8] - UM support module clock gating enable/disable. [7] - OCS status word write module clock gating enable/disable. [6] - Read DMA data path module clock gating enable/disable. [5] - Write DMA data path module clock gating enable/disable. [4] - Command processing module clock gating enable/disable. [3] - Command fetching module clock gating enable/disable. All enable/disable bits follow the logic: 0b - Hierarchical clock gating enabled. 1b - Hierarchical clock gating disabled. The clocks are disabled at the individual module or function hierarchical boundary, based on internal status information, e.g. the 'OCS status word write module' will not be clocked whenever there is no status word to be written." range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="AXIIDS" width="1" begin="2" end="2" resetval="0x1" description="AXIIDS - AXI ID support  0b - AXI ID support is disabled. 1b - AXI ID support is enabled." range="2" rwaccess="R/W"/> 
		<bitfield id="DSE" width="1" begin="1" end="1" resetval="0x0" description="DSE - Deep Sleep Enable  This bit enables the extended {MK2,MK2} pattern generation. This extension is a MIPI UniPro features which allows saving power in the MPHY by turning off part of the MPHYs RX/TX logic - assuming that host and device are supporting deep-sleep. This happens transparent from the rest of the UFS system - unlike hibernate enter/exit which requires either host controller or software interaction. Internally, this bit is connected to the LA_TxLastMessage port of the UniPro IP, thus it allows for a static setting of the port. 0b - LA_LastMessage is de-asserted.      No last message is generated based on the setting in the XCNF register fields.      Sending a {MK2,MK2} pattern is still possible by using the MMTR register. 1b - LA_LastMessage is asserted.      The {MK2,MK2} pattern is sent in the mode defined in the XCNF.DSGM field. Setting this bit to '0x1' and XCNF.DSGM to '0x01' will always send a {MK2,MK2} pattern after the data transmission is complete. Depending on the traffic pattern, this may introduce additional guard time delay on the link." range="1" rwaccess="R/W"/> 
		<bitfield id="XRSE" width="1" begin="0" end="0" resetval="0x0" description="XRSE - Extended Register Space Enable 		 This bit enables the extended register space. This register space is located directly on top of the JEDEC defined UFSHCI register addresses. 0b - Extended Register Space not enabled. 1b - Extended Register Space enabled. Before enabling the pseudo error register space, the XASB.XDP register field has to be configured with the correct base address." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_ADSIT" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_ADSIT" offset="0xCC" width="32" description="">
		<bitfield id="TS" width="3" begin="12" end="10" resetval="0x0" description="TS - Time Scale 		 Multiply value to increase count time 000: Value times 1 us 001: Value times 10 us 010: Value times 100 us 011: Value times 1 ms 100: Value times 10 ms 101: Value times 100 ms 110-111: Reserved. " range="12 - 10" rwaccess="R/W"/> 
		<bitfield id="ADSTV" width="10" begin="9" end="0" resetval="0x0" description="ADSTV - Auto-Deep-Sleep Idle Timer Value 		 This is the time that UFS subsystem must be idle before the UFS host controller may put the UFS link into deep-sleep state autonomously. The idle timer value is multiplied by the indicated timer scale to yield an absolute timer value. The idle timer starts decrement when all of the following conditions are satisfied: - UTRLDBR='0' - UTMRLDBR='0' - No UIC commanding is outstanding The idle timer shall continue decrement until it reaches zero or it is stopped as result of software access to one of host controller interface registers. When idle timer changes a non-zero to zero, the host controller shall put the UFS link into deep-sleep state. The host controller reloads this value each time the UFS link transitions out of the deep-sleep state. Software writes '0' to disable Auto-Deep-Sleep Idle Timer. Any non-zero value will enable Auto-Deep-Sleep idle timer. The minimum counter value is 1us, the maximum counter value is 102.3s. The Auto-Deep-Sleep idle timer will trigger the generation of the {MK2,MK2} transfer. The method, how the {MK2,MK2} pattern is generated is defined in the XCFN.DSGM register: 00b - Disabled. Setting this value will suppress any {MK2,MK2} pattern generation. Expiration of the auto-deep-sleep timer will have no effect. 01b - Use XCNF.DSE bit, static assignment. Expiration of the auto-deep-sleep timer will have no effect, e.g. there will be no activity. 10b - Use ADSIT. With this setting the {MK2,MK2} pattern will be send after the auto-deep-sleep counter has expired. The method how the {MK2,MK2} pattern is send is via 0-byte payload. 11b - Use ADSIT. With this setting the {MK2,MK2} pattern will be send after the auto-deep-sleep counter has expired. The method how the {MK2,MK2} pattern is send is via assertion of the UniPro burst signal." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDACFG" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDACFG" offset="0xD0" width="32" description="">
		<bitfield id="CDAEN" width="1" begin="28" end="28" resetval="0x0" description="CDAEN - C-Port Direct Access Enable  This bit enables the direct access feature." range="28" rwaccess="R/W"/> 
		<bitfield id="CDAEOM" width="1" begin="16" end="16" resetval="0x0" description="CDAEOM - C-Port Direct Access  End of message indicator. Setting this bit forces the Host UniPro adapter to flush the message." range="16" rwaccess="R/W"/> 
		<bitfield id="CDABE" width="8" begin="15" end="8" resetval="0x0" description="CDABE - C-Port Direct Access Byte Enables  Byte enables for the transmit data.   Bit 15: CDATX2B0  Bit 14: CDATX2B1  Bit 13: CDATX2B2  Bit 12: CDATX2B3  Bit 11: CDATX1B4  Bit 10: CDATX1B5  Bit 9: CDATX1B6  Bit 8: CDATX1B7  If not all bytes carry valid payload, valid bytes shall use the lower CDATXx byte fields.  Example [Supported]: CDABE = FCh  Example [Not supported]: CDABE = CFh" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CDABES" width="8" begin="7" end="0" resetval="0x0" description="CDABES - C-Port Direct Access Shadow Byte Enables  Reserved for 64-bit data bus setup.  In a 128bit system setup this field specifies the byte enables for the 64bit shadow register.  Byte enables for the transmit data.   Bit 15: CDATX2B0 shadow  Bit 14: CDATX2B1 shadow  Bit 13: CDATX2B2 shadow  Bit 12: CDATX2B3 shadow  Bit 11: CDATX1B4 shadow  Bit 10: CDATX1B5 shadow  Bit 9: CDATX1B6 shadow  Bit 8: CDATX1B7 shadow  If not all bytes carry valid payload, valid bytes shall use the lower CDATXx byte fields." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDATX1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDATX1" offset="0xD4" width="32" description="">
		<bitfield id="CDATX1B4" width="8" begin="31" end="24" resetval="0x0" description="CDATX1B4 - Write Data Byte 4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CDATX1B5" width="8" begin="23" end="16" resetval="0x0" description="CDATX1B5 - Write Data Byte 5" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CDATX1B6" width="8" begin="15" end="8" resetval="0x0" description="CDATX1B6 - Write Data Byte 6" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CDATX1B7" width="8" begin="7" end="0" resetval="0x0" description="CDATX1B7 - Write Data Byte 7" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDATX2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDATX2" offset="0xD8" width="32" description="">
		<bitfield id="CDATX2B0" width="8" begin="31" end="24" resetval="0x0" description="CDATX2B0 - Write Data Byte 0" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CDATX2B1" width="8" begin="23" end="16" resetval="0x0" description="CDATX2B1 - Write Data Byte 1" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CDATX2B2" width="8" begin="15" end="8" resetval="0x0" description="CDATX2B2 - Write Data Byte 2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CDATX2B3" width="8" begin="7" end="0" resetval="0x0" description="CDATX2B3 - Write Data Byte 3" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDARX1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDARX1" offset="0xDC" width="32" description="">
		<bitfield id="CDARX1B4" width="8" begin="31" end="24" resetval="0x0" description="CDARX1B4 - Read Data Byte 4" range="31 - 24" rwaccess="R"/> 
		<bitfield id="CDARX1B5" width="8" begin="23" end="16" resetval="0x0" description="CDARX1B5 - Read Data Byte 5" range="23 - 16" rwaccess="R"/> 
		<bitfield id="CDARX1B6" width="8" begin="15" end="8" resetval="0x0" description="CDARX1B6 - Read Data Byte 6" range="15 - 8" rwaccess="R"/> 
		<bitfield id="CDARX1B7" width="8" begin="7" end="0" resetval="0x0" description="CDARX1B7 - Read Data Byte 7" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDARX2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDARX2" offset="0xE0" width="32" description="">
		<bitfield id="CDARX2B0" width="8" begin="31" end="24" resetval="0x0" description="CDARX2B0 - Read Data Byte 0" range="31 - 24" rwaccess="R"/> 
		<bitfield id="CDARX2B1" width="8" begin="23" end="16" resetval="0x0" description="CDARX2B1 - Read Data Byte 1" range="23 - 16" rwaccess="R"/> 
		<bitfield id="CDARX2B2" width="8" begin="15" end="8" resetval="0x0" description="CDARX2B2 - Read Data Byte 2" range="15 - 8" rwaccess="R"/> 
		<bitfield id="CDARX2B3" width="8" begin="7" end="0" resetval="0x0" description="CDARX2B3 - Read Data Byte 3" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDASTA" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CDASTA" offset="0xE4" width="32" description="">
		<bitfield id="CDARES" width="3" begin="22" end="20" resetval="0x0" description="CDARES - C-Port Direct Access Result  Transmit result code. This field stores the result information from the last transmit operation. This field carries the TxResultCode from the UIC layer. It becomes valid one HClk cycle after the transfer has been completed.   0: Access successful  1: local CPort is unconnected  2: reserved, unused for data transmission  3: local CPort is not available  6: peer device does not support selected TC  7: Message of 0 size rejected [EOM false]" range="22 - 20" rwaccess="R"/> 
		<bitfield id="CDABUSY" width="1" begin="19" end="19" resetval="0x0" description="CDABUSY - C-Port Direct Access Busy  This bit indicates whether the C-Port is busy. The software shall poll this bit and make sure that the C-Port is available prior to any write access to the CDATX1 or CDATX2 registers. During data transmission, this bit is set to 1 until the transfer has been completed.   0: C-Port available  1: C-Port busy" range="19" rwaccess="R"/> 
		<bitfield id="CDASTA" width="1" begin="18" end="18" resetval="0x0" description="CDASTA - C-Port Direct Access Status  The status bit indicates if there is new data in the buffer." range="18" rwaccess="R"/> 
		<bitfield id="CDAEOM" width="1" begin="17" end="17" resetval="0x0" description="CDAEOM - C-Port Direct Access EOM  End of message indicator." range="17" rwaccess="R"/> 
		<bitfield id="CDASOM" width="1" begin="16" end="16" resetval="0x0" description="CDASOM - C-Port Direct Access SOM  Start of message indicator" range="16" rwaccess="R"/> 
		<bitfield id="CDABE" width="8" begin="15" end="8" resetval="0x0" description="CDABE - C-Port Direct Access Byte Enable  Byte enable settings for the received data." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CDASBE" width="8" begin="7" end="0" resetval="0x0" description="CDASBE - C-Port Direct Access Shadow Byte Enable  Reserved in a 64 system bus configuration. In a 128 system bus configuration this field contains the byte enable settings for the received data in the shadow register." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_XASB" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_XASB" offset="0xE8" width="32" description="">
		<bitfield id="RES6" width="18" begin="31" end="14" resetval="0x0" description="RES - Reserved" range="31 - 14" rwaccess="R"/> 
		<bitfield id="PEP" width="6" begin="13" end="8" resetval="0x3" description="PEP - Pseudo Error Page 		 This address defines define the page address for the pseudo error configuration and control register in units of 1Kbytes. Minimum value is 01h to avoid collisions with MMIO page. Available Register: - All pseudo error register The page address is only valid [and will be used for address selection] when the XCNF.PERSEN is set to '1'." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RES7" width="2" begin="7" end="6" resetval="0x0" description="RES - Reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="XDP" width="6" begin="5" end="0" resetval="0x2" description="XDP - Extended Debug Page 		 This address defines the page address of the extended debugging information. Available registers: - EXTREG1 - ... - EXTREG8 - UFSDC - UPSTAT - URW - URS - CDC - RTDDC - TPTXF - TPRXF - IUE - MMTR The page address is only valid [and will be used for address selection] when the XCNF.XRSE is set to '1'. All accesses to the Extended Debug Page will not wake up the host controller from auto-hibernate or auto deep-sleep." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_LBMCFG" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_LBMCFG" offset="0xF0" width="32" description="">
		<bitfield id="BEP" width="4" begin="19" end="16" resetval="0x0" description="BEP - Byte Enable Pattern  This field defines the number of valid byte enables. The byte enables are filled up from MSB to LSB. This is a test mode only. For normal operation this field should be kept at the default value.   1 - Byte 7 enabled  2 - Byte 7:6 enabled  3 - Byte 7:5 enabled  4 - Byte 7:4 enabled  5 - Byte 7:3 enabled  6 - Byte 7:2 enabled  7 - Byte 7:1 enabled  Others - Byte 7:0 enabled  The field width is 4 bit in case the IP is configured for 64bit system data bus width and 5bit for a 128bit configuration." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="BEPS" width="1" begin="15" end="15" resetval="0x0" description="BEPS - Byte Enable Pattern Selection  This bit selects between a random byte enable pattern and a fixed byte enable pattern in 'read only' mode [LUN 0]. In write only and 'loopback mode' this field is ignored. The fixed byte enable pattern is taken from the BEP field of the LBMCFG register. This is a test mode only. For normal operation this field should be kept at the default value.   0b - Fixed byte enable pattern taken from BEP field  1b - Random byte enable pattern" range="15" rwaccess="R/W"/> 
		<bitfield id="TRTLDV" width="4" begin="14" end="11" resetval="0x1" description="TRTLDV - Throttle Divide  Since the bandwidth on the system bus may be much higher than actually supported by the UniPro link, this value allows to throttle the bandwidth in order to better mimic a real UFS Device. However, by this, some inaccuracy to the performance measurement will be introduced since the time to fill or empty the system bus buffer changes, which in turn has influence on the rate in which system bus requests to the bus fabric can be issued.   Value 0: Reserved  Value 1-15: Divide the frequency in which data is requested from the system bus RX buffer and/or stored into the system bus TX buffer." range="14 - 11" rwaccess="R/W"/> 
		<bitfield id="MRTTE" width="1" begin="10" end="10" resetval="0x0" description="MRTTE - Multi RTT Enable  This bit enables the multiple RTT feature. Here multiple RTT may be submitted by the loopback logic.  This feature tests the performance of back to back DATAOUT UPIUs. It provides feedback about the capabilities of the host controller RTT management capabilities. If DATAOUT UPIUs exceed a certain size [size depends on the access latency to the system memory], a second outstanding RTT may help reducing the latency between two consecutive DATAOUT UPIUs. This feature requires that a second RTT is send to the host controller ahead of time. This enables the data management to fetch the data for the second RTT, while the data for the first RTT is still being sent over the UniPro link.  It should be noted, that data transfer is in-order, and thus sending of data which belongs to the second RTT will not start before the first RTT is completely handled. The maximum number of outstanding RTT is two. Once the DATAOUT UPIUs for both RTTs have been transmitted, the next RTTs [2 or less] will be issued until all data that have been requested by the SCSI command were transferred.   0: Only one RTT  1: Up to two outstanding RTTs" range="10" rwaccess="R/W"/> 
		<bitfield id="LBME" width="1" begin="9" end="9" resetval="0x0" description="LBME - Loopback Enable bit  Setting this bit decouples the UniPro layer from the host controller logic and switches the input data stream to take packets from the loopback logic. If LBME=0, the UPIU loopback circuit is in reset.  If LBME=1, it is assured that no interaction with an attached UFS Device takes place." range="9" rwaccess="R/W"/> 
		<bitfield id="PDSIZE" width="4" begin="8" end="5" resetval="0x0" description="PDSIZE - Data Size  This value is a 4-bit field and defines the amount of the data that will be requested by the RTT. This mimics the ability of the UFS Device to limit the size of a DATAOUT UPIU. In loopback mode, PDSIZE defines the size of DATAOUT and DATAIN UPIUs.  The field should be interpreted as the exponent of the function pow[2, PDSIZE+1]. PDSIZE values from 3h to Eh are supported. This allows sizes from 16 to 32768 bytes." range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="USDLY" width="1" begin="4" end="4" resetval="0x0" description="USDLY - UPIU Source Delay  This one-bit field defines whether there is a delay before every RTTs or DATAIN packet or just before the first one." range="4" rwaccess="R/W"/> 
		<bitfield id="UDLY" width="4" begin="3" end="0" resetval="0x0" description="UDLY - UPIU Delay  This value is a 4-bit field and defines the delay [in clock cycles] from receiving the command till the response is send back to the host controller. The response could either be an RTT UPIU or a DATAIN UPIU. This allows the host controller to fetch the required PRD entries an immediately continue with processing the RTT or DATAIN UPIU. The field should be interpreted as the exponent of the function pow[2, UDLY+4]. This allows delays from 16 to 524288 clock cycles  which is approx. from 80ns to 2.6ms with a 200MHz clock. Those large numbers mimic the real behaviour of current devices.  A value of zero disables this feature, means no delay.  Whether or not this delay is used for every return packet or just for the first one is controlled by the USDLY field." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_LBMSTA" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_LBMSTA" offset="0xF4" width="32" description="">
		<bitfield id="ERR" width="1" begin="0" end="0" resetval="0x0" description="ERR - Error Indicator  Indicates that there is general error. ERR=1 indicates that an error condition has been detected. Once an error condition has been detected, the UPIU loopback circuit needs to be disabled and enabled again via the LBME bit. By this, the ERR register is cleared.  Detectable error conditions:  Command sent to unsupported LUN  Unsupported command [Transaction Type]" range="0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_DBG" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_DBG" offset="0xF8" width="32" description="">
		<bitfield id="HCIER" width="2" begin="17" end="16" resetval="0x0" description="HCIER - Host Controller Internal Error Register  This register displays host controller internal errors which are not covered by the JEDEC official errors reported back via the OCS value.   0h: No error occurred  1h: No valid TAG/LUN combination found. The UPIU with no valid TAG/LUN combination will be silently discarded.  2h: No valid TAG/LUN/IID combination found. The UPIU with no valid TAG/LUN/IID combination will be silently discarded." range="17 - 16" rwaccess="R"/> 
		<bitfield id="HCSTATE" width="16" begin="15" end="0" resetval="0x0" description="HCSTATE - Host Controller State Register  These bits indicate the internal state of the host controller. The value is used for internal use only.    0h:    No error occurred  value: An error occurred. The meaning of the value is not disclosed." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCLKDIV" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_HCLKDIV" offset="0xFC" width="32" description="">
		<bitfield id="RES" width="16" begin="31" end="16" resetval="0x0" description="RES - Reserved" range="31 - 16" rwaccess="R"/> 
		<bitfield id="HCLKDIV" width="16" begin="15" end="0" resetval="0x400" description="HCLKDIV - HClock Divide  HCLKDIV = HCLKFrequency [MHz]  The default value of the HCLKDIV register assumes a HClk frequency of 400MHz. The default value may be adjusted during implementation by changing the P_P_CLKDIV parameter." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CCAP" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CCAP" offset="0x100" width="32" description="">
		<bitfield id="CFGPTR" width="8" begin="31" end="24" resetval="0x5" description="CFGPTR - Configuration Array Pointer   An offset pointer to the base of the Configuration Array [X-CRYPTOCFG registers], in 256B units. CFGPTR value shall be larger than 04h, so it does not conflict with a maximum size X-CRYPTOCAP array. The address for entry x of the X-CRYPTOCFG array is calculated as follows: ADDR [X-CRYPTOCFG] = CFGPTR*100h + x*80h, with x in [0..CCAP.CFGC] and x derived from UTRD.CCI field." range="31 - 24" rwaccess="R"/> 
		<bitfield id="RES8" width="8" begin="23" end="16" resetval="0x0" description="RES - Reserved" range="23 - 16" rwaccess="R"/> 
		<bitfield id="CFGC" width="8" begin="15" end="8" resetval="0x1" description="CFGC - Configuration Count   The maximum number of configurations supported by the host controller. The actual number of configurations is equal to [CFGC+1].  The minimum number of configurations supported is 1 [CFGC=00h]. The maximum number of configurations supported is 256 [CFGC=FFh]." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CC" width="8" begin="7" end="0" resetval="0x1" description="CC - Crypto Capabilities   The number of crypto capabilities that the host controller provides. The values allowed are between 1 and 255[the limit on the number of crypto capabilities]." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCAP" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCAP" offset="0x104" width="32" description="">
		<bitfield id="RES" width="8" begin="31" end="24" resetval="0x0" description="RES - Reserved" range="31 - 24" rwaccess="R"/> 
		<bitfield id="KS" width="8" begin="23" end="16" resetval="0x1" description="KS - Key Size   Specifies the Key Size in bits used by this algorithm: 00h:     Reserved 01h:     128bits 02h:     192bits [not supported] 03h:     256bits [not supported] 04h:     512bits [not supported] 05h-FFh: Reserved " range="23 - 16" rwaccess="R"/> 
		<bitfield id="SDUSB" width="8" begin="15" end="8" resetval="0x8" description="SDUSB - Supported Data Unit Size Bitmask   Specifies the data unit sizes supported by the capability, in bitmask encoding. When bit j in the field [j=0...7] is set, data unit size of 512*2^j bytes is supported. Supported values: 512B [j=0] through 64KB [j=7]. One bit or more in this field may be set. For example, if sizes 1KB, 4KB, and 16KB are supported by the capability, then SDUSB=00101010b [=2Ah]." range="15 - 8" rwaccess="R"/> 
		<bitfield id="ALGID" width="8" begin="7" end="0" resetval="0x2" description="ALGID - Algorithm   Identification code of the crypto algorithm according to the following table value: 00h:     AES-XTS [not supported] 01h:     Bitlocker-AES-CBC [not supported] 02h:     AES-ECB 03h:     ESSIV AES-CBC [not supported] 04h-7Fh: Reserved 80h-FFh: Vendor specific This register can only be accessed when the encryption feature is implemented [CAP.CS=1]." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG0" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG0" offset="0x500" width="32" description="">
		<bitfield id="CRYPTOKEY0" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY0 - Crypto Key 0  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG1" offset="0x504" width="32" description="">
		<bitfield id="CRYPTOKEY1" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY1 - Crypto Key 1  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG2" offset="0x508" width="32" description="">
		<bitfield id="CRYPTOKEY2" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY2 - Crypto Key 2  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG3" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG3" offset="0x50C" width="32" description="">
		<bitfield id="CRYPTOKEY3" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY3 - Crypto Key 3  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG16" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG16" offset="0x540" width="32" description="">
		<bitfield id="CFGE" width="1" begin="31" end="31" resetval="0x0" description="CFGE - Configuration Enable   This field is used by software to enable/disable a Crypto Configuration usage by software 0b: Configuration Disabled. Transaction using this Crypto Configuration in the UTRD.CCI field shall be terminated with error by host controller [OCS=INVALID_CRYPTO_CONFIG] 1b: Configuration Enabled. Transaction using this Configuration in the UTRD.CCI field can be executed." range="31" rwaccess="R/W"/> 
		<bitfield id="RES" width="15" begin="30" end="16" resetval="0x0" description="RES - Reserved" range="30 - 16" rwaccess="R"/> 
		<bitfield id="CAPIDX" width="8" begin="15" end="8" resetval="0x0" description="CAPIDX - Crypto Capability Index  Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CCAP.CC-1. There is no hardware range check implemented." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DUSIZE" width="8" begin="7" end="0" resetval="0x0" description="DUSIZE - Data Unit Size  Size of data unit used with this configuration, one-hot encoded, analogous to bitmask used in CRYPTOCAP.SDUSB field. When bit j in this field [j=0...7] is set, a data unit size of 512*2^j bytes is selected. Bit j shall only be set if the same bit is also set in the SDUSB field og the capability referenced in CAPIDX field. There is no hardware check for consistency between CRYPTOCFG.DUSIZE and CRYPTOCAP.SDUSB." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG17" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG17" offset="0x544" width="32" description="">
		<bitfield id="VSB" width="16" begin="31" end="16" resetval="0x0" description="VSB - Vendor-Specific Bits   This field is used by software to enable host-features associated with the Crypto Configuration." range="31 - 16" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG32" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG32" offset="0x580" width="32" description="">
		<bitfield id="CRYPTOKEY32" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY32 - Crypto Key 0 for second crypto configuration  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG33" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG33" offset="0x584" width="32" description="">
		<bitfield id="CRYPTOKEY33" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY33 - Crypto Key 1 for second crypto configuration  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG34" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG34" offset="0x588" width="32" description="">
		<bitfield id="CRYPTOKEY34" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY34 - Crypto Key 2 for second crypto configuration  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG35" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG35" offset="0x58C" width="32" description="">
		<bitfield id="CRYPTOKEY35" width="32" begin="31" end="0" resetval="0x0" description="CRYPTOKEY35 - Crypto Key 3 for second crypto configuration  Specifies the key to be used for this configuration. The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX. When configuring CRYPTOKEY field software shall write the entire key sequentially, in one atomic set of operations. To regions of CRYPTOKEY which are unused, according to key size and algorithm selection, software shall write zeros." range="31 - 0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG48" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG48" offset="0x5C0" width="32" description="">
		<bitfield id="CFGE1" width="1" begin="31" end="31" resetval="0x0" description="CFGE1 - Configuration Enable for second crypto configuration  This field is used by software to enable/disable a Crypto Configuration usage by software 0b: Configuration Disabled. Transaction using this Crypto Configuration in the UTRD.CCI field shall be terminated with error by host controller [OCS=INVALID_CRYPTO_CONFIG] 1b: Configuration Enabled. Transaction using this Configuration in the UTRD.CCI field can be executed." range="31" rwaccess="R/W"/> 
		<bitfield id="RES" width="15" begin="30" end="16" resetval="0x0" description="RES - Reserved" range="30 - 16" rwaccess="R"/> 
		<bitfield id="CAPIDX1" width="8" begin="15" end="8" resetval="0x0" description="CAPIDX1 - Crypto Capability Index for second crypto configuration  Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CCAP.CC-1. There is no hardware range check implemented." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DUSIZE1" width="8" begin="7" end="0" resetval="0x0" description="DUSIZE1 - Data Unit Size for second crypto configuration  Size of data unit used with this configuration, one-hot encoded, analogous to bitmask used in CRYPTOCAP.SDUSB field. When bit j in this field [j=0...7] is set, a data unit size of 512*2^j bytes is selected. Bit j shall only be set if the same bit is also set in the SDUSB field og the capability referenced in CAPIDX field. There is no hardware check for consistency between CRYPTOCFG.DUSIZE and CRYPTOCAP.SDUSB." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG49" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_CRYPTOCFG49" offset="0x5C4" width="32" description="">
		<bitfield id="VSB1" width="16" begin="31" end="16" resetval="0x0" description="VSB1 - Vendor-Specific Bits for second crypto configuration  This field is used by software to enable host-features associated with the Crypto Configuration." range="31 - 16" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_status" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_status" offset="0x1000" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts error interrupt" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="3" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved, read as 0, ignored on write." range="2" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="SRAM uncorrectable error interrupt" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="SRAM correctable error interrupt" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_raw_status" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_raw_status" offset="0x1004" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts error interrupt" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="3" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved, read as 0, ignored on write." range="2" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="SRAM uncorrectable error interrupt" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="SRAM correctable error interrupt" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_mask" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_mask" offset="0x1008" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR_MASK" width="1" begin="6" end="6" resetval="0x1" description="Mask bit for integrity error interrupt" range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR_MASK" width="1" begin="5" end="5" resetval="0x1" description="Mask bit for protocol error interrupt." range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR_MASK" width="1" begin="4" end="4" resetval="0x1" description="Mask bit for transaction timeouts error interrupt." range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="3" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved, read as 0, ignored on write." range="2" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="Mask bit for SRAM uncorrectable error interrupt." range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask bit for SRAM correctable error interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_test" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_int_test" offset="0x100C" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR_TEST" width="1" begin="6" end="6" resetval="0x1" description="Test bit for integrity error interrupt" range="6" rwaccess="W"/> 
		<bitfield id="ASF_PROTOCOL_ERR_TEST" width="1" begin="5" end="5" resetval="0x1" description="Test bit for protocol error interrupt." range="5" rwaccess="W"/> 
		<bitfield id="ASF_TRANS_TO_ERR_TEST" width="1" begin="4" end="4" resetval="0x1" description="Test bit for transaction timeouts error interrupt." range="4" rwaccess="W"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="3" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved, read as 0, ignored on write." range="2" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR_TEST" width="1" begin="1" end="1" resetval="0x1" description="Test bit for SRAM uncorrectable error interrupt." range="1" rwaccess="W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR_TEST" width="1" begin="0" end="0" resetval="0x1" description="Test bit for SRAM correctable error interrupt." range="0" rwaccess="W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_fatal_nonfatal_select" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_fatal_nonfatal_select" offset="0x1010" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x1" description="Enable integrity error interrupt as fatal" range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x1" description="Enable protocol error interrupt as fatal." range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x1" description="Enable transaction timeouts error interrupt as fatal." range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="3" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved, read as 0, ignored on write." range="2" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x1" description="Enable SRAM uncorrectable error interrupt as fatal." range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x1" description="Enable SRAM correctable error interrupt as fatal." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_sram_corr_fault_status" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_sram_corr_fault_status" offset="0x1020" width="32" description="">
		<bitfield id="ASF_SRAM_CORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="This encoding indicates which SRAM Instance has a Correctable Fault. The encoding of the SRAM is as follow: 	      Decimal Encoding - Instance Type - Description - Module Name 	      0 - RDF - Read Data FIFO - RDP 	      1 - RDC - Read Data Path Control Unit - RDC 	      2 - WDF - Write Data FIFO - WDP 	      3 - WDCF - Write Data Path Control FIFO - WDC 	      4 - WDC - Write Data Path Control Unit - WDC 	      5 - RTT - WDC RTT command stack - WDC 	      6 - WDCM - WDC task management command stack - WDC 	      7 - CIP - Command Interface Port - CIP 	      8 - CMU1 - Command Memmory Unit - CMU 	      9 - CMU2 - Command Memmory Unit - CMU 	      10 - CMU3 - Command Memmory Unit - CMU 	      11 - CMU4 - Command Memmory Unit - CMU 	      12 - CMU5 - Command Memmory Unit - CMU 	      13 - CMU6 - Command Memmory Unit - CMU 	      14 - CMU7 - Command Memmory Unit - CMU 	      15 - TMU - Task Management Unit - TMU 	      16 - UniPro L2RX - UniPro - L2TX 	      17* - UniPro L2TX - UniPro - L2RX 	      18* - UniPro L2TX - UniPro - L2RX 	      19 - CCI - Crypto Configuration Index - AES 	      20 - ID - Stores the identifiers for the selected Doorbell Register slot numbers - AES 	      *NOTE: ID17 used for uncorrectable errors ID18 used for correctable errors." range="31 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="This indicates the address where the Correctable fault was observed." range="23 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_sram_uncorr_fault_status" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_sram_uncorr_fault_status" offset="0x1024" width="32" description="">
		<bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="This encoding indicates which SRAM Instance has a UnCorrectable Fault. The encoding of the SRAM is as follow: 	      Decimal Encoding - Instance Type - Description - Module Name 	      0 - RDF - Read Data FIFO - RDP 	      1 - RDC - Read Data Path Control Unit - RDC 	      2 - WDF - Write Data FIFO - WDP 	      3 - WDCF - Write Data Path Control FIFO - WDC 	      4 - WDC - Write Data Path Control Unit - WDC 	      5 - RTT - WDC RTT command stack - WDC 	      6 - WDCM - WDC task management command stack - WDC 	      7 - CIP - Command Interface Port - CIP 	      8 - CMU1 - Command Memmory Unit - CMU 	      9 - CMU2 - Command Memmory Unit - CMU 	      10 - CMU3 - Command Memmory Unit - CMU 	      11 - CMU4 - Command Memmory Unit - CMU 	      12 - CMU5 - Command Memmory Unit - CMU 	      13 - CMU6 - Command Memmory Unit - CMU 	      14 - CMU7 - Command Memmory Unit - CMU 	      15 - TMU - Task Management Unit - TMU 	      16 - UniPro L2RX - UniPro - L2TX 	      17* - UniPro L2TX - UniPro - L2RX 	      18* - UniPro L2TX - UniPro - L2RX 	      19 - CCI - Crypto Configuration Index - AES 	      20 - ID - Stores the identifiers for the selected Doorbell Register slot numbers - AES 	      *NOTE: ID17 used for uncorrectable errors ID18 used for correctable errors." range="31 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="This indicates the address where the UnCorrectable fault was observed." range="23 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_sram_fault_stats" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_sram_fault_stats" offset="0x1028" width="32" description="">
		<bitfield id="ASF_SRAM_FAULT_UNCORR_STATS" width="16" begin="31" end="16" resetval="0x0" description="Count of number of uncorrectable errors if implemented. Count value will saturate at 0xffff." range="31 - 16" rwaccess="R/W1TC"/> 
		<bitfield id="ASF_SRAM_FAULT_CORR_STATS" width="16" begin="15" end="0" resetval="0x0" description="Count of number of correctable errors if implemented. Count value will saturate at 0xffff." range="15 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_trans_to_ctrl" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_trans_to_ctrl" offset="0x1030" width="32" description="">
		<bitfield id="ASF_TRANS_TO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable transaction timeout monitoring." range="31" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved, read as 0, ignored on write." range="30 - 16" rwaccess="N/A"/> 
		<bitfield id="ASF_TRANS_TO_CTRL" width="16" begin="15" end="0" resetval="0x0" description="Reserved." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_trans_to_fault_mask" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_trans_to_fault_mask" offset="0x1034" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="TCX_REPL_TMR_MASK" width="1" begin="2" end="2" resetval="0x1" description="TCx_REPLAY_TIMER_EXPIRED mask." range="2" rwaccess="R/W"/> 
		<bitfield id="AFCX_REQ_TMR_MASK" width="1" begin="1" end="1" resetval="0x1" description="AFCx_REQUEST_TIMER_EXPIRED mask." range="1" rwaccess="R/W"/> 
		<bitfield id="FCX_PROT_TMR_MASK" width="1" begin="0" end="0" resetval="0x1" description="FCx_PROTECTION_TIMER_EXPIRED mask." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_trans_to_fault_status" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_trans_to_fault_status" offset="0x1038" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="TCX_REPL_TMR_ERR" width="1" begin="2" end="2" resetval="0x0" description="TCx_REPLAY_TIMER_EXPIRED timeout detected. The replay timer [TCx_REPLAY_TIMER, where x=0 or 1] guards against losing AFC or NAC Frame detection." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="AFCX_REQ_TMR_ERR" width="1" begin="1" end="1" resetval="0x0" description="AFCx_REQUEST_TIMER_EXPIRED timeout detected. The Frame acknowledge timer [AFCx_REQUEST_TIMER] shall guarantee that the remote transmitter schedules an AFC Frame before the transmitter TCx_REPLAY_TIMER expires." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FCX_PROT_TMR_ERR" width="1" begin="0" end="0" resetval="0x0" description="FCx_PROTECTION_TIMER_EXPIRED timeout detected. The FCx_PROTECTION_TIMER id used for protecting against loss of credits due to the loss of the AFCx Frame." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_protocol_fault_mask" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_protocol_fault_mask" offset="0x1040" width="32" description="">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="PA_IND_RCV_MASK" width="1" begin="11" end="11" resetval="0x1" description="When set to 1 disables the UniPro PA_ERROR_IND_RECEIVED." range="11" rwaccess="R/W"/> 
		<bitfield id="PA_INT_MASK" width="1" begin="10" end="10" resetval="0x1" description="When set to 1 disables the UniPro PA_INIT_ERROR." range="10" rwaccess="R/W"/> 
		<bitfield id="BAD_CTRL_S_MASK" width="1" begin="9" end="9" resetval="0x1" description="When set to 1 disables the UniPro BAD_CTRL_SYMBOL_TYPE." range="9" rwaccess="R/W"/> 
		<bitfield id="FRM_S_MASK" width="1" begin="8" end="8" resetval="0x1" description="When set to 1 disables the UniPro FRAME_SYNTAX_ERROR." range="8" rwaccess="R/W"/> 
		<bitfield id="EOF_S_MASK" width="1" begin="7" end="7" resetval="0x1" description="When set to 1 disables the UniPro EOF_SYNTAX_ERROR." range="7" rwaccess="R/W"/> 
		<bitfield id="NAC_F_S_MASK" width="1" begin="6" end="6" resetval="0x1" description="When set to 1 disables the UniPro NAC_FRAME_SYNTAX_ERROR." range="6" rwaccess="R/W"/> 
		<bitfield id="AFC_F_S_MASK" width="1" begin="5" end="5" resetval="0x1" description="When set to 1 disables the UniPro AFC_FRAME_SYNTAX_ERROR." range="5" rwaccess="R/W"/> 
		<bitfield id="WSQ_NO_MASK" width="1" begin="4" end="4" resetval="0x1" description="When set to 1 disables the UniPro WRONG_SEQUENCE_NUMBER." range="4" rwaccess="R/W"/> 
		<bitfield id="MFL_EX_MASK" width="1" begin="3" end="3" resetval="0x1" description="When set to 1 disables the UniPro MAX_FRAME_LENGTH_EXCEEDED." range="3" rwaccess="R/W"/> 
		<bitfield id="RXBUG_OF_MASK" width="1" begin="2" end="2" resetval="0x1" description="When set to 1 disables the UniPro RX_BUFFER_OVERFLOW." range="2" rwaccess="R/W"/> 
		<bitfield id="CRC_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="When set to 1 disables the UniPro CRC_ERROR." range="1" rwaccess="R/W"/> 
		<bitfield id="NAC_RCV_MASK" width="1" begin="0" end="0" resetval="0x1" description="When set to 1 disables the UniPro NAC_RECEIVED." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_protocol_fault_status" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_protocol_fault_status" offset="0x1044" width="32" description="">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved, read as 0, ignored on write." range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="PA_IND_RCV_ERR" width="1" begin="11" end="11" resetval="0x0" description="UniPro PA_ERROR_IND_RECEIVED reported." range="11" rwaccess="R/W1TC"/> 
		<bitfield id="PA_INT_ERR" width="1" begin="10" end="10" resetval="0x0" description="UniPro PA_INIT_ERROR reported." range="10" rwaccess="R/W1TC"/> 
		<bitfield id="BAD_CTRL_S_ERR" width="1" begin="9" end="9" resetval="0x0" description="UniPro BAD_CTRL_SYMBOL_TYPE reported." range="9" rwaccess="R/W1TC"/> 
		<bitfield id="FRM_S_ERR" width="1" begin="8" end="8" resetval="0x0" description="UniPro FRAME_SYNTAX_ERROR reported." range="8" rwaccess="R/W1TC"/> 
		<bitfield id="EOF_S_ERR" width="1" begin="7" end="7" resetval="0x0" description="UniPro EOF_SYNTAX_ERROR reported." range="7" rwaccess="R/W1TC"/> 
		<bitfield id="NAC_F_S_ERR" width="1" begin="6" end="6" resetval="0x0" description="UniPro NAC_FRAME_SYNTAX_ERROR reported." range="6" rwaccess="R/W1TC"/> 
		<bitfield id="AFC_F_S_ERR" width="1" begin="5" end="5" resetval="0x0" description="UniPro AFC_FRAME_SYNTAX_ERROR reported." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="WSQ_NO_ERR" width="1" begin="4" end="4" resetval="0x0" description="UniPro WRONG_SEQUENCE_NUMBER reported." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="MFL_EX_ERR" width="1" begin="3" end="3" resetval="0x0" description="UniPro MAX_FRAME_LENGTH_EXCEEDED reported." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RXBUG_OF_ERR" width="1" begin="2" end="2" resetval="0x0" description="UniPro RX_BUFFER_OVERFLOW reported." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="CRC_ERR_ERR" width="1" begin="1" end="1" resetval="0x0" description="UniPro CRC_ERROR reported." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="NAC_RCV_ERR" width="1" begin="0" end="0" resetval="0x0" description="UniPro NAC_RECEIVED reported." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_integrity_err_inj" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_asf_integrity_err_inj" offset="0x1058" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved. Writes are ignored and reads returns 0." range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR_INJ_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable integrity error injection." range="15" rwaccess="R/W"/> 
		<bitfield id="ASF_INTEGRITY_ERR_INJ_NUM" width="15" begin="14" end="0" resetval="0x0" description="Bit number at which error is injected. The n is relsted to:       a. 0-CRU_OUTS_DATA_WIDTH*: inject error to n bit in comparator in the duplication of the cryptographic core from zero to CRU_OUTS_DATA_WIDTH.        Writing bigger value than CRU_OUTS_DATA_WIDTH does not generate integrity fail.       * CRU_OUTS_DATA_WIDTH = 1 + 1 + P_T_SDataWdth_6B + P_CP + P_P_ST_3B*16 + 1 + P_P_ST_3B*2 + 1 + [7+1] + 1 + 1 + 1 +P_P_SR_3B*16 + P_P_ST_3B*2 + 1 + 1 + [8+1] + [4+1] + [4+1] + 1 + 1 + [4+1] + [7+1] + [7+1] + 1 + 1 [=238 in asf used configuration]." range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MAG_NUM" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MAG_NUM" offset="0x1100" width="32" description="">
		<bitfield id="MAG_NUM" width="32" begin="31" end="0" resetval="0x328714" description="Magic number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO1" offset="0x1104" width="32" description="">
		<bitfield id="XCFGO1" width="32" begin="31" end="0" resetval="0x0" description="XCFGO1  This field is RO - Output debug bits for PHY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO2" offset="0x1108" width="32" description="">
		<bitfield id="XCFGO2" width="32" begin="31" end="0" resetval="0x0" description="XCFGO2  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO3" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO3" offset="0x110C" width="32" description="">
		<bitfield id="XCFGO3" width="32" begin="31" end="0" resetval="0x0" description="XCFGO3  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO4" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO4" offset="0x1110" width="32" description="">
		<bitfield id="XCFGO4" width="32" begin="31" end="0" resetval="0x0" description="XCFGO4  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO5" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO5" offset="0x1114" width="32" description="">
		<bitfield id="XCFGO5" width="32" begin="31" end="0" resetval="0x0" description="XCFGO5  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO6" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO6" offset="0x1118" width="32" description="">
		<bitfield id="XCFGO6" width="32" begin="31" end="0" resetval="0x0" description="XCFGO6  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO7" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO7" offset="0x111C" width="32" description="">
		<bitfield id="XCFGO7" width="32" begin="31" end="0" resetval="0x0" description="XCFGO7  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO8" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO8" offset="0x1120" width="32" description="">
		<bitfield id="XCFGO8" width="32" begin="31" end="0" resetval="0x0" description="XCFGO8  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO9" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT_XCFGO9" offset="0x1124" width="32" description="">
		<bitfield id="XCFGO9" width="32" begin="31" end="0" resetval="0x0" description="XCFGO9  This field is RO - Output debug bits for PHY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_DEBUG_OUT" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_DEBUG_OUT" offset="0x1128" width="32" description="">
		<bitfield id="DEBUG_OUT" width="32" begin="31" end="0" resetval="0x96" description="DEBUG_OUT - MPHY debug out  This field is RO - Vendor Debug Output." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_BIST" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_BIST" offset="0x112C" width="32" description="">
		<bitfield id="MPHY_BIST" width="32" begin="31" end="0" resetval="0x0" description="MPHY_BIST   This field is RO - BIST pattern check passed for Lane 0 and 1." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_SF" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_SF" offset="0x1130" width="32" description="">
		<bitfield id="MPHY_SF" width="32" begin="31" end="0" resetval="0x0" description="MPHY_SF   This field is RO - Safety related." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYSTAT" offset="0x1134" width="32" description="">
		<bitfield id="RES" width="32" begin="31" end="0" resetval="0x0" description="RES - Reserved   This field is reserved and RO - MPHY Status." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_MMIO_A" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_MMIO_A" offset="0x1138" width="32" description="">
		<bitfield id="RES" width="31" begin="31" end="1" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="MMIO_A" width="1" begin="0" end="0" resetval="0x0" description="MMIO_A   This field is RW - Enable MPHY MMIO access." range="0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD1" offset="0x113C" width="32" description="">
		<bitfield id="MPHYCFG_XCFGD1" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGD1  This field is RW - MPHY Configuration for digital part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD2" offset="0x1140" width="32" description="">
		<bitfield id="MPHYCFG_XCFGD2" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGD2  This field is RW - MPHY Configuration for digital part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD3" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD3" offset="0x1144" width="32" description="">
		<bitfield id="MPHYCFG_XCFGD3" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGD3  This field is RW - MPHY Configuration for digital part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD4" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD4" offset="0x1148" width="32" description="">
		<bitfield id="MPHYCFG_XCFGD4" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGD4  This field is RW - MPHY Configuration for digital part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD5" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGD5" offset="0x114C" width="32" description="">
		<bitfield id="RES" width="27" begin="31" end="5" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="31 - 5" rwaccess="R/W"/> 
		<bitfield id="MPHYCFG_XCFGD5" width="5" begin="4" end="0" resetval="0x0" description="MPHYCFG_XCFGD5  This field is RW - MPHY Configuration for digital part." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA1" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA1" offset="0x1150" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA1" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA1   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA2" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA2" offset="0x1154" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA2" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA2   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA3" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA3" offset="0x1158" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA3" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA3   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA4" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA4" offset="0x115C" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA4" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA4   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA5" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA5" offset="0x1160" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA5" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA5   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA6" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA6" offset="0x1164" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA6" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA6   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA7" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA7" offset="0x1168" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA7" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA7   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA8" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA8" offset="0x116C" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA8" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA8   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA9" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA9" offset="0x1170" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA9" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA9   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA10" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA10" offset="0x1174" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA10" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA10   This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA11" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA11" offset="0x1178" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA11" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA11  This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA12" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA12" offset="0x117C" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA12" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA12  This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA13" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_XCFGA13" offset="0x1180" width="32" description="">
		<bitfield id="MPHYCFG_XCFGA13" width="32" begin="31" end="0" resetval="0x0" description="MPHYCFG_XCFGA13  This field is RW - MPHY Configuration for analog part." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_MISC" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_MISC" offset="0x1184" width="32" description="">
		<bitfield id="RES31" width="2" begin="31" end="30" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="CMN_MPX_EN_MMIO" width="1" begin="29" end="29" resetval="0x0" description="CMN_MPX_EN_mmio  Special debug mode for PLL/CDR" range="29" rwaccess="R/W"/> 
		<bitfield id="CMN_MPX_SEL_MMIO" width="3" begin="28" end="26" resetval="0x0" description="CMN_MPX_SEL_mmio  Special debug mode for PLL/CDR" range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="TX0_TEST_15_MMIO" width="1" begin="25" end="25" resetval="0x0" description="TX0_TEST_15_mmio  Special debug mode for PLL/CDR" range="25" rwaccess="R/W"/> 
		<bitfield id="TX1_TEST_15_MMIO" width="1" begin="24" end="24" resetval="0x0" description="TX1_TEST_15_mmio   Special debug mode for PLL/CDR" range="24" rwaccess="R/W"/> 
		<bitfield id="RES32" width="6" begin="23" end="18" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="REFCLK_NOGATED" width="1" begin="17" end="17" resetval="0x0" description="REFCLK_NOGATED   This field is RW. M31 imprecise reference clocks are not gated in HIBERNATE power state. 0:Gated. 1:Not Gated." range="17" rwaccess="R/W"/> 
		<bitfield id="REFCLK_FREQ_SEL" width="2" begin="16" end="15" resetval="0x0" description="REFCLK_FREQ_SEL   This field is RW. Reference clock frequency selection. 00:19.2MHz. 01:26MHz. 10:Reserved. 11:Reserved. There are three conditions to use precise reference clock. a.For PHY normal operation in HOST mode, user should know the frequency of output precise reference clock. b.For LS VCO calibration under VENDOR control mode, user should know the frequency of input precise reference clock from automatic test equipment.  The precise reference clock input is from REFCLK_PCS_In port when PHY is in HOST mode, and from REFCLK pin when PHY is in DEVICE mode. c.For PHY normal operation in DEVICE mode, user may NOT know the frequency of input precise reference clock from REFCLK pin.  User may set this signal to be 2'b00. PHY will automatically switch correct clock selection internally while m31_HOST_REFCLK_DETECT equals to 1." range="16 - 15" rwaccess="R/W"/> 
		<bitfield id="RES2" width="2" begin="14" end="13" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="14 - 13" rwaccess="R/W"/> 
		<bitfield id="TX_DEEP_STALL_EN" width="1" begin="12" end="12" resetval="0x0" description="TX_DEEP_STALL_EN   This field is RW. Change M-TX from STALL power mode into DEEP STALL mode to turn off TX PLL. Protocol Layer should only assert and de-assert this signal when M-TX is in STALL power mode. 0:STALL mode. 1:DEEP STALL mode." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_DEEP_STALL_EN" width="1" begin="11" end="11" resetval="0x0" description="RX_DEEP_STALL_EN   This field is RW. Change M-RX from STALL power mode into DEEP STALL mode to turn off RX CDR. Protocol Layer should only assert and de-assert this signal when M-RX is in STALL power mode. 0:STALL mode. 1:DEEP STALL mode." range="11" rwaccess="R/W"/> 
		<bitfield id="RES1" width="4" begin="10" end="7" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="10 - 7" rwaccess="R/W"/> 
		<bitfield id="DEBUG_SEL" width="7" begin="6" end="0" resetval="0x0" description="DEBUG_SEL   This field is RW - Debug signal group selection." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_VCONTROL" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHYCFG_VCONTROL" offset="0x1188" width="32" description="">
		<bitfield id="RES2" width="15" begin="31" end="17" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="31 - 17" rwaccess="R/W"/> 
		<bitfield id="VCONTROL_LA_SA_SEL" width="1" begin="16" end="16" resetval="0x0" description="VCONTROL_LA_SA_Sel  This field is RW - TX amplitude selection in VENDOR control mode." range="16" rwaccess="R/W"/> 
		<bitfield id="RES1" width="4" begin="15" end="12" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="VCONTROL_DEEMP_SEL" width="2" begin="11" end="10" resetval="0x0" description="VCONTROL_Deemp_Sel  This field is RW - TX deemphasis selection in VENDOR control mode." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="VCONTROL" width="10" begin="9" end="0" resetval="0x0" description="VCONTROL   This field is RW - VCONTROL test mode selection." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_BIST_CTRLPIN" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_BIST_CTRLPIN" offset="0x118C" width="32" description="">
		<bitfield id="MPHY_BIST_CTRLPIN" width="32" begin="31" end="0" resetval="0x0" description="MPHY_BIST_CTRLPIN  This field is RW. Control pins for VENDOR control mode. This is only for vendor internal use." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_SF_WD" acronym="P2A_WRAP__CFG_VBP__UFSHCI_REGS_MPHY_SF_WD" offset="0x1190" width="32" description="">
		<bitfield id="RES" width="29" begin="31" end="3" resetval="0x0" description="RES - Reserved   This field is reserved and RW - MPHY Configuration." range="31 - 3" rwaccess="R/W"/> 
		<bitfield id="SF_PLL_WATCHDOG_EN_MMIO" width="1" begin="2" end="2" resetval="0x0" description="SF_PLL_WATCHDOG_EN_mmio  This field is RW. Safety related, Enable PLL Watch Dog." range="2" rwaccess="R/W"/> 
		<bitfield id="SF_CDR0_WATCHDOG_EN_MMIO" width="1" begin="1" end="1" resetval="0x0" description="SF_CDR0_WATCHDOG_EN_mmio  This field is RW. Safety related, Enable CDR Watch Dog." range="1" rwaccess="R/W"/> 
		<bitfield id="SF_CDR1_WATCHDOG_EN_MMIO" width="1" begin="0" end="0" resetval="0x0" description="SF_CDR1_WATCHDOG_EN_mmio  This field is RW. Safety related, Enable CDR Watch Dog." range="0" rwaccess="R/W"/>
	</register>
</module>