INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
