//
// Generated by Bluespec Compiler, version untagged-g034050db (build 034050db)
//
//
// Ports:
// Name                         I/O  size props
// to_raw_mem_request_get         O   353
// RDY_to_raw_mem_request_get     O     1
// RDY_to_raw_mem_response_put    O     1
// get_to_console_get             O     8 reg
// RDY_get_to_console_get         O     1 reg
// RDY_put_from_console_put       O     1 reg
// status                         O     8 const
// RDY_set_verbosity              O     1 const
// RDY_set_watch_tohost           O     1 const
// mv_tohost_value                O    64 reg
// RDY_mv_tohost_value            O     1 const
// RDY_ma_ddr4_ready              O     1 const
// mv_status                      O     8
// cms_ifc_pc                     O    64
// cms_ifc_instr                  O    32 reg
// cms_ifc_performance_events     O    39
// cms_ifc_registers              O  4096
// master1_awid                   O     6
// master1_awaddr                 O    64
// master1_awlen                  O     8
// master1_awsize                 O     3
// master1_awburst                O     2
// master1_awlock                 O     1
// master1_awcache                O     4
// master1_awprot                 O     3
// master1_awqos                  O     4
// master1_awregion               O     4
// master1_awvalid                O     1
// master1_wdata                  O    64
// master1_wstrb                  O     8
// master1_wlast                  O     1
// master1_wvalid                 O     1
// master1_bready                 O     1
// master1_arid                   O     6
// master1_araddr                 O    64
// master1_arlen                  O     8
// master1_arsize                 O     3
// master1_arburst                O     2
// master1_arlock                 O     1
// master1_arcache                O     4
// master1_arprot                 O     3
// master1_arqos                  O     4
// master1_arregion               O     4
// master1_arvalid                O     1
// master1_rready                 O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// to_raw_mem_response_put        I   256
// put_from_console_put           I     8 reg
// set_verbosity_verbosity        I     4 reg
// set_verbosity_logdelay         I    64 reg
// set_watch_tohost_watch_tohost  I     1 reg
// set_watch_tohost_tohost_addr   I    64 reg
// cms_ifc_halt_cpu_state         I     1 reg
// master1_awready                I     1
// master1_wready                 I     1
// master1_bvalid                 I     1
// master1_bid                    I     6
// master1_bresp                  I     2
// master1_arready                I     1
// master1_rvalid                 I     1
// master1_rid                    I     6
// master1_rdata                  I    64
// master1_rresp                  I     2
// master1_rlast                  I     1
// EN_to_raw_mem_response_put     I     1
// EN_put_from_console_put        I     1
// EN_set_verbosity               I     1
// EN_set_watch_tohost            I     1
// EN_ma_ddr4_ready               I     1
// EN_cms_ifc_halt_cpu            I     1
// EN_to_raw_mem_request_get      I     1
// EN_get_to_console_get          I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoC_Top(CLK,
		 RST_N,

		 EN_to_raw_mem_request_get,
		 to_raw_mem_request_get,
		 RDY_to_raw_mem_request_get,

		 to_raw_mem_response_put,
		 EN_to_raw_mem_response_put,
		 RDY_to_raw_mem_response_put,

		 EN_get_to_console_get,
		 get_to_console_get,
		 RDY_get_to_console_get,

		 put_from_console_put,
		 EN_put_from_console_put,
		 RDY_put_from_console_put,

		 status,

		 set_verbosity_verbosity,
		 set_verbosity_logdelay,
		 EN_set_verbosity,
		 RDY_set_verbosity,

		 set_watch_tohost_watch_tohost,
		 set_watch_tohost_tohost_addr,
		 EN_set_watch_tohost,
		 RDY_set_watch_tohost,

		 mv_tohost_value,
		 RDY_mv_tohost_value,

		 EN_ma_ddr4_ready,
		 RDY_ma_ddr4_ready,

		 mv_status,

		 cms_ifc_pc,

		 cms_ifc_instr,

		 cms_ifc_performance_events,

		 cms_ifc_registers,

		 cms_ifc_halt_cpu_state,
		 EN_cms_ifc_halt_cpu,

		 master1_awid,

		 master1_awaddr,

		 master1_awlen,

		 master1_awsize,

		 master1_awburst,

		 master1_awlock,

		 master1_awcache,

		 master1_awprot,

		 master1_awqos,

		 master1_awregion,

		 master1_awvalid,

		 master1_awready,

		 master1_wdata,

		 master1_wstrb,

		 master1_wlast,

		 master1_wvalid,

		 master1_wready,

		 master1_bvalid,
		 master1_bid,
		 master1_bresp,

		 master1_bready,

		 master1_arid,

		 master1_araddr,

		 master1_arlen,

		 master1_arsize,

		 master1_arburst,

		 master1_arlock,

		 master1_arcache,

		 master1_arprot,

		 master1_arqos,

		 master1_arregion,

		 master1_arvalid,

		 master1_arready,

		 master1_rvalid,
		 master1_rid,
		 master1_rdata,
		 master1_rresp,
		 master1_rlast,

		 master1_rready);
  input  CLK;
  input  RST_N;

  // actionvalue method to_raw_mem_request_get
  input  EN_to_raw_mem_request_get;
  output [352 : 0] to_raw_mem_request_get;
  output RDY_to_raw_mem_request_get;

  // action method to_raw_mem_response_put
  input  [255 : 0] to_raw_mem_response_put;
  input  EN_to_raw_mem_response_put;
  output RDY_to_raw_mem_response_put;

  // actionvalue method get_to_console_get
  input  EN_get_to_console_get;
  output [7 : 0] get_to_console_get;
  output RDY_get_to_console_get;

  // action method put_from_console_put
  input  [7 : 0] put_from_console_put;
  input  EN_put_from_console_put;
  output RDY_put_from_console_put;

  // value method status
  output [7 : 0] status;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  [63 : 0] set_verbosity_logdelay;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method set_watch_tohost
  input  set_watch_tohost_watch_tohost;
  input  [63 : 0] set_watch_tohost_tohost_addr;
  input  EN_set_watch_tohost;
  output RDY_set_watch_tohost;

  // value method mv_tohost_value
  output [63 : 0] mv_tohost_value;
  output RDY_mv_tohost_value;

  // action method ma_ddr4_ready
  input  EN_ma_ddr4_ready;
  output RDY_ma_ddr4_ready;

  // value method mv_status
  output [7 : 0] mv_status;

  // value method cms_ifc_pc
  output [63 : 0] cms_ifc_pc;

  // value method cms_ifc_instr
  output [31 : 0] cms_ifc_instr;

  // value method cms_ifc_performance_events
  output [38 : 0] cms_ifc_performance_events;

  // value method cms_ifc_registers
  output [4095 : 0] cms_ifc_registers;

  // action method cms_ifc_halt_cpu
  input  cms_ifc_halt_cpu_state;
  input  EN_cms_ifc_halt_cpu;

  // value method master1_aw_awid
  output [5 : 0] master1_awid;

  // value method master1_aw_awaddr
  output [63 : 0] master1_awaddr;

  // value method master1_aw_awlen
  output [7 : 0] master1_awlen;

  // value method master1_aw_awsize
  output [2 : 0] master1_awsize;

  // value method master1_aw_awburst
  output [1 : 0] master1_awburst;

  // value method master1_aw_awlock
  output master1_awlock;

  // value method master1_aw_awcache
  output [3 : 0] master1_awcache;

  // value method master1_aw_awprot
  output [2 : 0] master1_awprot;

  // value method master1_aw_awqos
  output [3 : 0] master1_awqos;

  // value method master1_aw_awregion
  output [3 : 0] master1_awregion;

  // value method master1_aw_awuser

  // value method master1_aw_awvalid
  output master1_awvalid;

  // action method master1_aw_awready
  input  master1_awready;

  // value method master1_w_wdata
  output [63 : 0] master1_wdata;

  // value method master1_w_wstrb
  output [7 : 0] master1_wstrb;

  // value method master1_w_wlast
  output master1_wlast;

  // value method master1_w_wuser

  // value method master1_w_wvalid
  output master1_wvalid;

  // action method master1_w_wready
  input  master1_wready;

  // action method master1_b_bflit
  input  master1_bvalid;
  input  [5 : 0] master1_bid;
  input  [1 : 0] master1_bresp;

  // value method master1_b_bready
  output master1_bready;

  // value method master1_ar_arid
  output [5 : 0] master1_arid;

  // value method master1_ar_araddr
  output [63 : 0] master1_araddr;

  // value method master1_ar_arlen
  output [7 : 0] master1_arlen;

  // value method master1_ar_arsize
  output [2 : 0] master1_arsize;

  // value method master1_ar_arburst
  output [1 : 0] master1_arburst;

  // value method master1_ar_arlock
  output master1_arlock;

  // value method master1_ar_arcache
  output [3 : 0] master1_arcache;

  // value method master1_ar_arprot
  output [2 : 0] master1_arprot;

  // value method master1_ar_arqos
  output [3 : 0] master1_arqos;

  // value method master1_ar_arregion
  output [3 : 0] master1_arregion;

  // value method master1_ar_aruser

  // value method master1_ar_arvalid
  output master1_arvalid;

  // action method master1_ar_arready
  input  master1_arready;

  // action method master1_r_rflit
  input  master1_rvalid;
  input  [5 : 0] master1_rid;
  input  [63 : 0] master1_rdata;
  input  [1 : 0] master1_rresp;
  input  master1_rlast;

  // value method master1_r_rready
  output master1_rready;

  // signals for module outputs
  wire [4095 : 0] cms_ifc_registers;
  wire [352 : 0] to_raw_mem_request_get;
  wire [63 : 0] cms_ifc_pc,
		master1_araddr,
		master1_awaddr,
		master1_wdata,
		mv_tohost_value;
  wire [38 : 0] cms_ifc_performance_events;
  wire [31 : 0] cms_ifc_instr;
  wire [7 : 0] get_to_console_get,
	       master1_arlen,
	       master1_awlen,
	       master1_wstrb,
	       mv_status,
	       status;
  wire [5 : 0] master1_arid, master1_awid;
  wire [3 : 0] master1_arcache,
	       master1_arqos,
	       master1_arregion,
	       master1_awcache,
	       master1_awqos,
	       master1_awregion;
  wire [2 : 0] master1_arprot, master1_arsize, master1_awprot, master1_awsize;
  wire [1 : 0] master1_arburst, master1_awburst;
  wire RDY_get_to_console_get,
       RDY_ma_ddr4_ready,
       RDY_mv_tohost_value,
       RDY_put_from_console_put,
       RDY_set_verbosity,
       RDY_set_watch_tohost,
       RDY_to_raw_mem_request_get,
       RDY_to_raw_mem_response_put,
       master1_arlock,
       master1_arvalid,
       master1_awlock,
       master1_awvalid,
       master1_bready,
       master1_rready,
       master1_wlast,
       master1_wvalid;

  // inlined wires
  reg [173 : 0] bus_toDfltOutput$wget,
		bus_toOutput_0$wget,
		bus_toOutput_1$wget,
		bus_toOutput_2$wget;
  reg [99 : 0] bus_1_toDfltOutput$wget,
	       bus_1_toOutput_0$wget,
	       bus_1_toOutput_1$wget,
	       bus_1_toOutput_2$wget;
  reg [73 : 0] bus_1_toOutput_0_1$wget, bus_1_toOutput_1_1$wget;
  reg [8 : 0] bus_toOutput_0_1$wget, bus_toOutput_1_1$wget;
  wire [173 : 0] bus_split_0_doPut$wget,
		 bus_split_1_doPut$wget,
		 bus_split_2_doPut$wget;
  wire [172 : 0] bus_merged_0_outflit$wget, bus_merged_1_outflit$wget;
  wire [100 : 0] boot_rom_axi4_deburster_inSerial_shim_arff_rv$port0__write_1,
		 boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read,
		 boot_rom_axi4_deburster_inSerial_shim_arff_rv$port2__read,
		 boot_rom_axi4_deburster_inSerial_shim_awff_rv$port0__write_1,
		 boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read,
		 boot_rom_axi4_deburster_inSerial_shim_awff_rv$port2__read,
		 mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port0__write_1,
		 mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read,
		 mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port2__read,
		 mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port0__write_1,
		 mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read,
		 mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port2__read;
  wire [98 : 0] bus_merged_0_awug_peekWire$wget;
  wire [74 : 0] boot_rom_axi4_deburster_inSerial_shim_rff_rv$port0__write_1,
		boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read,
		boot_rom_axi4_deburster_inSerial_shim_rff_rv$port2__read,
		mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port0__write_1,
		mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read,
		mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port2__read;
  wire [73 : 0] boot_rom_axi4_deburster_inSerial_shim_wff_rv$port0__write_1,
		boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read,
		boot_rom_axi4_deburster_inSerial_shim_wff_rv$port2__read,
		mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port0__write_1,
		mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read,
		mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port2__read;
  wire [17 : 0] boot_rom_axi4_deburster_flitReceived$port0__write_1,
		boot_rom_axi4_deburster_flitReceived$port1__read,
		boot_rom_axi4_deburster_flitReceived$port2__read,
		boot_rom_axi4_deburster_flitReceived$port3__read,
		mem0_controller_axi4_deburster_flitReceived$port0__write_1,
		mem0_controller_axi4_deburster_flitReceived$port1__read,
		mem0_controller_axi4_deburster_flitReceived$port2__read,
		mem0_controller_axi4_deburster_flitReceived$port3__read;
  wire [9 : 0] boot_rom_axi4_deburster_inSerial_shim_bff_rv$port0__write_1,
	       boot_rom_axi4_deburster_inSerial_shim_bff_rv$port1__read,
	       boot_rom_axi4_deburster_inSerial_shim_bff_rv$port2__read,
	       mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port0__write_1,
	       mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port1__read,
	       mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port2__read;
  wire [7 : 0] boot_rom_axi4_deburster_readsSent$port0__write_1,
	       boot_rom_axi4_deburster_readsSent$port1__read,
	       boot_rom_axi4_deburster_readsSent$port2__read,
	       boot_rom_axi4_deburster_writesSent$port0__write_1,
	       boot_rom_axi4_deburster_writesSent$port1__read,
	       boot_rom_axi4_deburster_writesSent$port2__read,
	       mem0_controller_axi4_deburster_readsSent$port0__write_1,
	       mem0_controller_axi4_deburster_readsSent$port1__read,
	       mem0_controller_axi4_deburster_readsSent$port2__read,
	       mem0_controller_axi4_deburster_writesSent$port0__write_1,
	       mem0_controller_axi4_deburster_writesSent$port1__read,
	       mem0_controller_axi4_deburster_writesSent$port2__read;
  wire [2 : 0] bus_1_inputDest_0$wget,
	       bus_1_inputDest_1$wget,
	       bus_inputDest_0$wget,
	       bus_inputDest_1$wget;
  wire [1 : 0] boot_rom_axi4_deburster_inSerial_state$port0__write_1,
	       boot_rom_axi4_deburster_inSerial_state$port1__read,
	       boot_rom_axi4_deburster_inSerial_state$port1__write_1,
	       boot_rom_axi4_deburster_inSerial_state$port2__read,
	       bus_1_inputDest_0_1$wget,
	       bus_1_inputDest_1_1$wget,
	       bus_1_inputDest_2$wget,
	       bus_1_inputDest_3$wget,
	       bus_inputDest_0_1$wget,
	       bus_inputDest_1_1$wget,
	       bus_inputDest_2$wget,
	       bus_inputDest_3$wget,
	       mem0_controller_axi4_deburster_inSerial_state$port0__write_1,
	       mem0_controller_axi4_deburster_inSerial_state$port1__read,
	       mem0_controller_axi4_deburster_inSerial_state$port1__write_1,
	       mem0_controller_axi4_deburster_inSerial_state$port2__read;
  wire boot_rom_axi4_deburster_inSerial_shim_arff_rv$EN_port1__write,
       boot_rom_axi4_deburster_inSerial_shim_awff_rv$EN_port1__write,
       boot_rom_axi4_deburster_inSerial_state$EN_port0__write,
       boot_rom_axi4_deburster_inSerial_state$EN_port1__write,
       bus_1_selectInput_0$wget,
       bus_1_selectInput_0_1$wget,
       bus_1_selectInput_1$wget,
       bus_1_selectInput_1_1$wget,
       bus_1_selectInput_2$wget,
       bus_1_selectInput_3$wget,
       bus_1_toDfltOutput$whas,
       bus_1_toOutput_0$whas,
       bus_1_toOutput_0_1$whas,
       bus_1_toOutput_1$whas,
       bus_1_toOutput_1_1$whas,
       bus_1_toOutput_2$whas,
       bus_merged_0_doDrop$whas,
       bus_merged_1_doDrop$whas,
       bus_selectInput_0$wget,
       bus_selectInput_0_1$wget,
       bus_selectInput_1$wget,
       bus_selectInput_1_1$wget,
       bus_selectInput_2$wget,
       bus_selectInput_3$wget,
       bus_split_0_wug_putWire$whas,
       bus_split_1_wug_putWire$whas,
       bus_split_2_wug_putWire$whas,
       bus_toDfltOutput$whas,
       bus_toOutput_0$whas,
       bus_toOutput_0_1$whas,
       bus_toOutput_1$whas,
       bus_toOutput_1_1$whas,
       bus_toOutput_2$whas,
       core_mem_master_sig_arSig_src_dropWire$whas,
       core_mem_master_sig_awSig_src_dropWire$whas,
       core_mem_master_sig_bSig_snk_putWire$whas,
       core_mem_master_sig_rSig_snk_putWire$whas,
       core_mem_master_sig_wSig_src_dropWire$whas,
       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$EN_port1__write,
       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$EN_port1__write,
       mem0_controller_axi4_deburster_inSerial_state$EN_port0__write,
       mem0_controller_axi4_deburster_inSerial_state$EN_port1__write;

  // register boot_rom_axi4_deburster_flitReceived
  reg [17 : 0] boot_rom_axi4_deburster_flitReceived;
  wire [17 : 0] boot_rom_axi4_deburster_flitReceived$D_IN;
  wire boot_rom_axi4_deburster_flitReceived$EN;

  // register boot_rom_axi4_deburster_inSerial_lastWasRead
  reg boot_rom_axi4_deburster_inSerial_lastWasRead;
  wire boot_rom_axi4_deburster_inSerial_lastWasRead$D_IN,
       boot_rom_axi4_deburster_inSerial_lastWasRead$EN;

  // register boot_rom_axi4_deburster_inSerial_shim_arff_rv
  reg [100 : 0] boot_rom_axi4_deburster_inSerial_shim_arff_rv;
  wire [100 : 0] boot_rom_axi4_deburster_inSerial_shim_arff_rv$D_IN;
  wire boot_rom_axi4_deburster_inSerial_shim_arff_rv$EN;

  // register boot_rom_axi4_deburster_inSerial_shim_awff_rv
  reg [100 : 0] boot_rom_axi4_deburster_inSerial_shim_awff_rv;
  wire [100 : 0] boot_rom_axi4_deburster_inSerial_shim_awff_rv$D_IN;
  wire boot_rom_axi4_deburster_inSerial_shim_awff_rv$EN;

  // register boot_rom_axi4_deburster_inSerial_shim_bff_rv
  reg [9 : 0] boot_rom_axi4_deburster_inSerial_shim_bff_rv;
  wire [9 : 0] boot_rom_axi4_deburster_inSerial_shim_bff_rv$D_IN;
  wire boot_rom_axi4_deburster_inSerial_shim_bff_rv$EN;

  // register boot_rom_axi4_deburster_inSerial_shim_rff_rv
  reg [74 : 0] boot_rom_axi4_deburster_inSerial_shim_rff_rv;
  wire [74 : 0] boot_rom_axi4_deburster_inSerial_shim_rff_rv$D_IN;
  wire boot_rom_axi4_deburster_inSerial_shim_rff_rv$EN;

  // register boot_rom_axi4_deburster_inSerial_shim_wff_rv
  reg [73 : 0] boot_rom_axi4_deburster_inSerial_shim_wff_rv;
  wire [73 : 0] boot_rom_axi4_deburster_inSerial_shim_wff_rv$D_IN;
  wire boot_rom_axi4_deburster_inSerial_shim_wff_rv$EN;

  // register boot_rom_axi4_deburster_inSerial_state
  reg [1 : 0] boot_rom_axi4_deburster_inSerial_state;
  wire [1 : 0] boot_rom_axi4_deburster_inSerial_state$D_IN;
  wire boot_rom_axi4_deburster_inSerial_state$EN;

  // register boot_rom_axi4_deburster_readsSent
  reg [7 : 0] boot_rom_axi4_deburster_readsSent;
  wire [7 : 0] boot_rom_axi4_deburster_readsSent$D_IN;
  wire boot_rom_axi4_deburster_readsSent$EN;

  // register boot_rom_axi4_deburster_writesSent
  reg [7 : 0] boot_rom_axi4_deburster_writesSent;
  wire [7 : 0] boot_rom_axi4_deburster_writesSent$D_IN;
  wire boot_rom_axi4_deburster_writesSent$EN;

  // register bus_1_arbiter_firstHot
  reg bus_1_arbiter_firstHot;
  wire bus_1_arbiter_firstHot$D_IN, bus_1_arbiter_firstHot$EN;

  // register bus_1_arbiter_firstHot_1
  reg bus_1_arbiter_firstHot_1;
  wire bus_1_arbiter_firstHot_1$D_IN, bus_1_arbiter_firstHot_1$EN;

  // register bus_1_arbiter_lastSelect
  reg bus_1_arbiter_lastSelect;
  wire bus_1_arbiter_lastSelect$D_IN, bus_1_arbiter_lastSelect$EN;

  // register bus_1_arbiter_lastSelect_1
  reg bus_1_arbiter_lastSelect_1;
  wire bus_1_arbiter_lastSelect_1$D_IN, bus_1_arbiter_lastSelect_1$EN;

  // register bus_1_arbiter_lastSelect_1_1
  reg bus_1_arbiter_lastSelect_1_1;
  wire bus_1_arbiter_lastSelect_1_1$D_IN, bus_1_arbiter_lastSelect_1_1$EN;

  // register bus_1_arbiter_lastSelect_2
  reg bus_1_arbiter_lastSelect_2;
  wire bus_1_arbiter_lastSelect_2$D_IN, bus_1_arbiter_lastSelect_2$EN;

  // register bus_1_moreFlits
  reg [5 : 0] bus_1_moreFlits;
  wire [5 : 0] bus_1_moreFlits$D_IN;
  wire bus_1_moreFlits$EN;

  // register bus_1_moreFlits_1
  reg [6 : 0] bus_1_moreFlits_1;
  reg [6 : 0] bus_1_moreFlits_1$D_IN;
  wire bus_1_moreFlits_1$EN;

  // register bus_1_noRouteSlv_currentReq
  reg [99 : 0] bus_1_noRouteSlv_currentReq;
  wire [99 : 0] bus_1_noRouteSlv_currentReq$D_IN;
  wire bus_1_noRouteSlv_currentReq$EN;

  // register bus_1_noRouteSlv_flitCount
  reg [8 : 0] bus_1_noRouteSlv_flitCount;
  wire [8 : 0] bus_1_noRouteSlv_flitCount$D_IN;
  wire bus_1_noRouteSlv_flitCount$EN;

  // register bus_arbiter_firstHot
  reg bus_arbiter_firstHot;
  wire bus_arbiter_firstHot$D_IN, bus_arbiter_firstHot$EN;

  // register bus_arbiter_firstHot_1
  reg bus_arbiter_firstHot_1;
  wire bus_arbiter_firstHot_1$D_IN, bus_arbiter_firstHot_1$EN;

  // register bus_arbiter_lastSelect
  reg bus_arbiter_lastSelect;
  wire bus_arbiter_lastSelect$D_IN, bus_arbiter_lastSelect$EN;

  // register bus_arbiter_lastSelect_1
  reg bus_arbiter_lastSelect_1;
  wire bus_arbiter_lastSelect_1$D_IN, bus_arbiter_lastSelect_1$EN;

  // register bus_arbiter_lastSelect_1_1
  reg bus_arbiter_lastSelect_1_1;
  wire bus_arbiter_lastSelect_1_1$D_IN, bus_arbiter_lastSelect_1_1$EN;

  // register bus_arbiter_lastSelect_2
  reg bus_arbiter_lastSelect_2;
  wire bus_arbiter_lastSelect_2$D_IN, bus_arbiter_lastSelect_2$EN;

  // register bus_merged_0_flitLeft
  reg [7 : 0] bus_merged_0_flitLeft;
  wire [7 : 0] bus_merged_0_flitLeft$D_IN;
  wire bus_merged_0_flitLeft$EN;

  // register bus_merged_1_flitLeft
  reg [7 : 0] bus_merged_1_flitLeft;
  wire [7 : 0] bus_merged_1_flitLeft$D_IN;
  wire bus_merged_1_flitLeft$EN;

  // register bus_moreFlits
  reg [5 : 0] bus_moreFlits;
  reg [5 : 0] bus_moreFlits$D_IN;
  wire bus_moreFlits$EN;

  // register bus_moreFlits_1
  reg [6 : 0] bus_moreFlits_1;
  wire [6 : 0] bus_moreFlits_1$D_IN;
  wire bus_moreFlits_1$EN;

  // register bus_noRouteSlv_awidReg
  reg [6 : 0] bus_noRouteSlv_awidReg;
  wire [6 : 0] bus_noRouteSlv_awidReg$D_IN;
  wire bus_noRouteSlv_awidReg$EN;

  // register bus_split_0_flitLeft
  reg [7 : 0] bus_split_0_flitLeft;
  wire [7 : 0] bus_split_0_flitLeft$D_IN;
  wire bus_split_0_flitLeft$EN;

  // register bus_split_1_flitLeft
  reg [7 : 0] bus_split_1_flitLeft;
  wire [7 : 0] bus_split_1_flitLeft$D_IN;
  wire bus_split_1_flitLeft$EN;

  // register bus_split_2_flitLeft
  reg [7 : 0] bus_split_2_flitLeft;
  wire [7 : 0] bus_split_2_flitLeft$D_IN;
  wire bus_split_2_flitLeft$EN;

  // register mem0_controller_axi4_deburster_flitReceived
  reg [17 : 0] mem0_controller_axi4_deburster_flitReceived;
  wire [17 : 0] mem0_controller_axi4_deburster_flitReceived$D_IN;
  wire mem0_controller_axi4_deburster_flitReceived$EN;

  // register mem0_controller_axi4_deburster_inSerial_lastWasRead
  reg mem0_controller_axi4_deburster_inSerial_lastWasRead;
  wire mem0_controller_axi4_deburster_inSerial_lastWasRead$D_IN,
       mem0_controller_axi4_deburster_inSerial_lastWasRead$EN;

  // register mem0_controller_axi4_deburster_inSerial_shim_arff_rv
  reg [100 : 0] mem0_controller_axi4_deburster_inSerial_shim_arff_rv;
  wire [100 : 0] mem0_controller_axi4_deburster_inSerial_shim_arff_rv$D_IN;
  wire mem0_controller_axi4_deburster_inSerial_shim_arff_rv$EN;

  // register mem0_controller_axi4_deburster_inSerial_shim_awff_rv
  reg [100 : 0] mem0_controller_axi4_deburster_inSerial_shim_awff_rv;
  wire [100 : 0] mem0_controller_axi4_deburster_inSerial_shim_awff_rv$D_IN;
  wire mem0_controller_axi4_deburster_inSerial_shim_awff_rv$EN;

  // register mem0_controller_axi4_deburster_inSerial_shim_bff_rv
  reg [9 : 0] mem0_controller_axi4_deburster_inSerial_shim_bff_rv;
  wire [9 : 0] mem0_controller_axi4_deburster_inSerial_shim_bff_rv$D_IN;
  wire mem0_controller_axi4_deburster_inSerial_shim_bff_rv$EN;

  // register mem0_controller_axi4_deburster_inSerial_shim_rff_rv
  reg [74 : 0] mem0_controller_axi4_deburster_inSerial_shim_rff_rv;
  wire [74 : 0] mem0_controller_axi4_deburster_inSerial_shim_rff_rv$D_IN;
  wire mem0_controller_axi4_deburster_inSerial_shim_rff_rv$EN;

  // register mem0_controller_axi4_deburster_inSerial_shim_wff_rv
  reg [73 : 0] mem0_controller_axi4_deburster_inSerial_shim_wff_rv;
  wire [73 : 0] mem0_controller_axi4_deburster_inSerial_shim_wff_rv$D_IN;
  wire mem0_controller_axi4_deburster_inSerial_shim_wff_rv$EN;

  // register mem0_controller_axi4_deburster_inSerial_state
  reg [1 : 0] mem0_controller_axi4_deburster_inSerial_state;
  wire [1 : 0] mem0_controller_axi4_deburster_inSerial_state$D_IN;
  wire mem0_controller_axi4_deburster_inSerial_state$EN;

  // register mem0_controller_axi4_deburster_readsSent
  reg [7 : 0] mem0_controller_axi4_deburster_readsSent;
  wire [7 : 0] mem0_controller_axi4_deburster_readsSent$D_IN;
  wire mem0_controller_axi4_deburster_readsSent$EN;

  // register mem0_controller_axi4_deburster_writesSent
  reg [7 : 0] mem0_controller_axi4_deburster_writesSent;
  wire [7 : 0] mem0_controller_axi4_deburster_writesSent$D_IN;
  wire mem0_controller_axi4_deburster_writesSent$EN;

  // register rg_state
  reg [1 : 0] rg_state;
  wire [1 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // ports of submodule boot_rom
  wire [99 : 0] boot_rom$slave_ar_put_val, boot_rom$slave_aw_put_val;
  wire [73 : 0] boot_rom$slave_r_peek;
  wire [72 : 0] boot_rom$slave_w_put_val;
  wire [63 : 0] boot_rom$set_addr_map_addr_base,
		boot_rom$set_addr_map_addr_lim;
  wire [8 : 0] boot_rom$slave_b_peek;
  wire boot_rom$EN_set_addr_map,
       boot_rom$EN_slave_ar_put,
       boot_rom$EN_slave_aw_put,
       boot_rom$EN_slave_b_drop,
       boot_rom$EN_slave_r_drop,
       boot_rom$EN_slave_w_put,
       boot_rom$RDY_slave_ar_put,
       boot_rom$RDY_slave_aw_put,
       boot_rom$RDY_slave_b_drop,
       boot_rom$RDY_slave_b_peek,
       boot_rom$RDY_slave_r_drop,
       boot_rom$RDY_slave_r_peek,
       boot_rom$RDY_slave_w_put,
       boot_rom$slave_ar_canPut,
       boot_rom$slave_aw_canPut,
       boot_rom$slave_b_canPeek,
       boot_rom$slave_r_canPeek,
       boot_rom$slave_w_canPut;

  // ports of submodule boot_rom_axi4_deburster_countWriteRspFF
  wire [7 : 0] boot_rom_axi4_deburster_countWriteRspFF$D_IN,
	       boot_rom_axi4_deburster_countWriteRspFF$D_OUT;
  wire boot_rom_axi4_deburster_countWriteRspFF$CLR,
       boot_rom_axi4_deburster_countWriteRspFF$DEQ,
       boot_rom_axi4_deburster_countWriteRspFF$EMPTY_N,
       boot_rom_axi4_deburster_countWriteRspFF$ENQ,
       boot_rom_axi4_deburster_countWriteRspFF$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_inShim_arff
  wire [99 : 0] boot_rom_axi4_deburster_inShim_arff$D_IN,
		boot_rom_axi4_deburster_inShim_arff$D_OUT;
  wire boot_rom_axi4_deburster_inShim_arff$CLR,
       boot_rom_axi4_deburster_inShim_arff$DEQ,
       boot_rom_axi4_deburster_inShim_arff$EMPTY_N,
       boot_rom_axi4_deburster_inShim_arff$ENQ,
       boot_rom_axi4_deburster_inShim_arff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_inShim_awff
  wire [99 : 0] boot_rom_axi4_deburster_inShim_awff$D_IN,
		boot_rom_axi4_deburster_inShim_awff$D_OUT;
  wire boot_rom_axi4_deburster_inShim_awff$CLR,
       boot_rom_axi4_deburster_inShim_awff$DEQ,
       boot_rom_axi4_deburster_inShim_awff$EMPTY_N,
       boot_rom_axi4_deburster_inShim_awff$ENQ,
       boot_rom_axi4_deburster_inShim_awff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_inShim_bff
  wire [8 : 0] boot_rom_axi4_deburster_inShim_bff$D_IN,
	       boot_rom_axi4_deburster_inShim_bff$D_OUT;
  wire boot_rom_axi4_deburster_inShim_bff$CLR,
       boot_rom_axi4_deburster_inShim_bff$DEQ,
       boot_rom_axi4_deburster_inShim_bff$EMPTY_N,
       boot_rom_axi4_deburster_inShim_bff$ENQ,
       boot_rom_axi4_deburster_inShim_bff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_inShim_rff
  wire [73 : 0] boot_rom_axi4_deburster_inShim_rff$D_IN,
		boot_rom_axi4_deburster_inShim_rff$D_OUT;
  wire boot_rom_axi4_deburster_inShim_rff$CLR,
       boot_rom_axi4_deburster_inShim_rff$DEQ,
       boot_rom_axi4_deburster_inShim_rff$EMPTY_N,
       boot_rom_axi4_deburster_inShim_rff$ENQ,
       boot_rom_axi4_deburster_inShim_rff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_inShim_wff
  wire [72 : 0] boot_rom_axi4_deburster_inShim_wff$D_IN,
		boot_rom_axi4_deburster_inShim_wff$D_OUT;
  wire boot_rom_axi4_deburster_inShim_wff$CLR,
       boot_rom_axi4_deburster_inShim_wff$DEQ,
       boot_rom_axi4_deburster_inShim_wff$EMPTY_N,
       boot_rom_axi4_deburster_inShim_wff$ENQ,
       boot_rom_axi4_deburster_inShim_wff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_lastReadRspFF
  wire boot_rom_axi4_deburster_lastReadRspFF$CLR,
       boot_rom_axi4_deburster_lastReadRspFF$DEQ,
       boot_rom_axi4_deburster_lastReadRspFF$D_IN,
       boot_rom_axi4_deburster_lastReadRspFF$D_OUT,
       boot_rom_axi4_deburster_lastReadRspFF$EMPTY_N,
       boot_rom_axi4_deburster_lastReadRspFF$ENQ,
       boot_rom_axi4_deburster_lastReadRspFF$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_outShim_arff
  wire [99 : 0] boot_rom_axi4_deburster_outShim_arff$D_IN,
		boot_rom_axi4_deburster_outShim_arff$D_OUT;
  wire boot_rom_axi4_deburster_outShim_arff$CLR,
       boot_rom_axi4_deburster_outShim_arff$DEQ,
       boot_rom_axi4_deburster_outShim_arff$EMPTY_N,
       boot_rom_axi4_deburster_outShim_arff$ENQ,
       boot_rom_axi4_deburster_outShim_arff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_outShim_awff
  wire [99 : 0] boot_rom_axi4_deburster_outShim_awff$D_IN,
		boot_rom_axi4_deburster_outShim_awff$D_OUT;
  wire boot_rom_axi4_deburster_outShim_awff$CLR,
       boot_rom_axi4_deburster_outShim_awff$DEQ,
       boot_rom_axi4_deburster_outShim_awff$EMPTY_N,
       boot_rom_axi4_deburster_outShim_awff$ENQ,
       boot_rom_axi4_deburster_outShim_awff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_outShim_bff
  wire [8 : 0] boot_rom_axi4_deburster_outShim_bff$D_IN,
	       boot_rom_axi4_deburster_outShim_bff$D_OUT;
  wire boot_rom_axi4_deburster_outShim_bff$CLR,
       boot_rom_axi4_deburster_outShim_bff$DEQ,
       boot_rom_axi4_deburster_outShim_bff$EMPTY_N,
       boot_rom_axi4_deburster_outShim_bff$ENQ,
       boot_rom_axi4_deburster_outShim_bff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_outShim_rff
  wire [73 : 0] boot_rom_axi4_deburster_outShim_rff$D_IN,
		boot_rom_axi4_deburster_outShim_rff$D_OUT;
  wire boot_rom_axi4_deburster_outShim_rff$CLR,
       boot_rom_axi4_deburster_outShim_rff$DEQ,
       boot_rom_axi4_deburster_outShim_rff$EMPTY_N,
       boot_rom_axi4_deburster_outShim_rff$ENQ,
       boot_rom_axi4_deburster_outShim_rff$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_outShim_wff
  wire [72 : 0] boot_rom_axi4_deburster_outShim_wff$D_IN,
		boot_rom_axi4_deburster_outShim_wff$D_OUT;
  wire boot_rom_axi4_deburster_outShim_wff$CLR,
       boot_rom_axi4_deburster_outShim_wff$DEQ,
       boot_rom_axi4_deburster_outShim_wff$EMPTY_N,
       boot_rom_axi4_deburster_outShim_wff$ENQ,
       boot_rom_axi4_deburster_outShim_wff$FULL_N;

  // ports of submodule bus_merged_0_awff
  wire [98 : 0] bus_merged_0_awff$D_IN, bus_merged_0_awff$D_OUT;
  wire bus_merged_0_awff$CLR,
       bus_merged_0_awff$DEQ,
       bus_merged_0_awff$EMPTY_N,
       bus_merged_0_awff$ENQ,
       bus_merged_0_awff$FULL_N;

  // ports of submodule bus_merged_0_wff
  wire [72 : 0] bus_merged_0_wff$D_IN, bus_merged_0_wff$D_OUT;
  wire bus_merged_0_wff$CLR,
       bus_merged_0_wff$DEQ,
       bus_merged_0_wff$EMPTY_N,
       bus_merged_0_wff$ENQ,
       bus_merged_0_wff$FULL_N;

  // ports of submodule bus_merged_1_awff
  wire [98 : 0] bus_merged_1_awff$D_IN, bus_merged_1_awff$D_OUT;
  wire bus_merged_1_awff$CLR,
       bus_merged_1_awff$DEQ,
       bus_merged_1_awff$EMPTY_N,
       bus_merged_1_awff$ENQ,
       bus_merged_1_awff$FULL_N;

  // ports of submodule bus_merged_1_wff
  wire [72 : 0] bus_merged_1_wff$D_IN, bus_merged_1_wff$D_OUT;
  wire bus_merged_1_wff$CLR,
       bus_merged_1_wff$DEQ,
       bus_merged_1_wff$EMPTY_N,
       bus_merged_1_wff$ENQ,
       bus_merged_1_wff$FULL_N;

  // ports of submodule bus_noRouteSlv_rspFF
  wire [8 : 0] bus_noRouteSlv_rspFF$D_IN, bus_noRouteSlv_rspFF$D_OUT;
  wire bus_noRouteSlv_rspFF$CLR,
       bus_noRouteSlv_rspFF$DEQ,
       bus_noRouteSlv_rspFF$EMPTY_N,
       bus_noRouteSlv_rspFF$ENQ,
       bus_noRouteSlv_rspFF$FULL_N;

  // ports of submodule core
  wire [4095 : 0] core$cms_ifc_registers;
  wire [576 : 0] core$dma_server_w_put_val;
  wire [98 : 0] core$core_mem_master_ar_peek,
		core$core_mem_master_aw_peek,
		core$dma_server_ar_put_val,
		core$dma_server_aw_put_val;
  wire [97 : 0] core$cpu_imem_master_ar_peek, core$cpu_imem_master_aw_peek;
  wire [72 : 0] core$core_mem_master_r_put_val,
		core$core_mem_master_w_peek,
		core$cpu_imem_master_w_peek;
  wire [71 : 0] core$cpu_imem_master_r_put_val;
  wire [63 : 0] core$cms_ifc_pc,
		core$mv_tohost_value,
		core$set_verbosity_logdelay,
		core$set_watch_tohost_tohost_addr;
  wire [38 : 0] core$cms_ifc_performance_events;
  wire [31 : 0] core$cms_ifc_instr;
  wire [7 : 0] core$core_mem_master_b_put_val, core$mv_status;
  wire [6 : 0] core$cpu_imem_master_b_put_val;
  wire [3 : 0] core$set_verbosity_verbosity;
  wire core$EN_cms_ifc_halt_cpu,
       core$EN_core_mem_master_ar_drop,
       core$EN_core_mem_master_aw_drop,
       core$EN_core_mem_master_b_put,
       core$EN_core_mem_master_r_put,
       core$EN_core_mem_master_w_drop,
       core$EN_cpu_imem_master_ar_drop,
       core$EN_cpu_imem_master_aw_drop,
       core$EN_cpu_imem_master_b_put,
       core$EN_cpu_imem_master_r_put,
       core$EN_cpu_imem_master_w_drop,
       core$EN_cpu_reset_server_request_put,
       core$EN_cpu_reset_server_response_get,
       core$EN_dma_server_ar_put,
       core$EN_dma_server_aw_put,
       core$EN_dma_server_b_drop,
       core$EN_dma_server_r_drop,
       core$EN_dma_server_w_put,
       core$EN_ma_ddr4_ready,
       core$EN_set_verbosity,
       core$EN_set_watch_tohost,
       core$RDY_core_mem_master_ar_drop,
       core$RDY_core_mem_master_ar_peek,
       core$RDY_core_mem_master_aw_drop,
       core$RDY_core_mem_master_aw_peek,
       core$RDY_core_mem_master_b_put,
       core$RDY_core_mem_master_r_put,
       core$RDY_core_mem_master_w_drop,
       core$RDY_core_mem_master_w_peek,
       core$RDY_cpu_imem_master_ar_drop,
       core$RDY_cpu_imem_master_ar_peek,
       core$RDY_cpu_imem_master_aw_drop,
       core$RDY_cpu_imem_master_aw_peek,
       core$RDY_cpu_imem_master_b_put,
       core$RDY_cpu_imem_master_r_put,
       core$RDY_cpu_imem_master_w_drop,
       core$RDY_cpu_imem_master_w_peek,
       core$RDY_cpu_reset_server_request_put,
       core$RDY_cpu_reset_server_response_get,
       core$RDY_dma_server_b_drop,
       core$RDY_dma_server_b_peek,
       core$RDY_dma_server_r_drop,
       core$RDY_dma_server_r_peek,
       core$cms_ifc_halt_cpu_state,
       core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear,
       core$core_mem_master_ar_canPeek,
       core$core_mem_master_aw_canPeek,
       core$core_mem_master_b_canPut,
       core$core_mem_master_r_canPut,
       core$core_mem_master_w_canPeek,
       core$cpu_imem_master_ar_canPeek,
       core$cpu_imem_master_aw_canPeek,
       core$cpu_imem_master_b_canPut,
       core$cpu_imem_master_r_canPut,
       core$cpu_imem_master_w_canPeek,
       core$cpu_reset_server_request_put,
       core$dma_server_b_canPeek,
       core$dma_server_r_canPeek,
       core$nmi_req_set_not_clear,
       core$set_watch_tohost_watch_tohost;

  // ports of submodule mem0_controller
  wire [352 : 0] mem0_controller$to_raw_mem_request_get;
  wire [255 : 0] mem0_controller$to_raw_mem_response_put;
  wire [99 : 0] mem0_controller$slave_ar_put_val,
		mem0_controller$slave_aw_put_val;
  wire [73 : 0] mem0_controller$slave_r_peek;
  wire [72 : 0] mem0_controller$slave_w_put_val;
  wire [63 : 0] mem0_controller$set_addr_map_addr_base,
		mem0_controller$set_addr_map_addr_lim,
		mem0_controller$set_watch_tohost_tohost_addr;
  wire [8 : 0] mem0_controller$slave_b_peek;
  wire mem0_controller$EN_server_reset_request_put,
       mem0_controller$EN_server_reset_response_get,
       mem0_controller$EN_set_addr_map,
       mem0_controller$EN_set_watch_tohost,
       mem0_controller$EN_slave_ar_put,
       mem0_controller$EN_slave_aw_put,
       mem0_controller$EN_slave_b_drop,
       mem0_controller$EN_slave_r_drop,
       mem0_controller$EN_slave_w_put,
       mem0_controller$EN_to_raw_mem_request_get,
       mem0_controller$EN_to_raw_mem_response_put,
       mem0_controller$RDY_server_reset_request_put,
       mem0_controller$RDY_server_reset_response_get,
       mem0_controller$RDY_set_addr_map,
       mem0_controller$RDY_slave_ar_put,
       mem0_controller$RDY_slave_aw_put,
       mem0_controller$RDY_slave_b_drop,
       mem0_controller$RDY_slave_b_peek,
       mem0_controller$RDY_slave_r_drop,
       mem0_controller$RDY_slave_r_peek,
       mem0_controller$RDY_slave_w_put,
       mem0_controller$RDY_to_raw_mem_request_get,
       mem0_controller$RDY_to_raw_mem_response_put,
       mem0_controller$set_watch_tohost_watch_tohost,
       mem0_controller$slave_ar_canPut,
       mem0_controller$slave_aw_canPut,
       mem0_controller$slave_b_canPeek,
       mem0_controller$slave_r_canPeek,
       mem0_controller$slave_w_canPut;

  // ports of submodule mem0_controller_axi4_deburster_countWriteRspFF
  wire [7 : 0] mem0_controller_axi4_deburster_countWriteRspFF$D_IN,
	       mem0_controller_axi4_deburster_countWriteRspFF$D_OUT;
  wire mem0_controller_axi4_deburster_countWriteRspFF$CLR,
       mem0_controller_axi4_deburster_countWriteRspFF$DEQ,
       mem0_controller_axi4_deburster_countWriteRspFF$EMPTY_N,
       mem0_controller_axi4_deburster_countWriteRspFF$ENQ,
       mem0_controller_axi4_deburster_countWriteRspFF$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_inShim_arff
  wire [99 : 0] mem0_controller_axi4_deburster_inShim_arff$D_IN,
		mem0_controller_axi4_deburster_inShim_arff$D_OUT;
  wire mem0_controller_axi4_deburster_inShim_arff$CLR,
       mem0_controller_axi4_deburster_inShim_arff$DEQ,
       mem0_controller_axi4_deburster_inShim_arff$EMPTY_N,
       mem0_controller_axi4_deburster_inShim_arff$ENQ,
       mem0_controller_axi4_deburster_inShim_arff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_inShim_awff
  wire [99 : 0] mem0_controller_axi4_deburster_inShim_awff$D_IN,
		mem0_controller_axi4_deburster_inShim_awff$D_OUT;
  wire mem0_controller_axi4_deburster_inShim_awff$CLR,
       mem0_controller_axi4_deburster_inShim_awff$DEQ,
       mem0_controller_axi4_deburster_inShim_awff$EMPTY_N,
       mem0_controller_axi4_deburster_inShim_awff$ENQ,
       mem0_controller_axi4_deburster_inShim_awff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_inShim_bff
  wire [8 : 0] mem0_controller_axi4_deburster_inShim_bff$D_IN,
	       mem0_controller_axi4_deburster_inShim_bff$D_OUT;
  wire mem0_controller_axi4_deburster_inShim_bff$CLR,
       mem0_controller_axi4_deburster_inShim_bff$DEQ,
       mem0_controller_axi4_deburster_inShim_bff$EMPTY_N,
       mem0_controller_axi4_deburster_inShim_bff$ENQ,
       mem0_controller_axi4_deburster_inShim_bff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_inShim_rff
  wire [73 : 0] mem0_controller_axi4_deburster_inShim_rff$D_IN,
		mem0_controller_axi4_deburster_inShim_rff$D_OUT;
  wire mem0_controller_axi4_deburster_inShim_rff$CLR,
       mem0_controller_axi4_deburster_inShim_rff$DEQ,
       mem0_controller_axi4_deburster_inShim_rff$EMPTY_N,
       mem0_controller_axi4_deburster_inShim_rff$ENQ,
       mem0_controller_axi4_deburster_inShim_rff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_inShim_wff
  wire [72 : 0] mem0_controller_axi4_deburster_inShim_wff$D_IN,
		mem0_controller_axi4_deburster_inShim_wff$D_OUT;
  wire mem0_controller_axi4_deburster_inShim_wff$CLR,
       mem0_controller_axi4_deburster_inShim_wff$DEQ,
       mem0_controller_axi4_deburster_inShim_wff$EMPTY_N,
       mem0_controller_axi4_deburster_inShim_wff$ENQ,
       mem0_controller_axi4_deburster_inShim_wff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_lastReadRspFF
  wire mem0_controller_axi4_deburster_lastReadRspFF$CLR,
       mem0_controller_axi4_deburster_lastReadRspFF$DEQ,
       mem0_controller_axi4_deburster_lastReadRspFF$D_IN,
       mem0_controller_axi4_deburster_lastReadRspFF$D_OUT,
       mem0_controller_axi4_deburster_lastReadRspFF$EMPTY_N,
       mem0_controller_axi4_deburster_lastReadRspFF$ENQ,
       mem0_controller_axi4_deburster_lastReadRspFF$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_outShim_arff
  wire [99 : 0] mem0_controller_axi4_deburster_outShim_arff$D_IN,
		mem0_controller_axi4_deburster_outShim_arff$D_OUT;
  wire mem0_controller_axi4_deburster_outShim_arff$CLR,
       mem0_controller_axi4_deburster_outShim_arff$DEQ,
       mem0_controller_axi4_deburster_outShim_arff$EMPTY_N,
       mem0_controller_axi4_deburster_outShim_arff$ENQ,
       mem0_controller_axi4_deburster_outShim_arff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_outShim_awff
  wire [99 : 0] mem0_controller_axi4_deburster_outShim_awff$D_IN,
		mem0_controller_axi4_deburster_outShim_awff$D_OUT;
  wire mem0_controller_axi4_deburster_outShim_awff$CLR,
       mem0_controller_axi4_deburster_outShim_awff$DEQ,
       mem0_controller_axi4_deburster_outShim_awff$EMPTY_N,
       mem0_controller_axi4_deburster_outShim_awff$ENQ,
       mem0_controller_axi4_deburster_outShim_awff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_outShim_bff
  wire [8 : 0] mem0_controller_axi4_deburster_outShim_bff$D_IN,
	       mem0_controller_axi4_deburster_outShim_bff$D_OUT;
  wire mem0_controller_axi4_deburster_outShim_bff$CLR,
       mem0_controller_axi4_deburster_outShim_bff$DEQ,
       mem0_controller_axi4_deburster_outShim_bff$EMPTY_N,
       mem0_controller_axi4_deburster_outShim_bff$ENQ,
       mem0_controller_axi4_deburster_outShim_bff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_outShim_rff
  wire [73 : 0] mem0_controller_axi4_deburster_outShim_rff$D_IN,
		mem0_controller_axi4_deburster_outShim_rff$D_OUT;
  wire mem0_controller_axi4_deburster_outShim_rff$CLR,
       mem0_controller_axi4_deburster_outShim_rff$DEQ,
       mem0_controller_axi4_deburster_outShim_rff$EMPTY_N,
       mem0_controller_axi4_deburster_outShim_rff$ENQ,
       mem0_controller_axi4_deburster_outShim_rff$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_outShim_wff
  wire [72 : 0] mem0_controller_axi4_deburster_outShim_wff$D_IN,
		mem0_controller_axi4_deburster_outShim_wff$D_OUT;
  wire mem0_controller_axi4_deburster_outShim_wff$CLR,
       mem0_controller_axi4_deburster_outShim_wff$DEQ,
       mem0_controller_axi4_deburster_outShim_wff$EMPTY_N,
       mem0_controller_axi4_deburster_outShim_wff$ENQ,
       mem0_controller_axi4_deburster_outShim_wff$FULL_N;

  // ports of submodule soc_map
  wire [127 : 0] soc_map$m_boot_rom_addr_range,
		 soc_map$m_mem0_controller_addr_range,
		 soc_map$m_uart0_addr_range;
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr;

  // ports of submodule uart0
  wire [99 : 0] uart0$slave_ar_put_val, uart0$slave_aw_put_val;
  wire [73 : 0] uart0$slave_r_peek;
  wire [72 : 0] uart0$slave_w_put_val;
  wire [63 : 0] uart0$set_addr_map_addr_base, uart0$set_addr_map_addr_lim;
  wire [8 : 0] uart0$slave_b_peek;
  wire [7 : 0] uart0$get_to_console_get, uart0$put_from_console_put;
  wire uart0$EN_get_to_console_get,
       uart0$EN_put_from_console_put,
       uart0$EN_server_reset_request_put,
       uart0$EN_server_reset_response_get,
       uart0$EN_set_addr_map,
       uart0$EN_slave_ar_put,
       uart0$EN_slave_aw_put,
       uart0$EN_slave_b_drop,
       uart0$EN_slave_r_drop,
       uart0$EN_slave_w_put,
       uart0$RDY_get_to_console_get,
       uart0$RDY_put_from_console_put,
       uart0$RDY_server_reset_request_put,
       uart0$RDY_server_reset_response_get,
       uart0$RDY_slave_ar_put,
       uart0$RDY_slave_aw_put,
       uart0$RDY_slave_b_drop,
       uart0$RDY_slave_b_peek,
       uart0$RDY_slave_r_drop,
       uart0$RDY_slave_r_peek,
       uart0$RDY_slave_w_put,
       uart0$intr,
       uart0$slave_ar_canPut,
       uart0$slave_aw_canPut,
       uart0$slave_b_canPeek,
       uart0$slave_r_canPeek,
       uart0$slave_w_canPut;

  // rule scheduling signals
  wire CAN_FIRE_RL_boot_rom_axi4_deburster_consume_bresp,
       CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_req,
       CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp,
       CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req,
       CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR,
       CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW,
       CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB,
       CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR,
       CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW,
       CAN_FIRE_RL_boot_rom_axi4_deburster_produce_bresp,
       CAN_FIRE_RL_bus_1_arbitrate,
       CAN_FIRE_RL_bus_1_arbitrate_1,
       CAN_FIRE_RL_bus_1_arbitration_fail,
       CAN_FIRE_RL_bus_1_arbitration_fail_1,
       CAN_FIRE_RL_bus_1_arbitration_fail_2,
       CAN_FIRE_RL_bus_1_arbitration_fail_3,
       CAN_FIRE_RL_bus_1_arbitration_fail_4,
       CAN_FIRE_RL_bus_1_arbitration_fail_5,
       CAN_FIRE_RL_bus_1_dflt_output_selected,
       CAN_FIRE_RL_bus_1_input_first_flit,
       CAN_FIRE_RL_bus_1_input_first_flit_1,
       CAN_FIRE_RL_bus_1_input_first_flit_2,
       CAN_FIRE_RL_bus_1_input_first_flit_3,
       CAN_FIRE_RL_bus_1_input_first_flit_4,
       CAN_FIRE_RL_bus_1_input_first_flit_5,
       CAN_FIRE_RL_bus_1_input_follow_flit,
       CAN_FIRE_RL_bus_1_input_follow_flit_1,
       CAN_FIRE_RL_bus_1_input_follow_flit_2,
       CAN_FIRE_RL_bus_1_input_follow_flit_3,
       CAN_FIRE_RL_bus_1_input_follow_flit_4,
       CAN_FIRE_RL_bus_1_input_follow_flit_5,
       CAN_FIRE_RL_bus_1_legal_destination_fail_2,
       CAN_FIRE_RL_bus_1_legal_destination_fail_3,
       CAN_FIRE_RL_bus_1_legal_destination_fail_4,
       CAN_FIRE_RL_bus_1_legal_destination_fail_5,
       CAN_FIRE_RL_bus_1_output_selected,
       CAN_FIRE_RL_bus_1_output_selected_1,
       CAN_FIRE_RL_bus_1_output_selected_2,
       CAN_FIRE_RL_bus_1_output_selected_3,
       CAN_FIRE_RL_bus_1_output_selected_4,
       CAN_FIRE_RL_bus_1_set_dflt_output_canPut_wire,
       CAN_FIRE_RL_bus_1_set_input_canPeek_wire,
       CAN_FIRE_RL_bus_1_set_input_canPeek_wire_1,
       CAN_FIRE_RL_bus_1_set_input_canPeek_wire_2,
       CAN_FIRE_RL_bus_1_set_input_canPeek_wire_3,
       CAN_FIRE_RL_bus_1_set_input_canPeek_wire_4,
       CAN_FIRE_RL_bus_1_set_input_canPeek_wire_5,
       CAN_FIRE_RL_bus_1_set_input_peek_wires,
       CAN_FIRE_RL_bus_1_set_input_peek_wires_1,
       CAN_FIRE_RL_bus_1_set_input_peek_wires_2,
       CAN_FIRE_RL_bus_1_set_input_peek_wires_3,
       CAN_FIRE_RL_bus_1_set_input_peek_wires_4,
       CAN_FIRE_RL_bus_1_set_input_peek_wires_5,
       CAN_FIRE_RL_bus_1_set_output_canPut_wire,
       CAN_FIRE_RL_bus_1_set_output_canPut_wire_1,
       CAN_FIRE_RL_bus_1_set_output_canPut_wire_2,
       CAN_FIRE_RL_bus_1_set_output_canPut_wire_3,
       CAN_FIRE_RL_bus_1_set_output_canPut_wire_4,
       CAN_FIRE_RL_bus_arbitrate,
       CAN_FIRE_RL_bus_arbitrate_1,
       CAN_FIRE_RL_bus_arbitration_fail,
       CAN_FIRE_RL_bus_arbitration_fail_1,
       CAN_FIRE_RL_bus_arbitration_fail_2,
       CAN_FIRE_RL_bus_arbitration_fail_3,
       CAN_FIRE_RL_bus_arbitration_fail_4,
       CAN_FIRE_RL_bus_arbitration_fail_5,
       CAN_FIRE_RL_bus_dflt_output_selected,
       CAN_FIRE_RL_bus_input_first_flit,
       CAN_FIRE_RL_bus_input_first_flit_1,
       CAN_FIRE_RL_bus_input_first_flit_2,
       CAN_FIRE_RL_bus_input_first_flit_3,
       CAN_FIRE_RL_bus_input_first_flit_4,
       CAN_FIRE_RL_bus_input_first_flit_5,
       CAN_FIRE_RL_bus_input_follow_flit,
       CAN_FIRE_RL_bus_input_follow_flit_1,
       CAN_FIRE_RL_bus_input_follow_flit_2,
       CAN_FIRE_RL_bus_input_follow_flit_3,
       CAN_FIRE_RL_bus_input_follow_flit_4,
       CAN_FIRE_RL_bus_input_follow_flit_5,
       CAN_FIRE_RL_bus_legal_destination_fail_2,
       CAN_FIRE_RL_bus_legal_destination_fail_3,
       CAN_FIRE_RL_bus_legal_destination_fail_4,
       CAN_FIRE_RL_bus_legal_destination_fail_5,
       CAN_FIRE_RL_bus_merged_0_awFlit,
       CAN_FIRE_RL_bus_merged_0_awug_doDrop,
       CAN_FIRE_RL_bus_merged_0_awug_setCanPeek,
       CAN_FIRE_RL_bus_merged_0_awug_setPeek,
       CAN_FIRE_RL_bus_merged_0_awug_warnDoDrop,
       CAN_FIRE_RL_bus_merged_0_genFirst,
       CAN_FIRE_RL_bus_merged_0_genOther,
       CAN_FIRE_RL_bus_merged_0_passFlit,
       CAN_FIRE_RL_bus_merged_0_wFlit,
       CAN_FIRE_RL_bus_merged_0_wug_doDrop,
       CAN_FIRE_RL_bus_merged_0_wug_setCanPeek,
       CAN_FIRE_RL_bus_merged_0_wug_setPeek,
       CAN_FIRE_RL_bus_merged_0_wug_warnDoDrop,
       CAN_FIRE_RL_bus_merged_1_awFlit,
       CAN_FIRE_RL_bus_merged_1_awug_doDrop,
       CAN_FIRE_RL_bus_merged_1_awug_setCanPeek,
       CAN_FIRE_RL_bus_merged_1_awug_setPeek,
       CAN_FIRE_RL_bus_merged_1_awug_warnDoDrop,
       CAN_FIRE_RL_bus_merged_1_genFirst,
       CAN_FIRE_RL_bus_merged_1_genOther,
       CAN_FIRE_RL_bus_merged_1_passFlit,
       CAN_FIRE_RL_bus_merged_1_wFlit,
       CAN_FIRE_RL_bus_merged_1_wug_doDrop,
       CAN_FIRE_RL_bus_merged_1_wug_setCanPeek,
       CAN_FIRE_RL_bus_merged_1_wug_setPeek,
       CAN_FIRE_RL_bus_merged_1_wug_warnDoDrop,
       CAN_FIRE_RL_bus_output_selected,
       CAN_FIRE_RL_bus_output_selected_1,
       CAN_FIRE_RL_bus_output_selected_2,
       CAN_FIRE_RL_bus_output_selected_3,
       CAN_FIRE_RL_bus_output_selected_4,
       CAN_FIRE_RL_bus_set_dflt_output_canPut_wire,
       CAN_FIRE_RL_bus_set_input_canPeek_wire,
       CAN_FIRE_RL_bus_set_input_canPeek_wire_1,
       CAN_FIRE_RL_bus_set_input_canPeek_wire_2,
       CAN_FIRE_RL_bus_set_input_canPeek_wire_3,
       CAN_FIRE_RL_bus_set_input_canPeek_wire_4,
       CAN_FIRE_RL_bus_set_input_canPeek_wire_5,
       CAN_FIRE_RL_bus_set_input_peek_wires,
       CAN_FIRE_RL_bus_set_input_peek_wires_1,
       CAN_FIRE_RL_bus_set_input_peek_wires_2,
       CAN_FIRE_RL_bus_set_input_peek_wires_3,
       CAN_FIRE_RL_bus_set_input_peek_wires_4,
       CAN_FIRE_RL_bus_set_input_peek_wires_5,
       CAN_FIRE_RL_bus_set_output_canPut_wire,
       CAN_FIRE_RL_bus_set_output_canPut_wire_1,
       CAN_FIRE_RL_bus_set_output_canPut_wire_2,
       CAN_FIRE_RL_bus_set_output_canPut_wire_3,
       CAN_FIRE_RL_bus_set_output_canPut_wire_4,
       CAN_FIRE_RL_bus_split_0_awug_doPut,
       CAN_FIRE_RL_bus_split_0_awug_setCanPut,
       CAN_FIRE_RL_bus_split_0_awug_warnDoPut,
       CAN_FIRE_RL_bus_split_0_putFirst,
       CAN_FIRE_RL_bus_split_0_putOther,
       CAN_FIRE_RL_bus_split_0_wug_doPut,
       CAN_FIRE_RL_bus_split_0_wug_setCanPut,
       CAN_FIRE_RL_bus_split_0_wug_warnDoPut,
       CAN_FIRE_RL_bus_split_1_awug_doPut,
       CAN_FIRE_RL_bus_split_1_awug_setCanPut,
       CAN_FIRE_RL_bus_split_1_awug_warnDoPut,
       CAN_FIRE_RL_bus_split_1_putFirst,
       CAN_FIRE_RL_bus_split_1_putOther,
       CAN_FIRE_RL_bus_split_1_wug_doPut,
       CAN_FIRE_RL_bus_split_1_wug_setCanPut,
       CAN_FIRE_RL_bus_split_1_wug_warnDoPut,
       CAN_FIRE_RL_bus_split_2_awug_doPut,
       CAN_FIRE_RL_bus_split_2_awug_setCanPut,
       CAN_FIRE_RL_bus_split_2_awug_warnDoPut,
       CAN_FIRE_RL_bus_split_2_putFirst,
       CAN_FIRE_RL_bus_split_2_putOther,
       CAN_FIRE_RL_bus_split_2_wug_doPut,
       CAN_FIRE_RL_bus_split_2_wug_setCanPut,
       CAN_FIRE_RL_bus_split_2_wug_warnDoPut,
       CAN_FIRE_RL_connect,
       CAN_FIRE_RL_connect_1,
       CAN_FIRE_RL_connect_10,
       CAN_FIRE_RL_connect_11,
       CAN_FIRE_RL_connect_12,
       CAN_FIRE_RL_connect_13,
       CAN_FIRE_RL_connect_14,
       CAN_FIRE_RL_connect_2,
       CAN_FIRE_RL_connect_3,
       CAN_FIRE_RL_connect_4,
       CAN_FIRE_RL_connect_5,
       CAN_FIRE_RL_connect_6,
       CAN_FIRE_RL_connect_7,
       CAN_FIRE_RL_connect_8,
       CAN_FIRE_RL_connect_9,
       CAN_FIRE_RL_core_mem_master_sig_arSig_src_doDrop,
       CAN_FIRE_RL_core_mem_master_sig_arSig_src_setCanPeek,
       CAN_FIRE_RL_core_mem_master_sig_arSig_src_setPeek,
       CAN_FIRE_RL_core_mem_master_sig_arSig_src_warnDoDrop,
       CAN_FIRE_RL_core_mem_master_sig_awSig_src_doDrop,
       CAN_FIRE_RL_core_mem_master_sig_awSig_src_setCanPeek,
       CAN_FIRE_RL_core_mem_master_sig_awSig_src_setPeek,
       CAN_FIRE_RL_core_mem_master_sig_awSig_src_warnDoDrop,
       CAN_FIRE_RL_core_mem_master_sig_bSig_snk_doPut,
       CAN_FIRE_RL_core_mem_master_sig_bSig_snk_setCanPut,
       CAN_FIRE_RL_core_mem_master_sig_bSig_snk_warnDoPut,
       CAN_FIRE_RL_core_mem_master_sig_rSig_snk_doPut,
       CAN_FIRE_RL_core_mem_master_sig_rSig_snk_setCanPut,
       CAN_FIRE_RL_core_mem_master_sig_rSig_snk_warnDoPut,
       CAN_FIRE_RL_core_mem_master_sig_wSig_src_doDrop,
       CAN_FIRE_RL_core_mem_master_sig_wSig_src_setCanPeek,
       CAN_FIRE_RL_core_mem_master_sig_wSig_src_setPeek,
       CAN_FIRE_RL_core_mem_master_sig_wSig_src_warnDoDrop,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_consume_bresp,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp,
       CAN_FIRE_RL_rl_connect_external_interrupt_requests,
       CAN_FIRE_RL_rl_reset_complete_initial,
       CAN_FIRE_RL_rl_reset_start_initial,
       CAN_FIRE_RL_ug_snk_1_1_doPut,
       CAN_FIRE_RL_ug_snk_1_1_setCanPut,
       CAN_FIRE_RL_ug_snk_1_1_warnDoPut,
       CAN_FIRE_RL_ug_snk_1_2_doPut,
       CAN_FIRE_RL_ug_snk_1_2_setCanPut,
       CAN_FIRE_RL_ug_snk_1_2_warnDoPut,
       CAN_FIRE_RL_ug_snk_1_3_doPut,
       CAN_FIRE_RL_ug_snk_1_3_setCanPut,
       CAN_FIRE_RL_ug_snk_1_3_warnDoPut,
       CAN_FIRE_RL_ug_snk_1_4_doPut,
       CAN_FIRE_RL_ug_snk_1_4_setCanPut,
       CAN_FIRE_RL_ug_snk_1_4_warnDoPut,
       CAN_FIRE_RL_ug_snk_1_doPut,
       CAN_FIRE_RL_ug_snk_1_doPut_1,
       CAN_FIRE_RL_ug_snk_1_setCanPut,
       CAN_FIRE_RL_ug_snk_1_setCanPut_1,
       CAN_FIRE_RL_ug_snk_1_warnDoPut,
       CAN_FIRE_RL_ug_snk_1_warnDoPut_1,
       CAN_FIRE_RL_ug_snk_2_1_doPut,
       CAN_FIRE_RL_ug_snk_2_1_setCanPut,
       CAN_FIRE_RL_ug_snk_2_1_warnDoPut,
       CAN_FIRE_RL_ug_snk_2_2_doPut,
       CAN_FIRE_RL_ug_snk_2_2_setCanPut,
       CAN_FIRE_RL_ug_snk_2_2_warnDoPut,
       CAN_FIRE_RL_ug_snk_2_3_doPut,
       CAN_FIRE_RL_ug_snk_2_3_setCanPut,
       CAN_FIRE_RL_ug_snk_2_3_warnDoPut,
       CAN_FIRE_RL_ug_snk_2_4_doPut,
       CAN_FIRE_RL_ug_snk_2_4_setCanPut,
       CAN_FIRE_RL_ug_snk_2_4_warnDoPut,
       CAN_FIRE_RL_ug_snk_2_doPut_1,
       CAN_FIRE_RL_ug_snk_2_setCanPut,
       CAN_FIRE_RL_ug_snk_2_setCanPut_1,
       CAN_FIRE_RL_ug_snk_2_warnDoPut_1,
       CAN_FIRE_RL_ug_snk_3_doPut,
       CAN_FIRE_RL_ug_snk_3_setCanPut,
       CAN_FIRE_RL_ug_snk_3_warnDoPut,
       CAN_FIRE_RL_ug_snk_4_setCanPut,
       CAN_FIRE_RL_ug_snk_doPut,
       CAN_FIRE_RL_ug_snk_setCanPut,
       CAN_FIRE_RL_ug_snk_warnDoPut,
       CAN_FIRE_RL_ug_src_1_1_doDrop,
       CAN_FIRE_RL_ug_src_1_1_setCanPeek,
       CAN_FIRE_RL_ug_src_1_1_setPeek,
       CAN_FIRE_RL_ug_src_1_1_warnDoDrop,
       CAN_FIRE_RL_ug_src_1_2_doDrop,
       CAN_FIRE_RL_ug_src_1_2_setCanPeek,
       CAN_FIRE_RL_ug_src_1_2_setPeek,
       CAN_FIRE_RL_ug_src_1_2_warnDoDrop,
       CAN_FIRE_RL_ug_src_1_3_doDrop,
       CAN_FIRE_RL_ug_src_1_3_setCanPeek,
       CAN_FIRE_RL_ug_src_1_3_setPeek,
       CAN_FIRE_RL_ug_src_1_3_warnDoDrop,
       CAN_FIRE_RL_ug_src_1_4_doDrop,
       CAN_FIRE_RL_ug_src_1_4_setCanPeek,
       CAN_FIRE_RL_ug_src_1_4_setPeek,
       CAN_FIRE_RL_ug_src_1_4_warnDoDrop,
       CAN_FIRE_RL_ug_src_1_doDrop_1,
       CAN_FIRE_RL_ug_src_1_setCanPeek,
       CAN_FIRE_RL_ug_src_1_setCanPeek_1,
       CAN_FIRE_RL_ug_src_1_setPeek_1,
       CAN_FIRE_RL_ug_src_1_warnDoDrop,
       CAN_FIRE_RL_ug_src_1_warnDoDrop_1,
       CAN_FIRE_RL_ug_src_2_1_doDrop,
       CAN_FIRE_RL_ug_src_2_1_setCanPeek,
       CAN_FIRE_RL_ug_src_2_1_setPeek,
       CAN_FIRE_RL_ug_src_2_1_warnDoDrop,
       CAN_FIRE_RL_ug_src_2_2_doDrop,
       CAN_FIRE_RL_ug_src_2_2_setCanPeek,
       CAN_FIRE_RL_ug_src_2_2_setPeek,
       CAN_FIRE_RL_ug_src_2_2_warnDoDrop,
       CAN_FIRE_RL_ug_src_2_3_doDrop,
       CAN_FIRE_RL_ug_src_2_3_setCanPeek,
       CAN_FIRE_RL_ug_src_2_3_setPeek,
       CAN_FIRE_RL_ug_src_2_3_warnDoDrop,
       CAN_FIRE_RL_ug_src_2_4_doDrop,
       CAN_FIRE_RL_ug_src_2_4_setCanPeek,
       CAN_FIRE_RL_ug_src_2_4_setPeek,
       CAN_FIRE_RL_ug_src_2_4_warnDoDrop,
       CAN_FIRE_RL_ug_src_2_doDrop,
       CAN_FIRE_RL_ug_src_2_doDrop_1,
       CAN_FIRE_RL_ug_src_2_setCanPeek,
       CAN_FIRE_RL_ug_src_2_setCanPeek_1,
       CAN_FIRE_RL_ug_src_2_setPeek,
       CAN_FIRE_RL_ug_src_2_setPeek_1,
       CAN_FIRE_RL_ug_src_2_warnDoDrop,
       CAN_FIRE_RL_ug_src_2_warnDoDrop_1,
       CAN_FIRE_RL_ug_src_3_setCanPeek,
       CAN_FIRE_RL_ug_src_3_warnDoDrop,
       CAN_FIRE_RL_ug_src_4_doDrop,
       CAN_FIRE_RL_ug_src_4_setCanPeek,
       CAN_FIRE_RL_ug_src_4_setPeek,
       CAN_FIRE_RL_ug_src_4_warnDoDrop,
       CAN_FIRE_RL_ug_src_setCanPeek,
       CAN_FIRE_RL_ug_src_warnDoDrop,
       CAN_FIRE___me_check_14,
       CAN_FIRE___me_check_209,
       CAN_FIRE___me_check_211,
       CAN_FIRE___me_check_213,
       CAN_FIRE___me_check_236,
       CAN_FIRE___me_check_238,
       CAN_FIRE___me_check_240,
       CAN_FIRE___me_check_242,
       CAN_FIRE___me_check_244,
       CAN_FIRE___me_check_257,
       CAN_FIRE___me_check_259,
       CAN_FIRE___me_check_261,
       CAN_FIRE___me_check_284,
       CAN_FIRE___me_check_286,
       CAN_FIRE___me_check_288,
       CAN_FIRE___me_check_290,
       CAN_FIRE___me_check_292,
       CAN_FIRE___me_check_4,
       CAN_FIRE_cms_ifc_halt_cpu,
       CAN_FIRE_get_to_console_get,
       CAN_FIRE_ma_ddr4_ready,
       CAN_FIRE_master1_ar_arready,
       CAN_FIRE_master1_aw_awready,
       CAN_FIRE_master1_b_bflit,
       CAN_FIRE_master1_r_rflit,
       CAN_FIRE_master1_w_wready,
       CAN_FIRE_put_from_console_put,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_set_watch_tohost,
       CAN_FIRE_to_raw_mem_request_get,
       CAN_FIRE_to_raw_mem_response_put,
       WILL_FIRE_RL_boot_rom_axi4_deburster_consume_bresp,
       WILL_FIRE_RL_boot_rom_axi4_deburster_forward_read_req,
       WILL_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp,
       WILL_FIRE_RL_boot_rom_axi4_deburster_forward_write_req,
       WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR,
       WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW,
       WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB,
       WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR,
       WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW,
       WILL_FIRE_RL_boot_rom_axi4_deburster_produce_bresp,
       WILL_FIRE_RL_bus_1_arbitrate,
       WILL_FIRE_RL_bus_1_arbitrate_1,
       WILL_FIRE_RL_bus_1_arbitration_fail,
       WILL_FIRE_RL_bus_1_arbitration_fail_1,
       WILL_FIRE_RL_bus_1_arbitration_fail_2,
       WILL_FIRE_RL_bus_1_arbitration_fail_3,
       WILL_FIRE_RL_bus_1_arbitration_fail_4,
       WILL_FIRE_RL_bus_1_arbitration_fail_5,
       WILL_FIRE_RL_bus_1_dflt_output_selected,
       WILL_FIRE_RL_bus_1_input_first_flit,
       WILL_FIRE_RL_bus_1_input_first_flit_1,
       WILL_FIRE_RL_bus_1_input_first_flit_2,
       WILL_FIRE_RL_bus_1_input_first_flit_3,
       WILL_FIRE_RL_bus_1_input_first_flit_4,
       WILL_FIRE_RL_bus_1_input_first_flit_5,
       WILL_FIRE_RL_bus_1_input_follow_flit,
       WILL_FIRE_RL_bus_1_input_follow_flit_1,
       WILL_FIRE_RL_bus_1_input_follow_flit_2,
       WILL_FIRE_RL_bus_1_input_follow_flit_3,
       WILL_FIRE_RL_bus_1_input_follow_flit_4,
       WILL_FIRE_RL_bus_1_input_follow_flit_5,
       WILL_FIRE_RL_bus_1_legal_destination_fail_2,
       WILL_FIRE_RL_bus_1_legal_destination_fail_3,
       WILL_FIRE_RL_bus_1_legal_destination_fail_4,
       WILL_FIRE_RL_bus_1_legal_destination_fail_5,
       WILL_FIRE_RL_bus_1_output_selected,
       WILL_FIRE_RL_bus_1_output_selected_1,
       WILL_FIRE_RL_bus_1_output_selected_2,
       WILL_FIRE_RL_bus_1_output_selected_3,
       WILL_FIRE_RL_bus_1_output_selected_4,
       WILL_FIRE_RL_bus_1_set_dflt_output_canPut_wire,
       WILL_FIRE_RL_bus_1_set_input_canPeek_wire,
       WILL_FIRE_RL_bus_1_set_input_canPeek_wire_1,
       WILL_FIRE_RL_bus_1_set_input_canPeek_wire_2,
       WILL_FIRE_RL_bus_1_set_input_canPeek_wire_3,
       WILL_FIRE_RL_bus_1_set_input_canPeek_wire_4,
       WILL_FIRE_RL_bus_1_set_input_canPeek_wire_5,
       WILL_FIRE_RL_bus_1_set_input_peek_wires,
       WILL_FIRE_RL_bus_1_set_input_peek_wires_1,
       WILL_FIRE_RL_bus_1_set_input_peek_wires_2,
       WILL_FIRE_RL_bus_1_set_input_peek_wires_3,
       WILL_FIRE_RL_bus_1_set_input_peek_wires_4,
       WILL_FIRE_RL_bus_1_set_input_peek_wires_5,
       WILL_FIRE_RL_bus_1_set_output_canPut_wire,
       WILL_FIRE_RL_bus_1_set_output_canPut_wire_1,
       WILL_FIRE_RL_bus_1_set_output_canPut_wire_2,
       WILL_FIRE_RL_bus_1_set_output_canPut_wire_3,
       WILL_FIRE_RL_bus_1_set_output_canPut_wire_4,
       WILL_FIRE_RL_bus_arbitrate,
       WILL_FIRE_RL_bus_arbitrate_1,
       WILL_FIRE_RL_bus_arbitration_fail,
       WILL_FIRE_RL_bus_arbitration_fail_1,
       WILL_FIRE_RL_bus_arbitration_fail_2,
       WILL_FIRE_RL_bus_arbitration_fail_3,
       WILL_FIRE_RL_bus_arbitration_fail_4,
       WILL_FIRE_RL_bus_arbitration_fail_5,
       WILL_FIRE_RL_bus_dflt_output_selected,
       WILL_FIRE_RL_bus_input_first_flit,
       WILL_FIRE_RL_bus_input_first_flit_1,
       WILL_FIRE_RL_bus_input_first_flit_2,
       WILL_FIRE_RL_bus_input_first_flit_3,
       WILL_FIRE_RL_bus_input_first_flit_4,
       WILL_FIRE_RL_bus_input_first_flit_5,
       WILL_FIRE_RL_bus_input_follow_flit,
       WILL_FIRE_RL_bus_input_follow_flit_1,
       WILL_FIRE_RL_bus_input_follow_flit_2,
       WILL_FIRE_RL_bus_input_follow_flit_3,
       WILL_FIRE_RL_bus_input_follow_flit_4,
       WILL_FIRE_RL_bus_input_follow_flit_5,
       WILL_FIRE_RL_bus_legal_destination_fail_2,
       WILL_FIRE_RL_bus_legal_destination_fail_3,
       WILL_FIRE_RL_bus_legal_destination_fail_4,
       WILL_FIRE_RL_bus_legal_destination_fail_5,
       WILL_FIRE_RL_bus_merged_0_awFlit,
       WILL_FIRE_RL_bus_merged_0_awug_doDrop,
       WILL_FIRE_RL_bus_merged_0_awug_setCanPeek,
       WILL_FIRE_RL_bus_merged_0_awug_setPeek,
       WILL_FIRE_RL_bus_merged_0_awug_warnDoDrop,
       WILL_FIRE_RL_bus_merged_0_genFirst,
       WILL_FIRE_RL_bus_merged_0_genOther,
       WILL_FIRE_RL_bus_merged_0_passFlit,
       WILL_FIRE_RL_bus_merged_0_wFlit,
       WILL_FIRE_RL_bus_merged_0_wug_doDrop,
       WILL_FIRE_RL_bus_merged_0_wug_setCanPeek,
       WILL_FIRE_RL_bus_merged_0_wug_setPeek,
       WILL_FIRE_RL_bus_merged_0_wug_warnDoDrop,
       WILL_FIRE_RL_bus_merged_1_awFlit,
       WILL_FIRE_RL_bus_merged_1_awug_doDrop,
       WILL_FIRE_RL_bus_merged_1_awug_setCanPeek,
       WILL_FIRE_RL_bus_merged_1_awug_setPeek,
       WILL_FIRE_RL_bus_merged_1_awug_warnDoDrop,
       WILL_FIRE_RL_bus_merged_1_genFirst,
       WILL_FIRE_RL_bus_merged_1_genOther,
       WILL_FIRE_RL_bus_merged_1_passFlit,
       WILL_FIRE_RL_bus_merged_1_wFlit,
       WILL_FIRE_RL_bus_merged_1_wug_doDrop,
       WILL_FIRE_RL_bus_merged_1_wug_setCanPeek,
       WILL_FIRE_RL_bus_merged_1_wug_setPeek,
       WILL_FIRE_RL_bus_merged_1_wug_warnDoDrop,
       WILL_FIRE_RL_bus_output_selected,
       WILL_FIRE_RL_bus_output_selected_1,
       WILL_FIRE_RL_bus_output_selected_2,
       WILL_FIRE_RL_bus_output_selected_3,
       WILL_FIRE_RL_bus_output_selected_4,
       WILL_FIRE_RL_bus_set_dflt_output_canPut_wire,
       WILL_FIRE_RL_bus_set_input_canPeek_wire,
       WILL_FIRE_RL_bus_set_input_canPeek_wire_1,
       WILL_FIRE_RL_bus_set_input_canPeek_wire_2,
       WILL_FIRE_RL_bus_set_input_canPeek_wire_3,
       WILL_FIRE_RL_bus_set_input_canPeek_wire_4,
       WILL_FIRE_RL_bus_set_input_canPeek_wire_5,
       WILL_FIRE_RL_bus_set_input_peek_wires,
       WILL_FIRE_RL_bus_set_input_peek_wires_1,
       WILL_FIRE_RL_bus_set_input_peek_wires_2,
       WILL_FIRE_RL_bus_set_input_peek_wires_3,
       WILL_FIRE_RL_bus_set_input_peek_wires_4,
       WILL_FIRE_RL_bus_set_input_peek_wires_5,
       WILL_FIRE_RL_bus_set_output_canPut_wire,
       WILL_FIRE_RL_bus_set_output_canPut_wire_1,
       WILL_FIRE_RL_bus_set_output_canPut_wire_2,
       WILL_FIRE_RL_bus_set_output_canPut_wire_3,
       WILL_FIRE_RL_bus_set_output_canPut_wire_4,
       WILL_FIRE_RL_bus_split_0_awug_doPut,
       WILL_FIRE_RL_bus_split_0_awug_setCanPut,
       WILL_FIRE_RL_bus_split_0_awug_warnDoPut,
       WILL_FIRE_RL_bus_split_0_putFirst,
       WILL_FIRE_RL_bus_split_0_putOther,
       WILL_FIRE_RL_bus_split_0_wug_doPut,
       WILL_FIRE_RL_bus_split_0_wug_setCanPut,
       WILL_FIRE_RL_bus_split_0_wug_warnDoPut,
       WILL_FIRE_RL_bus_split_1_awug_doPut,
       WILL_FIRE_RL_bus_split_1_awug_setCanPut,
       WILL_FIRE_RL_bus_split_1_awug_warnDoPut,
       WILL_FIRE_RL_bus_split_1_putFirst,
       WILL_FIRE_RL_bus_split_1_putOther,
       WILL_FIRE_RL_bus_split_1_wug_doPut,
       WILL_FIRE_RL_bus_split_1_wug_setCanPut,
       WILL_FIRE_RL_bus_split_1_wug_warnDoPut,
       WILL_FIRE_RL_bus_split_2_awug_doPut,
       WILL_FIRE_RL_bus_split_2_awug_setCanPut,
       WILL_FIRE_RL_bus_split_2_awug_warnDoPut,
       WILL_FIRE_RL_bus_split_2_putFirst,
       WILL_FIRE_RL_bus_split_2_putOther,
       WILL_FIRE_RL_bus_split_2_wug_doPut,
       WILL_FIRE_RL_bus_split_2_wug_setCanPut,
       WILL_FIRE_RL_bus_split_2_wug_warnDoPut,
       WILL_FIRE_RL_connect,
       WILL_FIRE_RL_connect_1,
       WILL_FIRE_RL_connect_10,
       WILL_FIRE_RL_connect_11,
       WILL_FIRE_RL_connect_12,
       WILL_FIRE_RL_connect_13,
       WILL_FIRE_RL_connect_14,
       WILL_FIRE_RL_connect_2,
       WILL_FIRE_RL_connect_3,
       WILL_FIRE_RL_connect_4,
       WILL_FIRE_RL_connect_5,
       WILL_FIRE_RL_connect_6,
       WILL_FIRE_RL_connect_7,
       WILL_FIRE_RL_connect_8,
       WILL_FIRE_RL_connect_9,
       WILL_FIRE_RL_core_mem_master_sig_arSig_src_doDrop,
       WILL_FIRE_RL_core_mem_master_sig_arSig_src_setCanPeek,
       WILL_FIRE_RL_core_mem_master_sig_arSig_src_setPeek,
       WILL_FIRE_RL_core_mem_master_sig_arSig_src_warnDoDrop,
       WILL_FIRE_RL_core_mem_master_sig_awSig_src_doDrop,
       WILL_FIRE_RL_core_mem_master_sig_awSig_src_setCanPeek,
       WILL_FIRE_RL_core_mem_master_sig_awSig_src_setPeek,
       WILL_FIRE_RL_core_mem_master_sig_awSig_src_warnDoDrop,
       WILL_FIRE_RL_core_mem_master_sig_bSig_snk_doPut,
       WILL_FIRE_RL_core_mem_master_sig_bSig_snk_setCanPut,
       WILL_FIRE_RL_core_mem_master_sig_bSig_snk_warnDoPut,
       WILL_FIRE_RL_core_mem_master_sig_rSig_snk_doPut,
       WILL_FIRE_RL_core_mem_master_sig_rSig_snk_setCanPut,
       WILL_FIRE_RL_core_mem_master_sig_rSig_snk_warnDoPut,
       WILL_FIRE_RL_core_mem_master_sig_wSig_src_doDrop,
       WILL_FIRE_RL_core_mem_master_sig_wSig_src_setCanPeek,
       WILL_FIRE_RL_core_mem_master_sig_wSig_src_setPeek,
       WILL_FIRE_RL_core_mem_master_sig_wSig_src_warnDoDrop,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_consume_bresp,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp,
       WILL_FIRE_RL_rl_connect_external_interrupt_requests,
       WILL_FIRE_RL_rl_reset_complete_initial,
       WILL_FIRE_RL_rl_reset_start_initial,
       WILL_FIRE_RL_ug_snk_1_1_doPut,
       WILL_FIRE_RL_ug_snk_1_1_setCanPut,
       WILL_FIRE_RL_ug_snk_1_1_warnDoPut,
       WILL_FIRE_RL_ug_snk_1_2_doPut,
       WILL_FIRE_RL_ug_snk_1_2_setCanPut,
       WILL_FIRE_RL_ug_snk_1_2_warnDoPut,
       WILL_FIRE_RL_ug_snk_1_3_doPut,
       WILL_FIRE_RL_ug_snk_1_3_setCanPut,
       WILL_FIRE_RL_ug_snk_1_3_warnDoPut,
       WILL_FIRE_RL_ug_snk_1_4_doPut,
       WILL_FIRE_RL_ug_snk_1_4_setCanPut,
       WILL_FIRE_RL_ug_snk_1_4_warnDoPut,
       WILL_FIRE_RL_ug_snk_1_doPut,
       WILL_FIRE_RL_ug_snk_1_doPut_1,
       WILL_FIRE_RL_ug_snk_1_setCanPut,
       WILL_FIRE_RL_ug_snk_1_setCanPut_1,
       WILL_FIRE_RL_ug_snk_1_warnDoPut,
       WILL_FIRE_RL_ug_snk_1_warnDoPut_1,
       WILL_FIRE_RL_ug_snk_2_1_doPut,
       WILL_FIRE_RL_ug_snk_2_1_setCanPut,
       WILL_FIRE_RL_ug_snk_2_1_warnDoPut,
       WILL_FIRE_RL_ug_snk_2_2_doPut,
       WILL_FIRE_RL_ug_snk_2_2_setCanPut,
       WILL_FIRE_RL_ug_snk_2_2_warnDoPut,
       WILL_FIRE_RL_ug_snk_2_3_doPut,
       WILL_FIRE_RL_ug_snk_2_3_setCanPut,
       WILL_FIRE_RL_ug_snk_2_3_warnDoPut,
       WILL_FIRE_RL_ug_snk_2_4_doPut,
       WILL_FIRE_RL_ug_snk_2_4_setCanPut,
       WILL_FIRE_RL_ug_snk_2_4_warnDoPut,
       WILL_FIRE_RL_ug_snk_2_doPut_1,
       WILL_FIRE_RL_ug_snk_2_setCanPut,
       WILL_FIRE_RL_ug_snk_2_setCanPut_1,
       WILL_FIRE_RL_ug_snk_2_warnDoPut_1,
       WILL_FIRE_RL_ug_snk_3_doPut,
       WILL_FIRE_RL_ug_snk_3_setCanPut,
       WILL_FIRE_RL_ug_snk_3_warnDoPut,
       WILL_FIRE_RL_ug_snk_4_setCanPut,
       WILL_FIRE_RL_ug_snk_doPut,
       WILL_FIRE_RL_ug_snk_setCanPut,
       WILL_FIRE_RL_ug_snk_warnDoPut,
       WILL_FIRE_RL_ug_src_1_1_doDrop,
       WILL_FIRE_RL_ug_src_1_1_setCanPeek,
       WILL_FIRE_RL_ug_src_1_1_setPeek,
       WILL_FIRE_RL_ug_src_1_1_warnDoDrop,
       WILL_FIRE_RL_ug_src_1_2_doDrop,
       WILL_FIRE_RL_ug_src_1_2_setCanPeek,
       WILL_FIRE_RL_ug_src_1_2_setPeek,
       WILL_FIRE_RL_ug_src_1_2_warnDoDrop,
       WILL_FIRE_RL_ug_src_1_3_doDrop,
       WILL_FIRE_RL_ug_src_1_3_setCanPeek,
       WILL_FIRE_RL_ug_src_1_3_setPeek,
       WILL_FIRE_RL_ug_src_1_3_warnDoDrop,
       WILL_FIRE_RL_ug_src_1_4_doDrop,
       WILL_FIRE_RL_ug_src_1_4_setCanPeek,
       WILL_FIRE_RL_ug_src_1_4_setPeek,
       WILL_FIRE_RL_ug_src_1_4_warnDoDrop,
       WILL_FIRE_RL_ug_src_1_doDrop_1,
       WILL_FIRE_RL_ug_src_1_setCanPeek,
       WILL_FIRE_RL_ug_src_1_setCanPeek_1,
       WILL_FIRE_RL_ug_src_1_setPeek_1,
       WILL_FIRE_RL_ug_src_1_warnDoDrop,
       WILL_FIRE_RL_ug_src_1_warnDoDrop_1,
       WILL_FIRE_RL_ug_src_2_1_doDrop,
       WILL_FIRE_RL_ug_src_2_1_setCanPeek,
       WILL_FIRE_RL_ug_src_2_1_setPeek,
       WILL_FIRE_RL_ug_src_2_1_warnDoDrop,
       WILL_FIRE_RL_ug_src_2_2_doDrop,
       WILL_FIRE_RL_ug_src_2_2_setCanPeek,
       WILL_FIRE_RL_ug_src_2_2_setPeek,
       WILL_FIRE_RL_ug_src_2_2_warnDoDrop,
       WILL_FIRE_RL_ug_src_2_3_doDrop,
       WILL_FIRE_RL_ug_src_2_3_setCanPeek,
       WILL_FIRE_RL_ug_src_2_3_setPeek,
       WILL_FIRE_RL_ug_src_2_3_warnDoDrop,
       WILL_FIRE_RL_ug_src_2_4_doDrop,
       WILL_FIRE_RL_ug_src_2_4_setCanPeek,
       WILL_FIRE_RL_ug_src_2_4_setPeek,
       WILL_FIRE_RL_ug_src_2_4_warnDoDrop,
       WILL_FIRE_RL_ug_src_2_doDrop,
       WILL_FIRE_RL_ug_src_2_doDrop_1,
       WILL_FIRE_RL_ug_src_2_setCanPeek,
       WILL_FIRE_RL_ug_src_2_setCanPeek_1,
       WILL_FIRE_RL_ug_src_2_setPeek,
       WILL_FIRE_RL_ug_src_2_setPeek_1,
       WILL_FIRE_RL_ug_src_2_warnDoDrop,
       WILL_FIRE_RL_ug_src_2_warnDoDrop_1,
       WILL_FIRE_RL_ug_src_3_setCanPeek,
       WILL_FIRE_RL_ug_src_3_warnDoDrop,
       WILL_FIRE_RL_ug_src_4_doDrop,
       WILL_FIRE_RL_ug_src_4_setCanPeek,
       WILL_FIRE_RL_ug_src_4_setPeek,
       WILL_FIRE_RL_ug_src_4_warnDoDrop,
       WILL_FIRE_RL_ug_src_setCanPeek,
       WILL_FIRE_RL_ug_src_warnDoDrop,
       WILL_FIRE___me_check_14,
       WILL_FIRE___me_check_209,
       WILL_FIRE___me_check_211,
       WILL_FIRE___me_check_213,
       WILL_FIRE___me_check_236,
       WILL_FIRE___me_check_238,
       WILL_FIRE___me_check_240,
       WILL_FIRE___me_check_242,
       WILL_FIRE___me_check_244,
       WILL_FIRE___me_check_257,
       WILL_FIRE___me_check_259,
       WILL_FIRE___me_check_261,
       WILL_FIRE___me_check_284,
       WILL_FIRE___me_check_286,
       WILL_FIRE___me_check_288,
       WILL_FIRE___me_check_290,
       WILL_FIRE___me_check_292,
       WILL_FIRE___me_check_4,
       WILL_FIRE_cms_ifc_halt_cpu,
       WILL_FIRE_get_to_console_get,
       WILL_FIRE_ma_ddr4_ready,
       WILL_FIRE_master1_ar_arready,
       WILL_FIRE_master1_aw_awready,
       WILL_FIRE_master1_b_bflit,
       WILL_FIRE_master1_r_rflit,
       WILL_FIRE_master1_w_wready,
       WILL_FIRE_put_from_console_put,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_set_watch_tohost,
       WILL_FIRE_to_raw_mem_request_get,
       WILL_FIRE_to_raw_mem_response_put;

  // inputs to muxes for submodule ports
  wire [173 : 0] MUX_bus_toDfltOutput$wset_1__VAL_1,
		 MUX_bus_toDfltOutput$wset_1__VAL_2;
  wire [99 : 0] MUX_bus_1_toDfltOutput$wset_1__VAL_1,
		MUX_bus_1_toDfltOutput$wset_1__VAL_2;
  wire [73 : 0] MUX_bus_1_toDfltOutput_1$wset_1__VAL_1,
		MUX_bus_1_toDfltOutput_1$wset_1__VAL_2,
		MUX_bus_1_toDfltOutput_1$wset_1__VAL_3,
		MUX_bus_1_toDfltOutput_1$wset_1__VAL_4;
  wire [72 : 0] MUX_core$core_mem_master_r_put_1__VAL_1;
  wire [8 : 0] MUX_bus_1_noRouteSlv_flitCount$write_1__VAL_1,
	       MUX_bus_1_noRouteSlv_flitCount$write_1__VAL_2,
	       MUX_bus_toDfltOutput_1$wset_1__VAL_1,
	       MUX_bus_toDfltOutput_1$wset_1__VAL_2,
	       MUX_bus_toDfltOutput_1$wset_1__VAL_3,
	       MUX_bus_toDfltOutput_1$wset_1__VAL_4;
  wire [7 : 0] MUX_bus_merged_0_flitLeft$write_1__VAL_2,
	       MUX_bus_merged_1_flitLeft$write_1__VAL_2,
	       MUX_bus_split_0_flitLeft$write_1__VAL_1,
	       MUX_bus_split_1_flitLeft$write_1__VAL_1,
	       MUX_bus_split_2_flitLeft$write_1__VAL_1,
	       MUX_core$core_mem_master_b_put_1__VAL_1;
  wire [6 : 0] MUX_bus_1_moreFlits_1$write_1__VAL_1,
	       MUX_bus_1_moreFlits_1$write_1__VAL_3,
	       MUX_bus_1_moreFlits_1$write_1__VAL_5,
	       MUX_bus_1_moreFlits_1$write_1__VAL_7;
  wire [5 : 0] MUX_bus_moreFlits$write_1__VAL_1,
	       MUX_bus_moreFlits$write_1__VAL_3;
  wire MUX_boot_rom_axi4_deburster_inSerial_state$port1__write_1__SEL_2,
       MUX_bus_1_moreFlits_1$write_1__SEL_1,
       MUX_bus_1_moreFlits_1$write_1__SEL_2,
       MUX_bus_1_moreFlits_1$write_1__SEL_3,
       MUX_bus_1_moreFlits_1$write_1__SEL_4,
       MUX_bus_1_moreFlits_1$write_1__SEL_5,
       MUX_bus_1_moreFlits_1$write_1__SEL_6,
       MUX_bus_1_moreFlits_1$write_1__SEL_7,
       MUX_bus_1_moreFlits_1$write_1__SEL_8,
       MUX_bus_1_toDfltOutput$wset_1__SEL_1,
       MUX_bus_1_toDfltOutput$wset_1__SEL_2,
       MUX_bus_1_toDfltOutput$wset_1__SEL_3,
       MUX_bus_1_toDfltOutput$wset_1__SEL_4,
       MUX_bus_1_toOutput_0$wset_1__SEL_1,
       MUX_bus_1_toOutput_0$wset_1__SEL_2,
       MUX_bus_1_toOutput_0$wset_1__SEL_3,
       MUX_bus_1_toOutput_0$wset_1__SEL_4,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_1,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_2,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_3,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_4,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_5,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_6,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_7,
       MUX_bus_1_toOutput_0_1$wset_1__SEL_8,
       MUX_bus_1_toOutput_1$wset_1__SEL_1,
       MUX_bus_1_toOutput_1$wset_1__SEL_2,
       MUX_bus_1_toOutput_1$wset_1__SEL_3,
       MUX_bus_1_toOutput_1$wset_1__SEL_4,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_1,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_2,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_3,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_4,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_5,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_6,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_7,
       MUX_bus_1_toOutput_1_1$wset_1__SEL_8,
       MUX_bus_1_toOutput_2$wset_1__SEL_1,
       MUX_bus_1_toOutput_2$wset_1__SEL_2,
       MUX_bus_1_toOutput_2$wset_1__SEL_3,
       MUX_bus_1_toOutput_2$wset_1__SEL_4,
       MUX_bus_moreFlits$write_1__SEL_1,
       MUX_bus_moreFlits$write_1__SEL_2,
       MUX_bus_moreFlits$write_1__SEL_3,
       MUX_bus_moreFlits$write_1__SEL_4,
       MUX_bus_split_0_flitLeft$write_1__SEL_1,
       MUX_bus_split_0_flitLeft$write_1__SEL_2,
       MUX_bus_split_1_flitLeft$write_1__SEL_1,
       MUX_bus_split_1_flitLeft$write_1__SEL_2,
       MUX_bus_split_2_flitLeft$write_1__SEL_1,
       MUX_bus_split_2_flitLeft$write_1__SEL_2,
       MUX_bus_toDfltOutput$wset_1__SEL_1,
       MUX_bus_toDfltOutput$wset_1__SEL_2,
       MUX_bus_toDfltOutput$wset_1__SEL_3,
       MUX_bus_toDfltOutput$wset_1__SEL_4,
       MUX_bus_toOutput_0$wset_1__SEL_1,
       MUX_bus_toOutput_0$wset_1__SEL_2,
       MUX_bus_toOutput_0$wset_1__SEL_3,
       MUX_bus_toOutput_0$wset_1__SEL_4,
       MUX_bus_toOutput_0_1$wset_1__SEL_1,
       MUX_bus_toOutput_0_1$wset_1__SEL_2,
       MUX_bus_toOutput_0_1$wset_1__SEL_3,
       MUX_bus_toOutput_0_1$wset_1__SEL_4,
       MUX_bus_toOutput_0_1$wset_1__SEL_5,
       MUX_bus_toOutput_0_1$wset_1__SEL_6,
       MUX_bus_toOutput_0_1$wset_1__SEL_7,
       MUX_bus_toOutput_0_1$wset_1__SEL_8,
       MUX_bus_toOutput_1$wset_1__SEL_1,
       MUX_bus_toOutput_1$wset_1__SEL_2,
       MUX_bus_toOutput_1$wset_1__SEL_3,
       MUX_bus_toOutput_1$wset_1__SEL_4,
       MUX_bus_toOutput_1_1$wset_1__SEL_1,
       MUX_bus_toOutput_1_1$wset_1__SEL_2,
       MUX_bus_toOutput_1_1$wset_1__SEL_3,
       MUX_bus_toOutput_1_1$wset_1__SEL_4,
       MUX_bus_toOutput_1_1$wset_1__SEL_5,
       MUX_bus_toOutput_1_1$wset_1__SEL_6,
       MUX_bus_toOutput_1_1$wset_1__SEL_7,
       MUX_bus_toOutput_1_1$wset_1__SEL_8,
       MUX_bus_toOutput_2$wset_1__SEL_1,
       MUX_bus_toOutput_2$wset_1__SEL_2,
       MUX_bus_toOutput_2$wset_1__SEL_3,
       MUX_bus_toOutput_2$wset_1__SEL_4,
       MUX_mem0_controller_axi4_deburster_inSerial_state$port1__write_1__SEL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h78678;
  reg [63 : 0] v__h78940;
  reg [63 : 0] v__h79224;
  reg [63 : 0] v__h79486;
  reg [63 : 0] v__h79770;
  reg [63 : 0] v__h80032;
  reg [63 : 0] v__h80316;
  reg [63 : 0] v__h80578;
  reg [63 : 0] v__h49875;
  reg [63 : 0] v__h50282;
  reg [63 : 0] v__h99176;
  reg [63 : 0] v__h99581;
  reg [31 : 0] v__h134634;
  reg [63 : 0] v__h117788;
  reg [63 : 0] v__h118050;
  reg [63 : 0] v__h118334;
  reg [63 : 0] v__h118596;
  reg [63 : 0] v__h118880;
  reg [63 : 0] v__h119142;
  reg [63 : 0] v__h119426;
  reg [63 : 0] v__h119688;
  reg [31 : 0] v__h134280;
  reg [31 : 0] v__h134274;
  reg [31 : 0] v__h134628;
  // synopsys translate_on

  // remaining internal signals
  wire [171 : 0] IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1033,
		 IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1088;
  wire [63 : 0] addr__h42479,
		addr__h43967,
		addr_lim__h134402,
		addr_lim__h134430,
		addr_lim__h134456,
		x__h12536,
		x__h13289,
		x__h42883,
		x__h42956,
		x__h43037,
		x__h44314,
		x__h44377,
		x__h44448,
		x__h6070,
		x__h6828,
		x__h92294,
		x__h92357,
		x__h92428,
		x__h93567,
		x__h93630,
		x__h93701,
		x_araddr__h13169,
		x_araddr__h6708,
		x_awaddr__h12416,
		x_awaddr__h5946,
		y__h12524,
		y__h13277,
		y__h6058,
		y__h6816;
  wire [8 : 0] x__h12875, x__h6411;
  wire [7 : 0] x1__h12779, x1__h13495, x1__h6315, x1__h7034;
  wire [6 : 0] _theResult____h68887, currentAwid__h69072;
  wire [5 : 0] bus_1_toOutput_0_1wget_BITS_73_TO_68__q2,
	       bus_toOutput_0_1wget_BITS_8_TO_3__q1;
  wire IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063,
       IF_IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_ETC___d1834,
       IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_1_i_ETC___d1882,
       IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078,
       IF_IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_ETC___d1864,
       IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_1_i_ETC___d1896,
       IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094,
       IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109,
       IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422,
       IF_IF_bus_inputDest_0_whas__127_THEN_NOT_bus_i_ETC___d1167,
       IF_IF_bus_inputDest_0_whas__127_THEN_bus_input_ETC___d1215,
       IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437,
       IF_IF_bus_inputDest_1_whas__173_THEN_NOT_bus_i_ETC___d1197,
       IF_IF_bus_inputDest_1_whas__173_THEN_bus_input_ETC___d1229,
       IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453,
       IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2166,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2169,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2178,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2181,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2193,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2197,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2203,
       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2207,
       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1904,
       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1905,
       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1907,
       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1908,
       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1911,
       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1913,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2148,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2167,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2170,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2173,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2179,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2182,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2185,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2188,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2196,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2201,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2205,
       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2209,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2157,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2168,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2171,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2174,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2180,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2183,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2186,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2189,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2198,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2202,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2206,
       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2210,
       IF_NOT_bus_1_moreFlits_1_113_BIT_0_301_302_OR__ETC___d2306,
       IF_NOT_bus_1_moreFlits_868_BIT_0_938_949_OR_NO_ETC___d1955,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1525,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1528,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1537,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1540,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1552,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1556,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1562,
       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1566,
       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1237,
       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1238,
       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1240,
       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1241,
       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1244,
       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1246,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1507,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1526,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1529,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1532,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1538,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1541,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1544,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1547,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1555,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1560,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1564,
       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1568,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1516,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1527,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1530,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1533,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1539,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1542,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1545,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1548,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1557,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1561,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1565,
       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1569,
       IF_NOT_bus_moreFlits_1_472_BIT_0_657_658_OR_NO_ETC___d1662,
       IF_NOT_bus_moreFlits_201_BIT_0_276_287_OR_NOT__ETC___d1293,
       IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_bus__ETC___d2155,
       IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_1__ETC___d1890,
       IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_bus__ETC___d2146,
       IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_1__ETC___d1901,
       IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_1__ETC___d2138,
       IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_1__ETC___d2164,
       IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_in_ETC___d1514,
       IF_bus_inputDest_0_whas__127_THEN_NOT_bus_inpu_ETC___d1223,
       IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_in_ETC___d1505,
       IF_bus_inputDest_1_whas__173_THEN_NOT_bus_inpu_ETC___d1234,
       IF_bus_inputDest_2_whas__443_THEN_NOT_bus_inpu_ETC___d1497,
       IF_bus_inputDest_3_whas__458_THEN_NOT_bus_inpu_ETC___d1523,
       IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019,
       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1048,
       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1051,
       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1056,
       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1059,
       IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074,
       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1098,
       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1100,
       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1103,
       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1105,
       IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118,
       IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120,
       IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122,
       NOT_IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_ETC___d1812,
       NOT_IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_ETC___d1855,
       NOT_IF_IF_bus_inputDest_0_whas__127_THEN_bus_i_ETC___d1145,
       NOT_IF_IF_bus_inputDest_1_whas__173_THEN_bus_i_ETC___d1188,
       NOT_IF_bus_1_moreFlits_868_BIT_0_938_THEN_1_EL_ETC___d1948,
       NOT_IF_bus_moreFlits_201_BIT_0_276_THEN_1_ELSE_ETC___d1286,
       NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124,
       NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483,
       _0_OR_NOT_IF_bus_merged_0_outflit_whas__020_AND_ETC___d1063,
       _0_OR_NOT_IF_bus_merged_1_outflit_whas__075_AND_ETC___d1109,
       _0_OR_NOT_core_core_mem_master_ar_peek__69_BITS_ETC___d1778,
       _0_OR_NOT_core_cpu_imem_master_ar_peek__731_BIT_ETC___d1751,
       boot_rom_axi4_deburster_readsSent_port0__read__ETC___d155,
       bus_1_inputCanPeek_0_whas__791_AND_bus_1_input_ETC___d1867,
       bus_inputCanPeek_0_whas__124_AND_bus_inputCanP_ETC___d1200,
       core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1767,
       core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1769,
       core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1772,
       core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1774,
       core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1740,
       core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1742,
       core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1745,
       core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1747,
       mem0_controller_axi4_deburster_readsSent_port0_ETC___d318;

  // actionvalue method to_raw_mem_request_get
  assign to_raw_mem_request_get = mem0_controller$to_raw_mem_request_get ;
  assign RDY_to_raw_mem_request_get =
	     mem0_controller$RDY_to_raw_mem_request_get ;
  assign CAN_FIRE_to_raw_mem_request_get =
	     mem0_controller$RDY_to_raw_mem_request_get ;
  assign WILL_FIRE_to_raw_mem_request_get = EN_to_raw_mem_request_get ;

  // action method to_raw_mem_response_put
  assign RDY_to_raw_mem_response_put =
	     mem0_controller$RDY_to_raw_mem_response_put ;
  assign CAN_FIRE_to_raw_mem_response_put =
	     mem0_controller$RDY_to_raw_mem_response_put ;
  assign WILL_FIRE_to_raw_mem_response_put = EN_to_raw_mem_response_put ;

  // actionvalue method get_to_console_get
  assign get_to_console_get = uart0$get_to_console_get ;
  assign RDY_get_to_console_get = uart0$RDY_get_to_console_get ;
  assign CAN_FIRE_get_to_console_get = uart0$RDY_get_to_console_get ;
  assign WILL_FIRE_get_to_console_get = EN_get_to_console_get ;

  // action method put_from_console_put
  assign RDY_put_from_console_put = uart0$RDY_put_from_console_put ;
  assign CAN_FIRE_put_from_console_put = uart0$RDY_put_from_console_put ;
  assign WILL_FIRE_put_from_console_put = EN_put_from_console_put ;

  // value method status
  assign status = 8'd0 ;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method set_watch_tohost
  assign RDY_set_watch_tohost = 1'd1 ;
  assign CAN_FIRE_set_watch_tohost = 1'd1 ;
  assign WILL_FIRE_set_watch_tohost = EN_set_watch_tohost ;

  // value method mv_tohost_value
  assign mv_tohost_value = core$mv_tohost_value ;
  assign RDY_mv_tohost_value = 1'd1 ;

  // action method ma_ddr4_ready
  assign RDY_ma_ddr4_ready = 1'd1 ;
  assign CAN_FIRE_ma_ddr4_ready = 1'd1 ;
  assign WILL_FIRE_ma_ddr4_ready = EN_ma_ddr4_ready ;

  // value method mv_status
  assign mv_status = core$mv_status ;

  // value method cms_ifc_pc
  assign cms_ifc_pc = core$cms_ifc_pc ;

  // value method cms_ifc_instr
  assign cms_ifc_instr = core$cms_ifc_instr ;

  // value method cms_ifc_performance_events
  assign cms_ifc_performance_events = core$cms_ifc_performance_events ;

  // value method cms_ifc_registers
  assign cms_ifc_registers = core$cms_ifc_registers ;

  // action method cms_ifc_halt_cpu
  assign CAN_FIRE_cms_ifc_halt_cpu = 1'd1 ;
  assign WILL_FIRE_cms_ifc_halt_cpu = EN_cms_ifc_halt_cpu ;

  // value method master1_aw_awid
  assign master1_awid = core$core_mem_master_aw_peek[98:93] ;

  // value method master1_aw_awaddr
  assign master1_awaddr = core$core_mem_master_aw_peek[92:29] ;

  // value method master1_aw_awlen
  assign master1_awlen = core$core_mem_master_aw_peek[28:21] ;

  // value method master1_aw_awsize
  assign master1_awsize = core$core_mem_master_aw_peek[20:18] ;

  // value method master1_aw_awburst
  assign master1_awburst = core$core_mem_master_aw_peek[17:16] ;

  // value method master1_aw_awlock
  assign master1_awlock = core$core_mem_master_aw_peek[15] ;

  // value method master1_aw_awcache
  assign master1_awcache = core$core_mem_master_aw_peek[14:11] ;

  // value method master1_aw_awprot
  assign master1_awprot = core$core_mem_master_aw_peek[10:8] ;

  // value method master1_aw_awqos
  assign master1_awqos = core$core_mem_master_aw_peek[7:4] ;

  // value method master1_aw_awregion
  assign master1_awregion = core$core_mem_master_aw_peek[3:0] ;

  // value method master1_aw_awvalid
  assign master1_awvalid = core$core_mem_master_aw_canPeek ;

  // action method master1_aw_awready
  assign CAN_FIRE_master1_aw_awready = 1'd1 ;
  assign WILL_FIRE_master1_aw_awready = 1'd1 ;

  // value method master1_w_wdata
  assign master1_wdata = core$core_mem_master_w_peek[72:9] ;

  // value method master1_w_wstrb
  assign master1_wstrb = core$core_mem_master_w_peek[8:1] ;

  // value method master1_w_wlast
  assign master1_wlast = core$core_mem_master_w_peek[0] ;

  // value method master1_w_wvalid
  assign master1_wvalid = core$core_mem_master_w_canPeek ;

  // action method master1_w_wready
  assign CAN_FIRE_master1_w_wready = 1'd1 ;
  assign WILL_FIRE_master1_w_wready = 1'd1 ;

  // action method master1_b_bflit
  assign CAN_FIRE_master1_b_bflit = 1'd1 ;
  assign WILL_FIRE_master1_b_bflit = 1'd1 ;

  // value method master1_b_bready
  assign master1_bready = core$core_mem_master_b_canPut ;

  // value method master1_ar_arid
  assign master1_arid = core$core_mem_master_ar_peek[98:93] ;

  // value method master1_ar_araddr
  assign master1_araddr = core$core_mem_master_ar_peek[92:29] ;

  // value method master1_ar_arlen
  assign master1_arlen = core$core_mem_master_ar_peek[28:21] ;

  // value method master1_ar_arsize
  assign master1_arsize = core$core_mem_master_ar_peek[20:18] ;

  // value method master1_ar_arburst
  assign master1_arburst = core$core_mem_master_ar_peek[17:16] ;

  // value method master1_ar_arlock
  assign master1_arlock = core$core_mem_master_ar_peek[15] ;

  // value method master1_ar_arcache
  assign master1_arcache = core$core_mem_master_ar_peek[14:11] ;

  // value method master1_ar_arprot
  assign master1_arprot = core$core_mem_master_ar_peek[10:8] ;

  // value method master1_ar_arqos
  assign master1_arqos = core$core_mem_master_ar_peek[7:4] ;

  // value method master1_ar_arregion
  assign master1_arregion = core$core_mem_master_ar_peek[3:0] ;

  // value method master1_ar_arvalid
  assign master1_arvalid = core$core_mem_master_ar_canPeek ;

  // action method master1_ar_arready
  assign CAN_FIRE_master1_ar_arready = 1'd1 ;
  assign WILL_FIRE_master1_ar_arready = 1'd1 ;

  // action method master1_r_rflit
  assign CAN_FIRE_master1_r_rflit = 1'd1 ;
  assign WILL_FIRE_master1_r_rflit = 1'd1 ;

  // value method master1_r_rready
  assign master1_rready = core$core_mem_master_r_canPut ;

  // submodule boot_rom
  mkBoot_ROM boot_rom(.CLK(CLK),
		      .RST_N(RST_N),
		      .set_addr_map_addr_base(boot_rom$set_addr_map_addr_base),
		      .set_addr_map_addr_lim(boot_rom$set_addr_map_addr_lim),
		      .slave_ar_put_val(boot_rom$slave_ar_put_val),
		      .slave_aw_put_val(boot_rom$slave_aw_put_val),
		      .slave_w_put_val(boot_rom$slave_w_put_val),
		      .EN_set_addr_map(boot_rom$EN_set_addr_map),
		      .EN_slave_aw_put(boot_rom$EN_slave_aw_put),
		      .EN_slave_w_put(boot_rom$EN_slave_w_put),
		      .EN_slave_b_drop(boot_rom$EN_slave_b_drop),
		      .EN_slave_ar_put(boot_rom$EN_slave_ar_put),
		      .EN_slave_r_drop(boot_rom$EN_slave_r_drop),
		      .RDY_set_addr_map(),
		      .slave_aw_canPut(boot_rom$slave_aw_canPut),
		      .RDY_slave_aw_put(boot_rom$RDY_slave_aw_put),
		      .slave_w_canPut(boot_rom$slave_w_canPut),
		      .RDY_slave_w_put(boot_rom$RDY_slave_w_put),
		      .slave_b_canPeek(boot_rom$slave_b_canPeek),
		      .slave_b_peek(boot_rom$slave_b_peek),
		      .RDY_slave_b_peek(boot_rom$RDY_slave_b_peek),
		      .RDY_slave_b_drop(boot_rom$RDY_slave_b_drop),
		      .slave_ar_canPut(boot_rom$slave_ar_canPut),
		      .RDY_slave_ar_put(boot_rom$RDY_slave_ar_put),
		      .slave_r_canPeek(boot_rom$slave_r_canPeek),
		      .slave_r_peek(boot_rom$slave_r_peek),
		      .RDY_slave_r_peek(boot_rom$RDY_slave_r_peek),
		      .RDY_slave_r_drop(boot_rom$RDY_slave_r_drop));

  // submodule boot_rom_axi4_deburster_countWriteRspFF
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(1'd1)) boot_rom_axi4_deburster_countWriteRspFF(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(boot_rom_axi4_deburster_countWriteRspFF$D_IN),
								      .ENQ(boot_rom_axi4_deburster_countWriteRspFF$ENQ),
								      .DEQ(boot_rom_axi4_deburster_countWriteRspFF$DEQ),
								      .CLR(boot_rom_axi4_deburster_countWriteRspFF$CLR),
								      .D_OUT(boot_rom_axi4_deburster_countWriteRspFF$D_OUT),
								      .FULL_N(boot_rom_axi4_deburster_countWriteRspFF$FULL_N),
								      .EMPTY_N(boot_rom_axi4_deburster_countWriteRspFF$EMPTY_N));

  // submodule boot_rom_axi4_deburster_inShim_arff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) boot_rom_axi4_deburster_inShim_arff(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(boot_rom_axi4_deburster_inShim_arff$D_IN),
							      .ENQ(boot_rom_axi4_deburster_inShim_arff$ENQ),
							      .DEQ(boot_rom_axi4_deburster_inShim_arff$DEQ),
							      .CLR(boot_rom_axi4_deburster_inShim_arff$CLR),
							      .D_OUT(boot_rom_axi4_deburster_inShim_arff$D_OUT),
							      .FULL_N(boot_rom_axi4_deburster_inShim_arff$FULL_N),
							      .EMPTY_N(boot_rom_axi4_deburster_inShim_arff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_inShim_awff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) boot_rom_axi4_deburster_inShim_awff(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(boot_rom_axi4_deburster_inShim_awff$D_IN),
							      .ENQ(boot_rom_axi4_deburster_inShim_awff$ENQ),
							      .DEQ(boot_rom_axi4_deburster_inShim_awff$DEQ),
							      .CLR(boot_rom_axi4_deburster_inShim_awff$CLR),
							      .D_OUT(boot_rom_axi4_deburster_inShim_awff$D_OUT),
							      .FULL_N(boot_rom_axi4_deburster_inShim_awff$FULL_N),
							      .EMPTY_N(boot_rom_axi4_deburster_inShim_awff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_inShim_bff
  FIFO2 #(.width(32'd9),
	  .guarded(1'd1)) boot_rom_axi4_deburster_inShim_bff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(boot_rom_axi4_deburster_inShim_bff$D_IN),
							     .ENQ(boot_rom_axi4_deburster_inShim_bff$ENQ),
							     .DEQ(boot_rom_axi4_deburster_inShim_bff$DEQ),
							     .CLR(boot_rom_axi4_deburster_inShim_bff$CLR),
							     .D_OUT(boot_rom_axi4_deburster_inShim_bff$D_OUT),
							     .FULL_N(boot_rom_axi4_deburster_inShim_bff$FULL_N),
							     .EMPTY_N(boot_rom_axi4_deburster_inShim_bff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_inShim_rff
  FIFO2 #(.width(32'd74),
	  .guarded(1'd1)) boot_rom_axi4_deburster_inShim_rff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(boot_rom_axi4_deburster_inShim_rff$D_IN),
							     .ENQ(boot_rom_axi4_deburster_inShim_rff$ENQ),
							     .DEQ(boot_rom_axi4_deburster_inShim_rff$DEQ),
							     .CLR(boot_rom_axi4_deburster_inShim_rff$CLR),
							     .D_OUT(boot_rom_axi4_deburster_inShim_rff$D_OUT),
							     .FULL_N(boot_rom_axi4_deburster_inShim_rff$FULL_N),
							     .EMPTY_N(boot_rom_axi4_deburster_inShim_rff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_inShim_wff
  FIFO2 #(.width(32'd73),
	  .guarded(1'd1)) boot_rom_axi4_deburster_inShim_wff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(boot_rom_axi4_deburster_inShim_wff$D_IN),
							     .ENQ(boot_rom_axi4_deburster_inShim_wff$ENQ),
							     .DEQ(boot_rom_axi4_deburster_inShim_wff$DEQ),
							     .CLR(boot_rom_axi4_deburster_inShim_wff$CLR),
							     .D_OUT(boot_rom_axi4_deburster_inShim_wff$D_OUT),
							     .FULL_N(boot_rom_axi4_deburster_inShim_wff$FULL_N),
							     .EMPTY_N(boot_rom_axi4_deburster_inShim_wff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_lastReadRspFF
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(1'd1)) boot_rom_axi4_deburster_lastReadRspFF(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(boot_rom_axi4_deburster_lastReadRspFF$D_IN),
								    .ENQ(boot_rom_axi4_deburster_lastReadRspFF$ENQ),
								    .DEQ(boot_rom_axi4_deburster_lastReadRspFF$DEQ),
								    .CLR(boot_rom_axi4_deburster_lastReadRspFF$CLR),
								    .D_OUT(boot_rom_axi4_deburster_lastReadRspFF$D_OUT),
								    .FULL_N(boot_rom_axi4_deburster_lastReadRspFF$FULL_N),
								    .EMPTY_N(boot_rom_axi4_deburster_lastReadRspFF$EMPTY_N));

  // submodule boot_rom_axi4_deburster_outShim_arff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) boot_rom_axi4_deburster_outShim_arff(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(boot_rom_axi4_deburster_outShim_arff$D_IN),
							       .ENQ(boot_rom_axi4_deburster_outShim_arff$ENQ),
							       .DEQ(boot_rom_axi4_deburster_outShim_arff$DEQ),
							       .CLR(boot_rom_axi4_deburster_outShim_arff$CLR),
							       .D_OUT(boot_rom_axi4_deburster_outShim_arff$D_OUT),
							       .FULL_N(boot_rom_axi4_deburster_outShim_arff$FULL_N),
							       .EMPTY_N(boot_rom_axi4_deburster_outShim_arff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_outShim_awff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) boot_rom_axi4_deburster_outShim_awff(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(boot_rom_axi4_deburster_outShim_awff$D_IN),
							       .ENQ(boot_rom_axi4_deburster_outShim_awff$ENQ),
							       .DEQ(boot_rom_axi4_deburster_outShim_awff$DEQ),
							       .CLR(boot_rom_axi4_deburster_outShim_awff$CLR),
							       .D_OUT(boot_rom_axi4_deburster_outShim_awff$D_OUT),
							       .FULL_N(boot_rom_axi4_deburster_outShim_awff$FULL_N),
							       .EMPTY_N(boot_rom_axi4_deburster_outShim_awff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_outShim_bff
  FIFO2 #(.width(32'd9),
	  .guarded(1'd1)) boot_rom_axi4_deburster_outShim_bff(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(boot_rom_axi4_deburster_outShim_bff$D_IN),
							      .ENQ(boot_rom_axi4_deburster_outShim_bff$ENQ),
							      .DEQ(boot_rom_axi4_deburster_outShim_bff$DEQ),
							      .CLR(boot_rom_axi4_deburster_outShim_bff$CLR),
							      .D_OUT(boot_rom_axi4_deburster_outShim_bff$D_OUT),
							      .FULL_N(boot_rom_axi4_deburster_outShim_bff$FULL_N),
							      .EMPTY_N(boot_rom_axi4_deburster_outShim_bff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_outShim_rff
  FIFO2 #(.width(32'd74),
	  .guarded(1'd1)) boot_rom_axi4_deburster_outShim_rff(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(boot_rom_axi4_deburster_outShim_rff$D_IN),
							      .ENQ(boot_rom_axi4_deburster_outShim_rff$ENQ),
							      .DEQ(boot_rom_axi4_deburster_outShim_rff$DEQ),
							      .CLR(boot_rom_axi4_deburster_outShim_rff$CLR),
							      .D_OUT(boot_rom_axi4_deburster_outShim_rff$D_OUT),
							      .FULL_N(boot_rom_axi4_deburster_outShim_rff$FULL_N),
							      .EMPTY_N(boot_rom_axi4_deburster_outShim_rff$EMPTY_N));

  // submodule boot_rom_axi4_deburster_outShim_wff
  FIFO2 #(.width(32'd73),
	  .guarded(1'd1)) boot_rom_axi4_deburster_outShim_wff(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(boot_rom_axi4_deburster_outShim_wff$D_IN),
							      .ENQ(boot_rom_axi4_deburster_outShim_wff$ENQ),
							      .DEQ(boot_rom_axi4_deburster_outShim_wff$DEQ),
							      .CLR(boot_rom_axi4_deburster_outShim_wff$CLR),
							      .D_OUT(boot_rom_axi4_deburster_outShim_wff$D_OUT),
							      .FULL_N(boot_rom_axi4_deburster_outShim_wff$FULL_N),
							      .EMPTY_N(boot_rom_axi4_deburster_outShim_wff$EMPTY_N));

  // submodule bus_merged_0_awff
  FIFO2 #(.width(32'd99), .guarded(1'd1)) bus_merged_0_awff(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(bus_merged_0_awff$D_IN),
							    .ENQ(bus_merged_0_awff$ENQ),
							    .DEQ(bus_merged_0_awff$DEQ),
							    .CLR(bus_merged_0_awff$CLR),
							    .D_OUT(bus_merged_0_awff$D_OUT),
							    .FULL_N(bus_merged_0_awff$FULL_N),
							    .EMPTY_N(bus_merged_0_awff$EMPTY_N));

  // submodule bus_merged_0_wff
  FIFO2 #(.width(32'd73), .guarded(1'd1)) bus_merged_0_wff(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(bus_merged_0_wff$D_IN),
							   .ENQ(bus_merged_0_wff$ENQ),
							   .DEQ(bus_merged_0_wff$DEQ),
							   .CLR(bus_merged_0_wff$CLR),
							   .D_OUT(bus_merged_0_wff$D_OUT),
							   .FULL_N(bus_merged_0_wff$FULL_N),
							   .EMPTY_N(bus_merged_0_wff$EMPTY_N));

  // submodule bus_merged_1_awff
  FIFO2 #(.width(32'd99), .guarded(1'd1)) bus_merged_1_awff(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(bus_merged_1_awff$D_IN),
							    .ENQ(bus_merged_1_awff$ENQ),
							    .DEQ(bus_merged_1_awff$DEQ),
							    .CLR(bus_merged_1_awff$CLR),
							    .D_OUT(bus_merged_1_awff$D_OUT),
							    .FULL_N(bus_merged_1_awff$FULL_N),
							    .EMPTY_N(bus_merged_1_awff$EMPTY_N));

  // submodule bus_merged_1_wff
  FIFO2 #(.width(32'd73), .guarded(1'd1)) bus_merged_1_wff(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(bus_merged_1_wff$D_IN),
							   .ENQ(bus_merged_1_wff$ENQ),
							   .DEQ(bus_merged_1_wff$DEQ),
							   .CLR(bus_merged_1_wff$CLR),
							   .D_OUT(bus_merged_1_wff$D_OUT),
							   .FULL_N(bus_merged_1_wff$FULL_N),
							   .EMPTY_N(bus_merged_1_wff$EMPTY_N));

  // submodule bus_noRouteSlv_rspFF
  FIFO2 #(.width(32'd9), .guarded(1'd1)) bus_noRouteSlv_rspFF(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(bus_noRouteSlv_rspFF$D_IN),
							      .ENQ(bus_noRouteSlv_rspFF$ENQ),
							      .DEQ(bus_noRouteSlv_rspFF$DEQ),
							      .CLR(bus_noRouteSlv_rspFF$CLR),
							      .D_OUT(bus_noRouteSlv_rspFF$D_OUT),
							      .FULL_N(bus_noRouteSlv_rspFF$FULL_N),
							      .EMPTY_N(bus_noRouteSlv_rspFF$EMPTY_N));

  // submodule core
  mkCore core(.CLK(CLK),
	      .RST_N(RST_N),
	      .cms_ifc_halt_cpu_state(core$cms_ifc_halt_cpu_state),
	      .core_external_interrupt_sources_0_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_10_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_11_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_12_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_13_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_14_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_15_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_1_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_2_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_3_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_4_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_5_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_6_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_7_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_8_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_9_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear),
	      .core_mem_master_b_put_val(core$core_mem_master_b_put_val),
	      .core_mem_master_r_put_val(core$core_mem_master_r_put_val),
	      .cpu_imem_master_b_put_val(core$cpu_imem_master_b_put_val),
	      .cpu_imem_master_r_put_val(core$cpu_imem_master_r_put_val),
	      .cpu_reset_server_request_put(core$cpu_reset_server_request_put),
	      .dma_server_ar_put_val(core$dma_server_ar_put_val),
	      .dma_server_aw_put_val(core$dma_server_aw_put_val),
	      .dma_server_w_put_val(core$dma_server_w_put_val),
	      .nmi_req_set_not_clear(core$nmi_req_set_not_clear),
	      .set_verbosity_logdelay(core$set_verbosity_logdelay),
	      .set_verbosity_verbosity(core$set_verbosity_verbosity),
	      .set_watch_tohost_tohost_addr(core$set_watch_tohost_tohost_addr),
	      .set_watch_tohost_watch_tohost(core$set_watch_tohost_watch_tohost),
	      .EN_cpu_reset_server_request_put(core$EN_cpu_reset_server_request_put),
	      .EN_cpu_reset_server_response_get(core$EN_cpu_reset_server_response_get),
	      .EN_cpu_imem_master_aw_drop(core$EN_cpu_imem_master_aw_drop),
	      .EN_cpu_imem_master_w_drop(core$EN_cpu_imem_master_w_drop),
	      .EN_cpu_imem_master_b_put(core$EN_cpu_imem_master_b_put),
	      .EN_cpu_imem_master_ar_drop(core$EN_cpu_imem_master_ar_drop),
	      .EN_cpu_imem_master_r_put(core$EN_cpu_imem_master_r_put),
	      .EN_core_mem_master_aw_drop(core$EN_core_mem_master_aw_drop),
	      .EN_core_mem_master_w_drop(core$EN_core_mem_master_w_drop),
	      .EN_core_mem_master_b_put(core$EN_core_mem_master_b_put),
	      .EN_core_mem_master_ar_drop(core$EN_core_mem_master_ar_drop),
	      .EN_core_mem_master_r_put(core$EN_core_mem_master_r_put),
	      .EN_dma_server_aw_put(core$EN_dma_server_aw_put),
	      .EN_dma_server_w_put(core$EN_dma_server_w_put),
	      .EN_dma_server_b_drop(core$EN_dma_server_b_drop),
	      .EN_dma_server_ar_put(core$EN_dma_server_ar_put),
	      .EN_dma_server_r_drop(core$EN_dma_server_r_drop),
	      .EN_set_verbosity(core$EN_set_verbosity),
	      .EN_set_watch_tohost(core$EN_set_watch_tohost),
	      .EN_ma_ddr4_ready(core$EN_ma_ddr4_ready),
	      .EN_cms_ifc_halt_cpu(core$EN_cms_ifc_halt_cpu),
	      .RDY_cpu_reset_server_request_put(core$RDY_cpu_reset_server_request_put),
	      .cpu_reset_server_response_get(),
	      .RDY_cpu_reset_server_response_get(core$RDY_cpu_reset_server_response_get),
	      .cpu_imem_master_aw_canPeek(core$cpu_imem_master_aw_canPeek),
	      .cpu_imem_master_aw_peek(core$cpu_imem_master_aw_peek),
	      .RDY_cpu_imem_master_aw_peek(core$RDY_cpu_imem_master_aw_peek),
	      .RDY_cpu_imem_master_aw_drop(core$RDY_cpu_imem_master_aw_drop),
	      .cpu_imem_master_w_canPeek(core$cpu_imem_master_w_canPeek),
	      .cpu_imem_master_w_peek(core$cpu_imem_master_w_peek),
	      .RDY_cpu_imem_master_w_peek(core$RDY_cpu_imem_master_w_peek),
	      .RDY_cpu_imem_master_w_drop(core$RDY_cpu_imem_master_w_drop),
	      .cpu_imem_master_b_canPut(core$cpu_imem_master_b_canPut),
	      .RDY_cpu_imem_master_b_put(core$RDY_cpu_imem_master_b_put),
	      .cpu_imem_master_ar_canPeek(core$cpu_imem_master_ar_canPeek),
	      .cpu_imem_master_ar_peek(core$cpu_imem_master_ar_peek),
	      .RDY_cpu_imem_master_ar_peek(core$RDY_cpu_imem_master_ar_peek),
	      .RDY_cpu_imem_master_ar_drop(core$RDY_cpu_imem_master_ar_drop),
	      .cpu_imem_master_r_canPut(core$cpu_imem_master_r_canPut),
	      .RDY_cpu_imem_master_r_put(core$RDY_cpu_imem_master_r_put),
	      .core_mem_master_aw_canPeek(core$core_mem_master_aw_canPeek),
	      .core_mem_master_aw_peek(core$core_mem_master_aw_peek),
	      .RDY_core_mem_master_aw_peek(core$RDY_core_mem_master_aw_peek),
	      .RDY_core_mem_master_aw_drop(core$RDY_core_mem_master_aw_drop),
	      .core_mem_master_w_canPeek(core$core_mem_master_w_canPeek),
	      .core_mem_master_w_peek(core$core_mem_master_w_peek),
	      .RDY_core_mem_master_w_peek(core$RDY_core_mem_master_w_peek),
	      .RDY_core_mem_master_w_drop(core$RDY_core_mem_master_w_drop),
	      .core_mem_master_b_canPut(core$core_mem_master_b_canPut),
	      .RDY_core_mem_master_b_put(core$RDY_core_mem_master_b_put),
	      .core_mem_master_ar_canPeek(core$core_mem_master_ar_canPeek),
	      .core_mem_master_ar_peek(core$core_mem_master_ar_peek),
	      .RDY_core_mem_master_ar_peek(core$RDY_core_mem_master_ar_peek),
	      .RDY_core_mem_master_ar_drop(core$RDY_core_mem_master_ar_drop),
	      .core_mem_master_r_canPut(core$core_mem_master_r_canPut),
	      .RDY_core_mem_master_r_put(core$RDY_core_mem_master_r_put),
	      .dma_server_aw_canPut(),
	      .RDY_dma_server_aw_put(),
	      .dma_server_w_canPut(),
	      .RDY_dma_server_w_put(),
	      .dma_server_b_canPeek(core$dma_server_b_canPeek),
	      .dma_server_b_peek(),
	      .RDY_dma_server_b_peek(core$RDY_dma_server_b_peek),
	      .RDY_dma_server_b_drop(core$RDY_dma_server_b_drop),
	      .dma_server_ar_canPut(),
	      .RDY_dma_server_ar_put(),
	      .dma_server_r_canPeek(core$dma_server_r_canPeek),
	      .dma_server_r_peek(),
	      .RDY_dma_server_r_peek(core$RDY_dma_server_r_peek),
	      .RDY_dma_server_r_drop(core$RDY_dma_server_r_drop),
	      .RDY_set_verbosity(),
	      .RDY_set_watch_tohost(),
	      .mv_tohost_value(core$mv_tohost_value),
	      .RDY_mv_tohost_value(),
	      .RDY_ma_ddr4_ready(),
	      .mv_status(core$mv_status),
	      .cms(),
	      .cms_ifc_pc(core$cms_ifc_pc),
	      .cms_ifc_instr(core$cms_ifc_instr),
	      .cms_ifc_performance_events(core$cms_ifc_performance_events),
	      .cms_ifc_registers(core$cms_ifc_registers));

  // submodule mem0_controller
  mkMem_Controller mem0_controller(.CLK(CLK),
				   .RST_N(RST_N),
				   .set_addr_map_addr_base(mem0_controller$set_addr_map_addr_base),
				   .set_addr_map_addr_lim(mem0_controller$set_addr_map_addr_lim),
				   .set_watch_tohost_tohost_addr(mem0_controller$set_watch_tohost_tohost_addr),
				   .set_watch_tohost_watch_tohost(mem0_controller$set_watch_tohost_watch_tohost),
				   .slave_ar_put_val(mem0_controller$slave_ar_put_val),
				   .slave_aw_put_val(mem0_controller$slave_aw_put_val),
				   .slave_w_put_val(mem0_controller$slave_w_put_val),
				   .to_raw_mem_response_put(mem0_controller$to_raw_mem_response_put),
				   .EN_server_reset_request_put(mem0_controller$EN_server_reset_request_put),
				   .EN_server_reset_response_get(mem0_controller$EN_server_reset_response_get),
				   .EN_set_addr_map(mem0_controller$EN_set_addr_map),
				   .EN_slave_aw_put(mem0_controller$EN_slave_aw_put),
				   .EN_slave_w_put(mem0_controller$EN_slave_w_put),
				   .EN_slave_b_drop(mem0_controller$EN_slave_b_drop),
				   .EN_slave_ar_put(mem0_controller$EN_slave_ar_put),
				   .EN_slave_r_drop(mem0_controller$EN_slave_r_drop),
				   .EN_to_raw_mem_request_get(mem0_controller$EN_to_raw_mem_request_get),
				   .EN_to_raw_mem_response_put(mem0_controller$EN_to_raw_mem_response_put),
				   .EN_set_watch_tohost(mem0_controller$EN_set_watch_tohost),
				   .RDY_server_reset_request_put(mem0_controller$RDY_server_reset_request_put),
				   .RDY_server_reset_response_get(mem0_controller$RDY_server_reset_response_get),
				   .RDY_set_addr_map(mem0_controller$RDY_set_addr_map),
				   .slave_aw_canPut(mem0_controller$slave_aw_canPut),
				   .RDY_slave_aw_put(mem0_controller$RDY_slave_aw_put),
				   .slave_w_canPut(mem0_controller$slave_w_canPut),
				   .RDY_slave_w_put(mem0_controller$RDY_slave_w_put),
				   .slave_b_canPeek(mem0_controller$slave_b_canPeek),
				   .slave_b_peek(mem0_controller$slave_b_peek),
				   .RDY_slave_b_peek(mem0_controller$RDY_slave_b_peek),
				   .RDY_slave_b_drop(mem0_controller$RDY_slave_b_drop),
				   .slave_ar_canPut(mem0_controller$slave_ar_canPut),
				   .RDY_slave_ar_put(mem0_controller$RDY_slave_ar_put),
				   .slave_r_canPeek(mem0_controller$slave_r_canPeek),
				   .slave_r_peek(mem0_controller$slave_r_peek),
				   .RDY_slave_r_peek(mem0_controller$RDY_slave_r_peek),
				   .RDY_slave_r_drop(mem0_controller$RDY_slave_r_drop),
				   .to_raw_mem_request_get(mem0_controller$to_raw_mem_request_get),
				   .RDY_to_raw_mem_request_get(mem0_controller$RDY_to_raw_mem_request_get),
				   .RDY_to_raw_mem_response_put(mem0_controller$RDY_to_raw_mem_response_put),
				   .status(),
				   .RDY_set_watch_tohost());

  // submodule mem0_controller_axi4_deburster_countWriteRspFF
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(1'd1)) mem0_controller_axi4_deburster_countWriteRspFF(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(mem0_controller_axi4_deburster_countWriteRspFF$D_IN),
									     .ENQ(mem0_controller_axi4_deburster_countWriteRspFF$ENQ),
									     .DEQ(mem0_controller_axi4_deburster_countWriteRspFF$DEQ),
									     .CLR(mem0_controller_axi4_deburster_countWriteRspFF$CLR),
									     .D_OUT(mem0_controller_axi4_deburster_countWriteRspFF$D_OUT),
									     .FULL_N(mem0_controller_axi4_deburster_countWriteRspFF$FULL_N),
									     .EMPTY_N(mem0_controller_axi4_deburster_countWriteRspFF$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_inShim_arff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_inShim_arff(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(mem0_controller_axi4_deburster_inShim_arff$D_IN),
								     .ENQ(mem0_controller_axi4_deburster_inShim_arff$ENQ),
								     .DEQ(mem0_controller_axi4_deburster_inShim_arff$DEQ),
								     .CLR(mem0_controller_axi4_deburster_inShim_arff$CLR),
								     .D_OUT(mem0_controller_axi4_deburster_inShim_arff$D_OUT),
								     .FULL_N(mem0_controller_axi4_deburster_inShim_arff$FULL_N),
								     .EMPTY_N(mem0_controller_axi4_deburster_inShim_arff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_inShim_awff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_inShim_awff(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(mem0_controller_axi4_deburster_inShim_awff$D_IN),
								     .ENQ(mem0_controller_axi4_deburster_inShim_awff$ENQ),
								     .DEQ(mem0_controller_axi4_deburster_inShim_awff$DEQ),
								     .CLR(mem0_controller_axi4_deburster_inShim_awff$CLR),
								     .D_OUT(mem0_controller_axi4_deburster_inShim_awff$D_OUT),
								     .FULL_N(mem0_controller_axi4_deburster_inShim_awff$FULL_N),
								     .EMPTY_N(mem0_controller_axi4_deburster_inShim_awff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_inShim_bff
  FIFO2 #(.width(32'd9),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_inShim_bff(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(mem0_controller_axi4_deburster_inShim_bff$D_IN),
								    .ENQ(mem0_controller_axi4_deburster_inShim_bff$ENQ),
								    .DEQ(mem0_controller_axi4_deburster_inShim_bff$DEQ),
								    .CLR(mem0_controller_axi4_deburster_inShim_bff$CLR),
								    .D_OUT(mem0_controller_axi4_deburster_inShim_bff$D_OUT),
								    .FULL_N(mem0_controller_axi4_deburster_inShim_bff$FULL_N),
								    .EMPTY_N(mem0_controller_axi4_deburster_inShim_bff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_inShim_rff
  FIFO2 #(.width(32'd74),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_inShim_rff(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(mem0_controller_axi4_deburster_inShim_rff$D_IN),
								    .ENQ(mem0_controller_axi4_deburster_inShim_rff$ENQ),
								    .DEQ(mem0_controller_axi4_deburster_inShim_rff$DEQ),
								    .CLR(mem0_controller_axi4_deburster_inShim_rff$CLR),
								    .D_OUT(mem0_controller_axi4_deburster_inShim_rff$D_OUT),
								    .FULL_N(mem0_controller_axi4_deburster_inShim_rff$FULL_N),
								    .EMPTY_N(mem0_controller_axi4_deburster_inShim_rff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_inShim_wff
  FIFO2 #(.width(32'd73),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_inShim_wff(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(mem0_controller_axi4_deburster_inShim_wff$D_IN),
								    .ENQ(mem0_controller_axi4_deburster_inShim_wff$ENQ),
								    .DEQ(mem0_controller_axi4_deburster_inShim_wff$DEQ),
								    .CLR(mem0_controller_axi4_deburster_inShim_wff$CLR),
								    .D_OUT(mem0_controller_axi4_deburster_inShim_wff$D_OUT),
								    .FULL_N(mem0_controller_axi4_deburster_inShim_wff$FULL_N),
								    .EMPTY_N(mem0_controller_axi4_deburster_inShim_wff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_lastReadRspFF
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(1'd1)) mem0_controller_axi4_deburster_lastReadRspFF(.RST(RST_N),
									   .CLK(CLK),
									   .D_IN(mem0_controller_axi4_deburster_lastReadRspFF$D_IN),
									   .ENQ(mem0_controller_axi4_deburster_lastReadRspFF$ENQ),
									   .DEQ(mem0_controller_axi4_deburster_lastReadRspFF$DEQ),
									   .CLR(mem0_controller_axi4_deburster_lastReadRspFF$CLR),
									   .D_OUT(mem0_controller_axi4_deburster_lastReadRspFF$D_OUT),
									   .FULL_N(mem0_controller_axi4_deburster_lastReadRspFF$FULL_N),
									   .EMPTY_N(mem0_controller_axi4_deburster_lastReadRspFF$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_outShim_arff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_outShim_arff(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(mem0_controller_axi4_deburster_outShim_arff$D_IN),
								      .ENQ(mem0_controller_axi4_deburster_outShim_arff$ENQ),
								      .DEQ(mem0_controller_axi4_deburster_outShim_arff$DEQ),
								      .CLR(mem0_controller_axi4_deburster_outShim_arff$CLR),
								      .D_OUT(mem0_controller_axi4_deburster_outShim_arff$D_OUT),
								      .FULL_N(mem0_controller_axi4_deburster_outShim_arff$FULL_N),
								      .EMPTY_N(mem0_controller_axi4_deburster_outShim_arff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_outShim_awff
  FIFO2 #(.width(32'd100),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_outShim_awff(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(mem0_controller_axi4_deburster_outShim_awff$D_IN),
								      .ENQ(mem0_controller_axi4_deburster_outShim_awff$ENQ),
								      .DEQ(mem0_controller_axi4_deburster_outShim_awff$DEQ),
								      .CLR(mem0_controller_axi4_deburster_outShim_awff$CLR),
								      .D_OUT(mem0_controller_axi4_deburster_outShim_awff$D_OUT),
								      .FULL_N(mem0_controller_axi4_deburster_outShim_awff$FULL_N),
								      .EMPTY_N(mem0_controller_axi4_deburster_outShim_awff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_outShim_bff
  FIFO2 #(.width(32'd9),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_outShim_bff(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(mem0_controller_axi4_deburster_outShim_bff$D_IN),
								     .ENQ(mem0_controller_axi4_deburster_outShim_bff$ENQ),
								     .DEQ(mem0_controller_axi4_deburster_outShim_bff$DEQ),
								     .CLR(mem0_controller_axi4_deburster_outShim_bff$CLR),
								     .D_OUT(mem0_controller_axi4_deburster_outShim_bff$D_OUT),
								     .FULL_N(mem0_controller_axi4_deburster_outShim_bff$FULL_N),
								     .EMPTY_N(mem0_controller_axi4_deburster_outShim_bff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_outShim_rff
  FIFO2 #(.width(32'd74),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_outShim_rff(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(mem0_controller_axi4_deburster_outShim_rff$D_IN),
								     .ENQ(mem0_controller_axi4_deburster_outShim_rff$ENQ),
								     .DEQ(mem0_controller_axi4_deburster_outShim_rff$DEQ),
								     .CLR(mem0_controller_axi4_deburster_outShim_rff$CLR),
								     .D_OUT(mem0_controller_axi4_deburster_outShim_rff$D_OUT),
								     .FULL_N(mem0_controller_axi4_deburster_outShim_rff$FULL_N),
								     .EMPTY_N(mem0_controller_axi4_deburster_outShim_rff$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_outShim_wff
  FIFO2 #(.width(32'd73),
	  .guarded(1'd1)) mem0_controller_axi4_deburster_outShim_wff(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(mem0_controller_axi4_deburster_outShim_wff$D_IN),
								     .ENQ(mem0_controller_axi4_deburster_outShim_wff$ENQ),
								     .DEQ(mem0_controller_axi4_deburster_outShim_wff$DEQ),
								     .CLR(mem0_controller_axi4_deburster_outShim_wff$CLR),
								     .D_OUT(mem0_controller_axi4_deburster_outShim_wff$D_OUT),
								     .FULL_N(mem0_controller_axi4_deburster_outShim_wff$FULL_N),
								     .EMPTY_N(mem0_controller_axi4_deburster_outShim_wff$EMPTY_N));

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_near_mem_io_addr_range(),
		    .m_plic_addr_range(),
		    .m_uart0_addr_range(soc_map$m_uart0_addr_range),
		    .m_boot_rom_addr_range(soc_map$m_boot_rom_addr_range),
		    .m_mem0_controller_addr_range(soc_map$m_mem0_controller_addr_range),
		    .m_tcm_addr_range(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value(),
		    .m_pcc_reset_value(),
		    .m_ddc_reset_value(),
		    .m_mtcc_reset_value(),
		    .m_mepcc_reset_value());

  // submodule uart0
  mkUART uart0(.CLK(CLK),
	       .RST_N(RST_N),
	       .put_from_console_put(uart0$put_from_console_put),
	       .set_addr_map_addr_base(uart0$set_addr_map_addr_base),
	       .set_addr_map_addr_lim(uart0$set_addr_map_addr_lim),
	       .slave_ar_put_val(uart0$slave_ar_put_val),
	       .slave_aw_put_val(uart0$slave_aw_put_val),
	       .slave_w_put_val(uart0$slave_w_put_val),
	       .EN_server_reset_request_put(uart0$EN_server_reset_request_put),
	       .EN_server_reset_response_get(uart0$EN_server_reset_response_get),
	       .EN_set_addr_map(uart0$EN_set_addr_map),
	       .EN_slave_aw_put(uart0$EN_slave_aw_put),
	       .EN_slave_w_put(uart0$EN_slave_w_put),
	       .EN_slave_b_drop(uart0$EN_slave_b_drop),
	       .EN_slave_ar_put(uart0$EN_slave_ar_put),
	       .EN_slave_r_drop(uart0$EN_slave_r_drop),
	       .EN_get_to_console_get(uart0$EN_get_to_console_get),
	       .EN_put_from_console_put(uart0$EN_put_from_console_put),
	       .RDY_server_reset_request_put(uart0$RDY_server_reset_request_put),
	       .RDY_server_reset_response_get(uart0$RDY_server_reset_response_get),
	       .RDY_set_addr_map(),
	       .slave_aw_canPut(uart0$slave_aw_canPut),
	       .RDY_slave_aw_put(uart0$RDY_slave_aw_put),
	       .slave_w_canPut(uart0$slave_w_canPut),
	       .RDY_slave_w_put(uart0$RDY_slave_w_put),
	       .slave_b_canPeek(uart0$slave_b_canPeek),
	       .slave_b_peek(uart0$slave_b_peek),
	       .RDY_slave_b_peek(uart0$RDY_slave_b_peek),
	       .RDY_slave_b_drop(uart0$RDY_slave_b_drop),
	       .slave_ar_canPut(uart0$slave_ar_canPut),
	       .RDY_slave_ar_put(uart0$RDY_slave_ar_put),
	       .slave_r_canPeek(uart0$slave_r_canPeek),
	       .slave_r_peek(uart0$slave_r_peek),
	       .RDY_slave_r_peek(uart0$RDY_slave_r_peek),
	       .RDY_slave_r_drop(uart0$RDY_slave_r_drop),
	       .get_to_console_get(uart0$get_to_console_get),
	       .RDY_get_to_console_get(uart0$RDY_get_to_console_get),
	       .RDY_put_from_console_put(uart0$RDY_put_from_console_put),
	       .intr(uart0$intr));

  // rule RL_rl_connect_external_interrupt_requests
  assign CAN_FIRE_RL_rl_connect_external_interrupt_requests = 1'd1 ;
  assign WILL_FIRE_RL_rl_connect_external_interrupt_requests = 1'd1 ;

  // rule RL_core_mem_master_sig_awSig_src_setCanPeek
  assign CAN_FIRE_RL_core_mem_master_sig_awSig_src_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_core_mem_master_sig_awSig_src_setCanPeek = 1'd1 ;

  // rule RL_core_mem_master_sig_awSig_src_setPeek
  assign CAN_FIRE_RL_core_mem_master_sig_awSig_src_setPeek =
	     core$RDY_core_mem_master_aw_peek ;
  assign WILL_FIRE_RL_core_mem_master_sig_awSig_src_setPeek =
	     core$RDY_core_mem_master_aw_peek ;

  // rule RL_core_mem_master_sig_awSig_src_warnDoDrop
  assign CAN_FIRE_RL_core_mem_master_sig_awSig_src_warnDoDrop =
	     core_mem_master_sig_awSig_src_dropWire$whas &&
	     !core$core_mem_master_aw_canPeek ;
  assign WILL_FIRE_RL_core_mem_master_sig_awSig_src_warnDoDrop =
	     CAN_FIRE_RL_core_mem_master_sig_awSig_src_warnDoDrop ;

  // rule RL_core_mem_master_sig_wSig_src_setCanPeek
  assign CAN_FIRE_RL_core_mem_master_sig_wSig_src_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_core_mem_master_sig_wSig_src_setCanPeek = 1'd1 ;

  // rule RL_core_mem_master_sig_wSig_src_setPeek
  assign CAN_FIRE_RL_core_mem_master_sig_wSig_src_setPeek =
	     core$RDY_core_mem_master_w_peek ;
  assign WILL_FIRE_RL_core_mem_master_sig_wSig_src_setPeek =
	     core$RDY_core_mem_master_w_peek ;

  // rule RL_core_mem_master_sig_wSig_src_warnDoDrop
  assign CAN_FIRE_RL_core_mem_master_sig_wSig_src_warnDoDrop =
	     core_mem_master_sig_wSig_src_dropWire$whas &&
	     !core$core_mem_master_w_canPeek ;
  assign WILL_FIRE_RL_core_mem_master_sig_wSig_src_warnDoDrop =
	     CAN_FIRE_RL_core_mem_master_sig_wSig_src_warnDoDrop ;

  // rule RL_core_mem_master_sig_bSig_snk_setCanPut
  assign CAN_FIRE_RL_core_mem_master_sig_bSig_snk_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_core_mem_master_sig_bSig_snk_setCanPut = 1'd1 ;

  // rule RL_core_mem_master_sig_bSig_snk_warnDoPut
  assign CAN_FIRE_RL_core_mem_master_sig_bSig_snk_warnDoPut =
	     core_mem_master_sig_bSig_snk_putWire$whas &&
	     !core$core_mem_master_b_canPut ;
  assign WILL_FIRE_RL_core_mem_master_sig_bSig_snk_warnDoPut =
	     CAN_FIRE_RL_core_mem_master_sig_bSig_snk_warnDoPut ;

  // rule RL_core_mem_master_sig_arSig_src_setCanPeek
  assign CAN_FIRE_RL_core_mem_master_sig_arSig_src_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_core_mem_master_sig_arSig_src_setCanPeek = 1'd1 ;

  // rule RL_core_mem_master_sig_arSig_src_setPeek
  assign CAN_FIRE_RL_core_mem_master_sig_arSig_src_setPeek =
	     core$RDY_core_mem_master_ar_peek ;
  assign WILL_FIRE_RL_core_mem_master_sig_arSig_src_setPeek =
	     core$RDY_core_mem_master_ar_peek ;

  // rule RL_core_mem_master_sig_arSig_src_warnDoDrop
  assign CAN_FIRE_RL_core_mem_master_sig_arSig_src_warnDoDrop =
	     core_mem_master_sig_arSig_src_dropWire$whas &&
	     !core$core_mem_master_ar_canPeek ;
  assign WILL_FIRE_RL_core_mem_master_sig_arSig_src_warnDoDrop =
	     CAN_FIRE_RL_core_mem_master_sig_arSig_src_warnDoDrop ;

  // rule RL_core_mem_master_sig_rSig_snk_setCanPut
  assign CAN_FIRE_RL_core_mem_master_sig_rSig_snk_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_core_mem_master_sig_rSig_snk_setCanPut = 1'd1 ;

  // rule RL_core_mem_master_sig_rSig_snk_warnDoPut
  assign CAN_FIRE_RL_core_mem_master_sig_rSig_snk_warnDoPut =
	     core_mem_master_sig_rSig_snk_putWire$whas &&
	     !core$core_mem_master_r_canPut ;
  assign WILL_FIRE_RL_core_mem_master_sig_rSig_snk_warnDoPut =
	     CAN_FIRE_RL_core_mem_master_sig_rSig_snk_warnDoPut ;

  // rule RL_ug_src_setCanPeek
  assign CAN_FIRE_RL_ug_src_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_setCanPeek = 1'd1 ;

  // rule RL_ug_snk_setCanPut
  assign CAN_FIRE_RL_ug_snk_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_setCanPut = 1'd1 ;

  // rule RL_connect
  assign CAN_FIRE_RL_connect = 1'b0 ;
  assign WILL_FIRE_RL_connect = 1'b0 ;

  // rule RL_ug_src_warnDoDrop
  assign CAN_FIRE_RL_ug_src_warnDoDrop = 1'b0 ;
  assign WILL_FIRE_RL_ug_src_warnDoDrop = 1'b0 ;

  // rule RL_ug_snk_warnDoPut
  assign CAN_FIRE_RL_ug_snk_warnDoPut = 1'b0 ;
  assign WILL_FIRE_RL_ug_snk_warnDoPut = 1'b0 ;

  // rule RL_ug_snk_doPut
  assign CAN_FIRE_RL_ug_snk_doPut = 1'b0 ;
  assign WILL_FIRE_RL_ug_snk_doPut = 1'b0 ;

  // rule RL_ug_src_1_setCanPeek
  assign CAN_FIRE_RL_ug_src_1_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_1_setCanPeek = 1'd1 ;

  // rule RL_ug_snk_1_setCanPut
  assign CAN_FIRE_RL_ug_snk_1_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_1_setCanPut = 1'd1 ;

  // rule RL_connect_1
  assign CAN_FIRE_RL_connect_1 = 1'b0 ;
  assign WILL_FIRE_RL_connect_1 = 1'b0 ;

  // rule RL_ug_src_1_warnDoDrop
  assign CAN_FIRE_RL_ug_src_1_warnDoDrop = 1'b0 ;
  assign WILL_FIRE_RL_ug_src_1_warnDoDrop = 1'b0 ;

  // rule RL_ug_snk_1_warnDoPut
  assign CAN_FIRE_RL_ug_snk_1_warnDoPut = 1'b0 ;
  assign WILL_FIRE_RL_ug_snk_1_warnDoPut = 1'b0 ;

  // rule RL_ug_snk_1_doPut
  assign CAN_FIRE_RL_ug_snk_1_doPut = 1'b0 ;
  assign WILL_FIRE_RL_ug_snk_1_doPut = 1'b0 ;

  // rule RL_ug_src_2_setCanPeek
  assign CAN_FIRE_RL_ug_src_2_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_2_setCanPeek = 1'd1 ;

  // rule RL_ug_src_2_setPeek
  assign CAN_FIRE_RL_ug_src_2_setPeek = core$RDY_dma_server_b_peek ;
  assign WILL_FIRE_RL_ug_src_2_setPeek = core$RDY_dma_server_b_peek ;

  // rule RL_ug_snk_2_setCanPut
  assign CAN_FIRE_RL_ug_snk_2_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_2_setCanPut = 1'd1 ;

  // rule RL_connect_2
  assign CAN_FIRE_RL_connect_2 = core$dma_server_b_canPeek ;
  assign WILL_FIRE_RL_connect_2 = core$dma_server_b_canPeek ;

  // rule RL_ug_src_2_warnDoDrop
  assign CAN_FIRE_RL_ug_src_2_warnDoDrop = 1'b0 ;
  assign WILL_FIRE_RL_ug_src_2_warnDoDrop = 1'b0 ;

  // rule RL_ug_src_2_doDrop
  assign CAN_FIRE_RL_ug_src_2_doDrop =
	     core$RDY_dma_server_b_drop && core$dma_server_b_canPeek ;
  assign WILL_FIRE_RL_ug_src_2_doDrop = CAN_FIRE_RL_ug_src_2_doDrop ;

  // rule RL_ug_src_3_setCanPeek
  assign CAN_FIRE_RL_ug_src_3_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_3_setCanPeek = 1'd1 ;

  // rule RL_ug_snk_3_setCanPut
  assign CAN_FIRE_RL_ug_snk_3_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_3_setCanPut = 1'd1 ;

  // rule RL_connect_3
  assign CAN_FIRE_RL_connect_3 = 1'b0 ;
  assign WILL_FIRE_RL_connect_3 = 1'b0 ;

  // rule RL_ug_src_3_warnDoDrop
  assign CAN_FIRE_RL_ug_src_3_warnDoDrop = 1'b0 ;
  assign WILL_FIRE_RL_ug_src_3_warnDoDrop = 1'b0 ;

  // rule RL_ug_snk_3_warnDoPut
  assign CAN_FIRE_RL_ug_snk_3_warnDoPut = 1'b0 ;
  assign WILL_FIRE_RL_ug_snk_3_warnDoPut = 1'b0 ;

  // rule RL_ug_snk_3_doPut
  assign CAN_FIRE_RL_ug_snk_3_doPut = 1'b0 ;
  assign WILL_FIRE_RL_ug_snk_3_doPut = 1'b0 ;

  // rule RL_ug_src_4_setCanPeek
  assign CAN_FIRE_RL_ug_src_4_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_4_setCanPeek = 1'd1 ;

  // rule RL_ug_src_4_setPeek
  assign CAN_FIRE_RL_ug_src_4_setPeek = core$RDY_dma_server_r_peek ;
  assign WILL_FIRE_RL_ug_src_4_setPeek = core$RDY_dma_server_r_peek ;

  // rule RL_ug_snk_4_setCanPut
  assign CAN_FIRE_RL_ug_snk_4_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_4_setCanPut = 1'd1 ;

  // rule RL_connect_4
  assign CAN_FIRE_RL_connect_4 = core$dma_server_r_canPeek ;
  assign WILL_FIRE_RL_connect_4 = core$dma_server_r_canPeek ;

  // rule RL_ug_src_4_warnDoDrop
  assign CAN_FIRE_RL_ug_src_4_warnDoDrop = 1'b0 ;
  assign WILL_FIRE_RL_ug_src_4_warnDoDrop = 1'b0 ;

  // rule RL_ug_src_4_doDrop
  assign CAN_FIRE_RL_ug_src_4_doDrop =
	     core$RDY_dma_server_r_drop && core$dma_server_r_canPeek ;
  assign WILL_FIRE_RL_ug_src_4_doDrop = CAN_FIRE_RL_ug_src_4_doDrop ;

  // rule RL_ug_src_1_setCanPeek_1
  assign CAN_FIRE_RL_ug_src_1_setCanPeek_1 = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_1_setCanPeek_1 = 1'd1 ;

  // rule RL_ug_src_1_setPeek_1
  assign CAN_FIRE_RL_ug_src_1_setPeek_1 =
	     boot_rom_axi4_deburster_outShim_awff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_1_setPeek_1 =
	     boot_rom_axi4_deburster_outShim_awff$EMPTY_N ;

  // rule RL_ug_snk_1_setCanPut_1
  assign CAN_FIRE_RL_ug_snk_1_setCanPut_1 = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_1_setCanPut_1 = 1'd1 ;

  // rule RL_connect_5
  assign CAN_FIRE_RL_connect_5 =
	     boot_rom_axi4_deburster_outShim_awff$EMPTY_N &&
	     boot_rom$slave_aw_canPut ;
  assign WILL_FIRE_RL_connect_5 = CAN_FIRE_RL_connect_5 ;

  // rule RL_ug_src_1_warnDoDrop_1
  assign CAN_FIRE_RL_ug_src_1_warnDoDrop_1 =
	     CAN_FIRE_RL_connect_5 &&
	     !boot_rom_axi4_deburster_outShim_awff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_1_warnDoDrop_1 =
	     CAN_FIRE_RL_ug_src_1_warnDoDrop_1 ;

  // rule RL_ug_src_1_doDrop_1
  assign CAN_FIRE_RL_ug_src_1_doDrop_1 =
	     boot_rom_axi4_deburster_outShim_awff$EMPTY_N &&
	     CAN_FIRE_RL_connect_5 ;
  assign WILL_FIRE_RL_ug_src_1_doDrop_1 = CAN_FIRE_RL_ug_src_1_doDrop_1 ;

  // rule RL_ug_snk_1_warnDoPut_1
  assign CAN_FIRE_RL_ug_snk_1_warnDoPut_1 =
	     CAN_FIRE_RL_connect_5 && !boot_rom$slave_aw_canPut ;
  assign WILL_FIRE_RL_ug_snk_1_warnDoPut_1 =
	     CAN_FIRE_RL_ug_snk_1_warnDoPut_1 ;

  // rule RL_ug_src_1_1_setCanPeek
  assign CAN_FIRE_RL_ug_src_1_1_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_1_1_setCanPeek = 1'd1 ;

  // rule RL_ug_src_1_1_setPeek
  assign CAN_FIRE_RL_ug_src_1_1_setPeek =
	     boot_rom_axi4_deburster_outShim_wff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_1_1_setPeek =
	     boot_rom_axi4_deburster_outShim_wff$EMPTY_N ;

  // rule RL_ug_snk_1_1_setCanPut
  assign CAN_FIRE_RL_ug_snk_1_1_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_1_1_setCanPut = 1'd1 ;

  // rule RL_connect_6
  assign CAN_FIRE_RL_connect_6 =
	     boot_rom_axi4_deburster_outShim_wff$EMPTY_N &&
	     boot_rom$slave_w_canPut ;
  assign WILL_FIRE_RL_connect_6 = CAN_FIRE_RL_connect_6 ;

  // rule RL_ug_src_1_1_warnDoDrop
  assign CAN_FIRE_RL_ug_src_1_1_warnDoDrop =
	     CAN_FIRE_RL_connect_6 &&
	     !boot_rom_axi4_deburster_outShim_wff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_1_1_warnDoDrop =
	     CAN_FIRE_RL_ug_src_1_1_warnDoDrop ;

  // rule RL_ug_src_1_1_doDrop
  assign CAN_FIRE_RL_ug_src_1_1_doDrop =
	     boot_rom_axi4_deburster_outShim_wff$EMPTY_N &&
	     CAN_FIRE_RL_connect_6 ;
  assign WILL_FIRE_RL_ug_src_1_1_doDrop = CAN_FIRE_RL_ug_src_1_1_doDrop ;

  // rule RL_ug_snk_1_1_warnDoPut
  assign CAN_FIRE_RL_ug_snk_1_1_warnDoPut =
	     CAN_FIRE_RL_connect_6 && !boot_rom$slave_w_canPut ;
  assign WILL_FIRE_RL_ug_snk_1_1_warnDoPut =
	     CAN_FIRE_RL_ug_snk_1_1_warnDoPut ;

  // rule RL_ug_src_1_2_setCanPeek
  assign CAN_FIRE_RL_ug_src_1_2_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_1_2_setCanPeek = 1'd1 ;

  // rule RL_ug_snk_1_doPut_1
  assign CAN_FIRE_RL_ug_snk_1_doPut_1 =
	     boot_rom$RDY_slave_aw_put && CAN_FIRE_RL_connect_5 ;
  assign WILL_FIRE_RL_ug_snk_1_doPut_1 = CAN_FIRE_RL_ug_snk_1_doPut_1 ;

  // rule RL_ug_snk_1_1_doPut
  assign CAN_FIRE_RL_ug_snk_1_1_doPut =
	     boot_rom$RDY_slave_w_put && CAN_FIRE_RL_connect_6 ;
  assign WILL_FIRE_RL_ug_snk_1_1_doPut = CAN_FIRE_RL_ug_snk_1_1_doPut ;

  // rule RL_ug_src_1_2_setPeek
  assign CAN_FIRE_RL_ug_src_1_2_setPeek = boot_rom$RDY_slave_b_peek ;
  assign WILL_FIRE_RL_ug_src_1_2_setPeek = boot_rom$RDY_slave_b_peek ;

  // rule RL_ug_snk_1_2_setCanPut
  assign CAN_FIRE_RL_ug_snk_1_2_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_1_2_setCanPut = 1'd1 ;

  // rule RL_connect_7
  assign CAN_FIRE_RL_connect_7 =
	     boot_rom$slave_b_canPeek &&
	     boot_rom_axi4_deburster_outShim_bff$FULL_N ;
  assign WILL_FIRE_RL_connect_7 = CAN_FIRE_RL_connect_7 ;

  // rule RL_ug_src_1_2_warnDoDrop
  assign CAN_FIRE_RL_ug_src_1_2_warnDoDrop =
	     CAN_FIRE_RL_connect_7 && !boot_rom$slave_b_canPeek ;
  assign WILL_FIRE_RL_ug_src_1_2_warnDoDrop =
	     CAN_FIRE_RL_ug_src_1_2_warnDoDrop ;

  // rule RL_ug_src_1_2_doDrop
  assign CAN_FIRE_RL_ug_src_1_2_doDrop =
	     boot_rom$RDY_slave_b_drop && CAN_FIRE_RL_connect_7 &&
	     boot_rom$slave_b_canPeek ;
  assign WILL_FIRE_RL_ug_src_1_2_doDrop = CAN_FIRE_RL_ug_src_1_2_doDrop ;

  // rule RL_ug_snk_1_2_warnDoPut
  assign CAN_FIRE_RL_ug_snk_1_2_warnDoPut =
	     CAN_FIRE_RL_connect_7 &&
	     !boot_rom_axi4_deburster_outShim_bff$FULL_N ;
  assign WILL_FIRE_RL_ug_snk_1_2_warnDoPut =
	     CAN_FIRE_RL_ug_snk_1_2_warnDoPut ;

  // rule RL_boot_rom_axi4_deburster_consume_bresp
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_consume_bresp =
	     boot_rom_axi4_deburster_outShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_consume_bresp =
	     boot_rom_axi4_deburster_outShim_bff$EMPTY_N ;

  // rule RL_boot_rom_axi4_deburster_produce_bresp
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_produce_bresp =
	     !boot_rom_axi4_deburster_inSerial_shim_bff_rv[9] &&
	     boot_rom_axi4_deburster_countWriteRspFF$EMPTY_N &&
	     boot_rom_axi4_deburster_flitReceived$port1__read[17:9] >
	     { 1'd0, boot_rom_axi4_deburster_countWriteRspFF$D_OUT } ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_produce_bresp =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_produce_bresp ;

  // rule RL_ug_snk_1_2_doPut
  assign CAN_FIRE_RL_ug_snk_1_2_doPut =
	     boot_rom_axi4_deburster_outShim_bff$FULL_N &&
	     CAN_FIRE_RL_connect_7 ;
  assign WILL_FIRE_RL_ug_snk_1_2_doPut = CAN_FIRE_RL_ug_snk_1_2_doPut ;

  // rule RL_ug_src_1_3_setCanPeek
  assign CAN_FIRE_RL_ug_src_1_3_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_1_3_setCanPeek = 1'd1 ;

  // rule RL_ug_src_1_3_setPeek
  assign CAN_FIRE_RL_ug_src_1_3_setPeek =
	     boot_rom_axi4_deburster_outShim_arff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_1_3_setPeek =
	     boot_rom_axi4_deburster_outShim_arff$EMPTY_N ;

  // rule RL_ug_snk_1_3_setCanPut
  assign CAN_FIRE_RL_ug_snk_1_3_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_1_3_setCanPut = 1'd1 ;

  // rule RL_connect_8
  assign CAN_FIRE_RL_connect_8 =
	     boot_rom_axi4_deburster_outShim_arff$EMPTY_N &&
	     boot_rom$slave_ar_canPut ;
  assign WILL_FIRE_RL_connect_8 = CAN_FIRE_RL_connect_8 ;

  // rule RL_ug_src_1_3_warnDoDrop
  assign CAN_FIRE_RL_ug_src_1_3_warnDoDrop =
	     CAN_FIRE_RL_connect_8 &&
	     !boot_rom_axi4_deburster_outShim_arff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_1_3_warnDoDrop =
	     CAN_FIRE_RL_ug_src_1_3_warnDoDrop ;

  // rule RL_ug_src_1_3_doDrop
  assign CAN_FIRE_RL_ug_src_1_3_doDrop =
	     boot_rom_axi4_deburster_outShim_arff$EMPTY_N &&
	     CAN_FIRE_RL_connect_8 ;
  assign WILL_FIRE_RL_ug_src_1_3_doDrop = CAN_FIRE_RL_ug_src_1_3_doDrop ;

  // rule RL_ug_snk_1_3_warnDoPut
  assign CAN_FIRE_RL_ug_snk_1_3_warnDoPut =
	     CAN_FIRE_RL_connect_8 && !boot_rom$slave_ar_canPut ;
  assign WILL_FIRE_RL_ug_snk_1_3_warnDoPut =
	     CAN_FIRE_RL_ug_snk_1_3_warnDoPut ;

  // rule RL_ug_src_1_4_setCanPeek
  assign CAN_FIRE_RL_ug_src_1_4_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_1_4_setCanPeek = 1'd1 ;

  // rule RL_ug_snk_1_3_doPut
  assign CAN_FIRE_RL_ug_snk_1_3_doPut =
	     boot_rom$RDY_slave_ar_put && CAN_FIRE_RL_connect_8 ;
  assign WILL_FIRE_RL_ug_snk_1_3_doPut = CAN_FIRE_RL_ug_snk_1_3_doPut ;

  // rule RL_ug_src_1_4_setPeek
  assign CAN_FIRE_RL_ug_src_1_4_setPeek = boot_rom$RDY_slave_r_peek ;
  assign WILL_FIRE_RL_ug_src_1_4_setPeek = boot_rom$RDY_slave_r_peek ;

  // rule RL_ug_snk_1_4_setCanPut
  assign CAN_FIRE_RL_ug_snk_1_4_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_1_4_setCanPut = 1'd1 ;

  // rule RL_connect_9
  assign CAN_FIRE_RL_connect_9 =
	     boot_rom$slave_r_canPeek &&
	     boot_rom_axi4_deburster_outShim_rff$FULL_N ;
  assign WILL_FIRE_RL_connect_9 = CAN_FIRE_RL_connect_9 ;

  // rule RL_ug_src_1_4_warnDoDrop
  assign CAN_FIRE_RL_ug_src_1_4_warnDoDrop =
	     CAN_FIRE_RL_connect_9 && !boot_rom$slave_r_canPeek ;
  assign WILL_FIRE_RL_ug_src_1_4_warnDoDrop =
	     CAN_FIRE_RL_ug_src_1_4_warnDoDrop ;

  // rule RL_ug_src_1_4_doDrop
  assign CAN_FIRE_RL_ug_src_1_4_doDrop =
	     boot_rom$RDY_slave_r_drop && CAN_FIRE_RL_connect_9 &&
	     boot_rom$slave_r_canPeek ;
  assign WILL_FIRE_RL_ug_src_1_4_doDrop = CAN_FIRE_RL_ug_src_1_4_doDrop ;

  // rule RL_ug_snk_1_4_warnDoPut
  assign CAN_FIRE_RL_ug_snk_1_4_warnDoPut =
	     CAN_FIRE_RL_connect_9 &&
	     !boot_rom_axi4_deburster_outShim_rff$FULL_N ;
  assign WILL_FIRE_RL_ug_snk_1_4_warnDoPut =
	     CAN_FIRE_RL_ug_snk_1_4_warnDoPut ;

  // rule RL_boot_rom_axi4_deburster_forward_read_rsp
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp =
	     !boot_rom_axi4_deburster_inSerial_shim_rff_rv[74] &&
	     boot_rom_axi4_deburster_lastReadRspFF$EMPTY_N &&
	     boot_rom_axi4_deburster_outShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp ;

  // rule RL_ug_snk_1_4_doPut
  assign CAN_FIRE_RL_ug_snk_1_4_doPut =
	     boot_rom_axi4_deburster_outShim_rff$FULL_N &&
	     CAN_FIRE_RL_connect_9 ;
  assign WILL_FIRE_RL_ug_snk_1_4_doPut = CAN_FIRE_RL_ug_snk_1_4_doPut ;

  // rule RL_ug_src_2_setCanPeek_1
  assign CAN_FIRE_RL_ug_src_2_setCanPeek_1 = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_2_setCanPeek_1 = 1'd1 ;

  // rule RL_ug_src_2_setPeek_1
  assign CAN_FIRE_RL_ug_src_2_setPeek_1 =
	     mem0_controller_axi4_deburster_outShim_awff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_2_setPeek_1 =
	     mem0_controller_axi4_deburster_outShim_awff$EMPTY_N ;

  // rule RL_ug_snk_2_setCanPut_1
  assign CAN_FIRE_RL_ug_snk_2_setCanPut_1 = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_2_setCanPut_1 = 1'd1 ;

  // rule RL_connect_10
  assign CAN_FIRE_RL_connect_10 =
	     mem0_controller_axi4_deburster_outShim_awff$EMPTY_N &&
	     mem0_controller$slave_aw_canPut ;
  assign WILL_FIRE_RL_connect_10 = CAN_FIRE_RL_connect_10 ;

  // rule RL_ug_src_2_warnDoDrop_1
  assign CAN_FIRE_RL_ug_src_2_warnDoDrop_1 =
	     CAN_FIRE_RL_connect_10 &&
	     !mem0_controller_axi4_deburster_outShim_awff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_2_warnDoDrop_1 =
	     CAN_FIRE_RL_ug_src_2_warnDoDrop_1 ;

  // rule RL_ug_src_2_doDrop_1
  assign CAN_FIRE_RL_ug_src_2_doDrop_1 =
	     mem0_controller_axi4_deburster_outShim_awff$EMPTY_N &&
	     CAN_FIRE_RL_connect_10 ;
  assign WILL_FIRE_RL_ug_src_2_doDrop_1 = CAN_FIRE_RL_ug_src_2_doDrop_1 ;

  // rule RL_ug_snk_2_warnDoPut_1
  assign CAN_FIRE_RL_ug_snk_2_warnDoPut_1 =
	     CAN_FIRE_RL_connect_10 && !mem0_controller$slave_aw_canPut ;
  assign WILL_FIRE_RL_ug_snk_2_warnDoPut_1 =
	     CAN_FIRE_RL_ug_snk_2_warnDoPut_1 ;

  // rule RL_ug_src_2_1_setCanPeek
  assign CAN_FIRE_RL_ug_src_2_1_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_2_1_setCanPeek = 1'd1 ;

  // rule RL_ug_src_2_1_setPeek
  assign CAN_FIRE_RL_ug_src_2_1_setPeek =
	     mem0_controller_axi4_deburster_outShim_wff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_2_1_setPeek =
	     mem0_controller_axi4_deburster_outShim_wff$EMPTY_N ;

  // rule RL_ug_snk_2_1_setCanPut
  assign CAN_FIRE_RL_ug_snk_2_1_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_2_1_setCanPut = 1'd1 ;

  // rule RL_connect_11
  assign CAN_FIRE_RL_connect_11 =
	     mem0_controller_axi4_deburster_outShim_wff$EMPTY_N &&
	     mem0_controller$slave_w_canPut ;
  assign WILL_FIRE_RL_connect_11 = CAN_FIRE_RL_connect_11 ;

  // rule RL_ug_src_2_1_warnDoDrop
  assign CAN_FIRE_RL_ug_src_2_1_warnDoDrop =
	     CAN_FIRE_RL_connect_11 &&
	     !mem0_controller_axi4_deburster_outShim_wff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_2_1_warnDoDrop =
	     CAN_FIRE_RL_ug_src_2_1_warnDoDrop ;

  // rule RL_ug_src_2_1_doDrop
  assign CAN_FIRE_RL_ug_src_2_1_doDrop =
	     mem0_controller_axi4_deburster_outShim_wff$EMPTY_N &&
	     CAN_FIRE_RL_connect_11 ;
  assign WILL_FIRE_RL_ug_src_2_1_doDrop = CAN_FIRE_RL_ug_src_2_1_doDrop ;

  // rule RL_ug_snk_2_1_warnDoPut
  assign CAN_FIRE_RL_ug_snk_2_1_warnDoPut =
	     CAN_FIRE_RL_connect_11 && !mem0_controller$slave_w_canPut ;
  assign WILL_FIRE_RL_ug_snk_2_1_warnDoPut =
	     CAN_FIRE_RL_ug_snk_2_1_warnDoPut ;

  // rule RL_ug_src_2_2_setCanPeek
  assign CAN_FIRE_RL_ug_src_2_2_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_2_2_setCanPeek = 1'd1 ;

  // rule RL_ug_src_2_2_setPeek
  assign CAN_FIRE_RL_ug_src_2_2_setPeek = mem0_controller$RDY_slave_b_peek ;
  assign WILL_FIRE_RL_ug_src_2_2_setPeek = mem0_controller$RDY_slave_b_peek ;

  // rule RL_ug_snk_2_2_setCanPut
  assign CAN_FIRE_RL_ug_snk_2_2_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_2_2_setCanPut = 1'd1 ;

  // rule RL_connect_12
  assign CAN_FIRE_RL_connect_12 =
	     mem0_controller$slave_b_canPeek &&
	     mem0_controller_axi4_deburster_outShim_bff$FULL_N ;
  assign WILL_FIRE_RL_connect_12 = CAN_FIRE_RL_connect_12 ;

  // rule RL_ug_src_2_2_warnDoDrop
  assign CAN_FIRE_RL_ug_src_2_2_warnDoDrop =
	     CAN_FIRE_RL_connect_12 && !mem0_controller$slave_b_canPeek ;
  assign WILL_FIRE_RL_ug_src_2_2_warnDoDrop =
	     CAN_FIRE_RL_ug_src_2_2_warnDoDrop ;

  // rule RL_ug_src_2_2_doDrop
  assign CAN_FIRE_RL_ug_src_2_2_doDrop =
	     mem0_controller$RDY_slave_b_drop && CAN_FIRE_RL_connect_12 &&
	     mem0_controller$slave_b_canPeek ;
  assign WILL_FIRE_RL_ug_src_2_2_doDrop = CAN_FIRE_RL_ug_src_2_2_doDrop ;

  // rule RL_ug_snk_2_2_warnDoPut
  assign CAN_FIRE_RL_ug_snk_2_2_warnDoPut =
	     CAN_FIRE_RL_connect_12 &&
	     !mem0_controller_axi4_deburster_outShim_bff$FULL_N ;
  assign WILL_FIRE_RL_ug_snk_2_2_warnDoPut =
	     CAN_FIRE_RL_ug_snk_2_2_warnDoPut ;

  // rule RL_mem0_controller_axi4_deburster_consume_bresp
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_consume_bresp =
	     mem0_controller_axi4_deburster_outShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_consume_bresp =
	     mem0_controller_axi4_deburster_outShim_bff$EMPTY_N ;

  // rule RL_mem0_controller_axi4_deburster_produce_bresp
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp =
	     !mem0_controller_axi4_deburster_inSerial_shim_bff_rv[9] &&
	     mem0_controller_axi4_deburster_countWriteRspFF$EMPTY_N &&
	     mem0_controller_axi4_deburster_flitReceived$port1__read[17:9] >
	     { 1'd0, mem0_controller_axi4_deburster_countWriteRspFF$D_OUT } ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp ;

  // rule RL_ug_snk_2_2_doPut
  assign CAN_FIRE_RL_ug_snk_2_2_doPut =
	     mem0_controller_axi4_deburster_outShim_bff$FULL_N &&
	     CAN_FIRE_RL_connect_12 ;
  assign WILL_FIRE_RL_ug_snk_2_2_doPut = CAN_FIRE_RL_ug_snk_2_2_doPut ;

  // rule RL_ug_src_2_3_setCanPeek
  assign CAN_FIRE_RL_ug_src_2_3_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_2_3_setCanPeek = 1'd1 ;

  // rule RL_ug_src_2_3_setPeek
  assign CAN_FIRE_RL_ug_src_2_3_setPeek =
	     mem0_controller_axi4_deburster_outShim_arff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_2_3_setPeek =
	     mem0_controller_axi4_deburster_outShim_arff$EMPTY_N ;

  // rule RL_ug_snk_2_3_setCanPut
  assign CAN_FIRE_RL_ug_snk_2_3_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_2_3_setCanPut = 1'd1 ;

  // rule RL_connect_13
  assign CAN_FIRE_RL_connect_13 =
	     mem0_controller_axi4_deburster_outShim_arff$EMPTY_N &&
	     mem0_controller$slave_ar_canPut ;
  assign WILL_FIRE_RL_connect_13 = CAN_FIRE_RL_connect_13 ;

  // rule RL_ug_src_2_3_warnDoDrop
  assign CAN_FIRE_RL_ug_src_2_3_warnDoDrop =
	     CAN_FIRE_RL_connect_13 &&
	     !mem0_controller_axi4_deburster_outShim_arff$EMPTY_N ;
  assign WILL_FIRE_RL_ug_src_2_3_warnDoDrop =
	     CAN_FIRE_RL_ug_src_2_3_warnDoDrop ;

  // rule RL_ug_src_2_3_doDrop
  assign CAN_FIRE_RL_ug_src_2_3_doDrop =
	     mem0_controller_axi4_deburster_outShim_arff$EMPTY_N &&
	     CAN_FIRE_RL_connect_13 ;
  assign WILL_FIRE_RL_ug_src_2_3_doDrop = CAN_FIRE_RL_ug_src_2_3_doDrop ;

  // rule RL_ug_snk_2_3_warnDoPut
  assign CAN_FIRE_RL_ug_snk_2_3_warnDoPut =
	     CAN_FIRE_RL_connect_13 && !mem0_controller$slave_ar_canPut ;
  assign WILL_FIRE_RL_ug_snk_2_3_warnDoPut =
	     CAN_FIRE_RL_ug_snk_2_3_warnDoPut ;

  // rule RL_ug_src_2_4_setCanPeek
  assign CAN_FIRE_RL_ug_src_2_4_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_ug_src_2_4_setCanPeek = 1'd1 ;

  // rule RL_ug_snk_2_doPut_1
  assign CAN_FIRE_RL_ug_snk_2_doPut_1 =
	     mem0_controller$RDY_slave_aw_put && CAN_FIRE_RL_connect_10 ;
  assign WILL_FIRE_RL_ug_snk_2_doPut_1 = CAN_FIRE_RL_ug_snk_2_doPut_1 ;

  // rule RL_ug_snk_2_1_doPut
  assign CAN_FIRE_RL_ug_snk_2_1_doPut =
	     mem0_controller$RDY_slave_w_put && CAN_FIRE_RL_connect_11 ;
  assign WILL_FIRE_RL_ug_snk_2_1_doPut = CAN_FIRE_RL_ug_snk_2_1_doPut ;

  // rule RL_ug_snk_2_3_doPut
  assign CAN_FIRE_RL_ug_snk_2_3_doPut =
	     mem0_controller$RDY_slave_ar_put && CAN_FIRE_RL_connect_13 ;
  assign WILL_FIRE_RL_ug_snk_2_3_doPut = CAN_FIRE_RL_ug_snk_2_3_doPut ;

  // rule RL_ug_src_2_4_setPeek
  assign CAN_FIRE_RL_ug_src_2_4_setPeek = mem0_controller$RDY_slave_r_peek ;
  assign WILL_FIRE_RL_ug_src_2_4_setPeek = mem0_controller$RDY_slave_r_peek ;

  // rule RL_ug_snk_2_4_setCanPut
  assign CAN_FIRE_RL_ug_snk_2_4_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_ug_snk_2_4_setCanPut = 1'd1 ;

  // rule RL_connect_14
  assign CAN_FIRE_RL_connect_14 =
	     mem0_controller$slave_r_canPeek &&
	     mem0_controller_axi4_deburster_outShim_rff$FULL_N ;
  assign WILL_FIRE_RL_connect_14 = CAN_FIRE_RL_connect_14 ;

  // rule RL_ug_src_2_4_warnDoDrop
  assign CAN_FIRE_RL_ug_src_2_4_warnDoDrop =
	     CAN_FIRE_RL_connect_14 && !mem0_controller$slave_r_canPeek ;
  assign WILL_FIRE_RL_ug_src_2_4_warnDoDrop =
	     CAN_FIRE_RL_ug_src_2_4_warnDoDrop ;

  // rule RL_ug_src_2_4_doDrop
  assign CAN_FIRE_RL_ug_src_2_4_doDrop =
	     mem0_controller$RDY_slave_r_drop && CAN_FIRE_RL_connect_14 &&
	     mem0_controller$slave_r_canPeek ;
  assign WILL_FIRE_RL_ug_src_2_4_doDrop = CAN_FIRE_RL_ug_src_2_4_doDrop ;

  // rule RL_ug_snk_2_4_warnDoPut
  assign CAN_FIRE_RL_ug_snk_2_4_warnDoPut =
	     CAN_FIRE_RL_connect_14 &&
	     !mem0_controller_axi4_deburster_outShim_rff$FULL_N ;
  assign WILL_FIRE_RL_ug_snk_2_4_warnDoPut =
	     CAN_FIRE_RL_ug_snk_2_4_warnDoPut ;

  // rule RL_mem0_controller_axi4_deburster_forward_read_rsp
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp =
	     !mem0_controller_axi4_deburster_inSerial_shim_rff_rv[74] &&
	     mem0_controller_axi4_deburster_lastReadRspFF$EMPTY_N &&
	     mem0_controller_axi4_deburster_outShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp ;

  // rule RL_ug_snk_2_4_doPut
  assign CAN_FIRE_RL_ug_snk_2_4_doPut =
	     mem0_controller_axi4_deburster_outShim_rff$FULL_N &&
	     CAN_FIRE_RL_connect_14 ;
  assign WILL_FIRE_RL_ug_snk_2_4_doPut = CAN_FIRE_RL_ug_snk_2_4_doPut ;

  // rule RL_bus_set_input_canPeek_wire
  assign CAN_FIRE_RL_bus_set_input_canPeek_wire = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_input_canPeek_wire = 1'd1 ;

  // rule RL_bus_set_input_canPeek_wire_1
  assign CAN_FIRE_RL_bus_set_input_canPeek_wire_1 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_input_canPeek_wire_1 = 1'd1 ;

  // rule RL_bus_set_dflt_output_canPut_wire
  assign CAN_FIRE_RL_bus_set_dflt_output_canPut_wire = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_dflt_output_canPut_wire = 1'd1 ;

  // rule RL_bus_set_input_canPeek_wire_2
  assign CAN_FIRE_RL_bus_set_input_canPeek_wire_2 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_input_canPeek_wire_2 = 1'd1 ;

  // rule RL_bus_set_input_peek_wires_2
  assign CAN_FIRE_RL_bus_set_input_peek_wires_2 =
	     bus_noRouteSlv_rspFF$EMPTY_N ;
  assign WILL_FIRE_RL_bus_set_input_peek_wires_2 =
	     bus_noRouteSlv_rspFF$EMPTY_N ;

  // rule RL_bus_set_input_canPeek_wire_3
  assign CAN_FIRE_RL_bus_set_input_canPeek_wire_3 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_input_canPeek_wire_3 = 1'd1 ;

  // rule RL_bus_set_input_peek_wires_3
  assign CAN_FIRE_RL_bus_set_input_peek_wires_3 =
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_set_input_peek_wires_3 =
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N ;

  // rule RL_bus_set_input_canPeek_wire_4
  assign CAN_FIRE_RL_bus_set_input_canPeek_wire_4 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_input_canPeek_wire_4 = 1'd1 ;

  // rule RL_bus_set_input_peek_wires_4
  assign CAN_FIRE_RL_bus_set_input_peek_wires_4 =
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_set_input_peek_wires_4 =
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ;

  // rule RL_bus_set_input_canPeek_wire_5
  assign CAN_FIRE_RL_bus_set_input_canPeek_wire_5 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_input_canPeek_wire_5 = 1'd1 ;

  // rule RL_bus_set_input_peek_wires_5
  assign CAN_FIRE_RL_bus_set_input_peek_wires_5 = uart0$RDY_slave_b_peek ;
  assign WILL_FIRE_RL_bus_set_input_peek_wires_5 = uart0$RDY_slave_b_peek ;

  // rule RL_bus_set_output_canPut_wire_3
  assign CAN_FIRE_RL_bus_set_output_canPut_wire_3 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_output_canPut_wire_3 = 1'd1 ;

  // rule RL_bus_set_output_canPut_wire_4
  assign CAN_FIRE_RL_bus_set_output_canPut_wire_4 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_output_canPut_wire_4 = 1'd1 ;

  // rule RL_core_mem_master_sig_bSig_snk_doPut
  assign CAN_FIRE_RL_core_mem_master_sig_bSig_snk_doPut =
	     core$RDY_core_mem_master_b_put &&
	     core_mem_master_sig_bSig_snk_putWire$whas ;
  assign WILL_FIRE_RL_core_mem_master_sig_bSig_snk_doPut =
	     CAN_FIRE_RL_core_mem_master_sig_bSig_snk_doPut ;

  // rule RL_bus_arbitrate_1
  assign CAN_FIRE_RL_bus_arbitrate_1 =
	     (bus_noRouteSlv_rspFF$EMPTY_N &&
	      IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422 ||
	      boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	      IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437 ||
	      mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	      IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453 ||
	      uart0$slave_b_canPeek &&
	      IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468) &&
	     !bus_moreFlits_1[6] ;
  assign WILL_FIRE_RL_bus_arbitrate_1 = CAN_FIRE_RL_bus_arbitrate_1 ;

  // rule RL_bus_arbitration_fail_2
  assign CAN_FIRE_RL_bus_arbitration_fail_2 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_0_1$wget &&
	     !bus_noRouteSlv_rspFF$EMPTY_N ;
  assign WILL_FIRE_RL_bus_arbitration_fail_2 =
	     CAN_FIRE_RL_bus_arbitration_fail_2 ;

  // rule RL_bus_legal_destination_fail_2
  assign CAN_FIRE_RL_bus_legal_destination_fail_2 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_0_1$wget &&
	     bus_noRouteSlv_rspFF$EMPTY_N &&
	     (bus_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_legal_destination_fail_2 =
	     CAN_FIRE_RL_bus_legal_destination_fail_2 ;

  // rule RL_bus_arbitration_fail_3
  assign CAN_FIRE_RL_bus_arbitration_fail_3 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_1_1$wget &&
	     !boot_rom_axi4_deburster_inShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_arbitration_fail_3 =
	     CAN_FIRE_RL_bus_arbitration_fail_3 ;

  // rule RL_bus_legal_destination_fail_3
  assign CAN_FIRE_RL_bus_legal_destination_fail_3 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_1_1$wget &&
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	     (bus_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_legal_destination_fail_3 =
	     CAN_FIRE_RL_bus_legal_destination_fail_3 ;

  // rule RL_bus_arbitration_fail_4
  assign CAN_FIRE_RL_bus_arbitration_fail_4 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_2$wget &&
	     !mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_arbitration_fail_4 =
	     CAN_FIRE_RL_bus_arbitration_fail_4 ;

  // rule RL_bus_legal_destination_fail_4
  assign CAN_FIRE_RL_bus_legal_destination_fail_4 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_2$wget &&
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	     (bus_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_2$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_legal_destination_fail_4 =
	     CAN_FIRE_RL_bus_legal_destination_fail_4 ;

  // rule RL_bus_arbitration_fail_5
  assign CAN_FIRE_RL_bus_arbitration_fail_5 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_3$wget &&
	     !uart0$slave_b_canPeek ;
  assign WILL_FIRE_RL_bus_arbitration_fail_5 =
	     CAN_FIRE_RL_bus_arbitration_fail_5 ;

  // rule RL_bus_legal_destination_fail_5
  assign CAN_FIRE_RL_bus_legal_destination_fail_5 =
	     CAN_FIRE_RL_bus_arbitrate_1 && bus_selectInput_3$wget &&
	     uart0$slave_b_canPeek &&
	     (bus_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_3$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_legal_destination_fail_5 =
	     CAN_FIRE_RL_bus_legal_destination_fail_5 ;

  // rule RL_bus_input_first_flit_3
  assign CAN_FIRE_RL_bus_input_first_flit_3 =
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	     !bus_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_arbitrate_1 &&
	     bus_selectInput_1_1$wget &&
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_input_first_flit_3 =
	     CAN_FIRE_RL_bus_input_first_flit_3 ;

  // rule RL_bus_input_follow_flit_3
  assign CAN_FIRE_RL_bus_input_follow_flit_3 =
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	     bus_moreFlits_1[6] &&
	     bus_moreFlits_1[3] &&
	     boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	     IF_NOT_bus_moreFlits_1_472_BIT_0_657_658_OR_NO_ETC___d1662 ;
  assign WILL_FIRE_RL_bus_input_follow_flit_3 =
	     CAN_FIRE_RL_bus_input_follow_flit_3 ;

  // rule __me_check_238
  assign CAN_FIRE___me_check_238 = 1'b1 ;
  assign WILL_FIRE___me_check_238 = 1'b1 ;

  // rule RL_bus_input_first_flit_4
  assign CAN_FIRE_RL_bus_input_first_flit_4 =
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	     !bus_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_arbitrate_1 &&
	     bus_selectInput_2$wget &&
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_input_first_flit_4 =
	     CAN_FIRE_RL_bus_input_first_flit_4 ;

  // rule RL_bus_input_follow_flit_4
  assign CAN_FIRE_RL_bus_input_follow_flit_4 =
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	     bus_moreFlits_1[6] &&
	     bus_moreFlits_1[4] &&
	     mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	     IF_NOT_bus_moreFlits_1_472_BIT_0_657_658_OR_NO_ETC___d1662 ;
  assign WILL_FIRE_RL_bus_input_follow_flit_4 =
	     CAN_FIRE_RL_bus_input_follow_flit_4 ;

  // rule __me_check_240
  assign CAN_FIRE___me_check_240 = 1'b1 ;
  assign WILL_FIRE___me_check_240 = 1'b1 ;

  // rule RL_bus_input_first_flit_5
  assign CAN_FIRE_RL_bus_input_first_flit_5 =
	     uart0$RDY_slave_b_drop && !bus_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_arbitrate_1 &&
	     bus_selectInput_3$wget &&
	     uart0$slave_b_canPeek ;
  assign WILL_FIRE_RL_bus_input_first_flit_5 =
	     CAN_FIRE_RL_bus_input_first_flit_5 ;

  // rule RL_bus_input_follow_flit_5
  assign CAN_FIRE_RL_bus_input_follow_flit_5 =
	     uart0$RDY_slave_b_drop && bus_moreFlits_1[6] &&
	     bus_moreFlits_1[5] &&
	     uart0$slave_b_canPeek &&
	     IF_NOT_bus_moreFlits_1_472_BIT_0_657_658_OR_NO_ETC___d1662 ;
  assign WILL_FIRE_RL_bus_input_follow_flit_5 =
	     CAN_FIRE_RL_bus_input_follow_flit_5 ;

  // rule __me_check_242
  assign CAN_FIRE___me_check_242 = 1'b1 ;
  assign WILL_FIRE___me_check_242 = 1'b1 ;

  // rule RL_bus_merged_0_passFlit
  assign CAN_FIRE_RL_bus_merged_0_passFlit =
	     bus_merged_0_awff$EMPTY_N && bus_merged_0_wff$EMPTY_N &&
	     bus_merged_0_flitLeft == 8'd0 ;
  assign WILL_FIRE_RL_bus_merged_0_passFlit =
	     CAN_FIRE_RL_bus_merged_0_passFlit ;

  // rule RL_bus_set_input_peek_wires
  assign CAN_FIRE_RL_bus_set_input_peek_wires =
	     IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	     (CAN_FIRE_RL_bus_merged_0_passFlit || bus_merged_0_wff$EMPTY_N) ;
  assign WILL_FIRE_RL_bus_set_input_peek_wires =
	     CAN_FIRE_RL_bus_set_input_peek_wires ;

  // rule RL_bus_merged_0_awug_setCanPeek
  assign CAN_FIRE_RL_bus_merged_0_awug_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_bus_merged_0_awug_setCanPeek = 1'd1 ;

  // rule RL_bus_merged_0_awug_setPeek
  assign CAN_FIRE_RL_bus_merged_0_awug_setPeek =
	     core$RDY_cpu_imem_master_aw_peek ;
  assign WILL_FIRE_RL_bus_merged_0_awug_setPeek =
	     core$RDY_cpu_imem_master_aw_peek ;

  // rule RL_bus_merged_0_wug_setCanPeek
  assign CAN_FIRE_RL_bus_merged_0_wug_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_bus_merged_0_wug_setCanPeek = 1'd1 ;

  // rule RL_bus_merged_0_wug_setPeek
  assign CAN_FIRE_RL_bus_merged_0_wug_setPeek =
	     core$RDY_cpu_imem_master_w_peek ;
  assign WILL_FIRE_RL_bus_merged_0_wug_setPeek =
	     core$RDY_cpu_imem_master_w_peek ;

  // rule RL_bus_merged_1_passFlit
  assign CAN_FIRE_RL_bus_merged_1_passFlit =
	     bus_merged_1_awff$EMPTY_N && bus_merged_1_wff$EMPTY_N &&
	     bus_merged_1_flitLeft == 8'd0 ;
  assign WILL_FIRE_RL_bus_merged_1_passFlit =
	     CAN_FIRE_RL_bus_merged_1_passFlit ;

  // rule RL_bus_set_input_peek_wires_1
  assign CAN_FIRE_RL_bus_set_input_peek_wires_1 =
	     IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	     (CAN_FIRE_RL_bus_merged_1_passFlit || bus_merged_1_wff$EMPTY_N) ;
  assign WILL_FIRE_RL_bus_set_input_peek_wires_1 =
	     CAN_FIRE_RL_bus_set_input_peek_wires_1 ;

  // rule RL_bus_merged_1_awug_setCanPeek
  assign CAN_FIRE_RL_bus_merged_1_awug_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_bus_merged_1_awug_setCanPeek = 1'd1 ;

  // rule RL_bus_merged_1_awug_setPeek
  assign CAN_FIRE_RL_bus_merged_1_awug_setPeek =
	     core$RDY_core_mem_master_aw_peek ;
  assign WILL_FIRE_RL_bus_merged_1_awug_setPeek =
	     core$RDY_core_mem_master_aw_peek ;

  // rule RL_core_mem_master_sig_awSig_src_doDrop
  assign CAN_FIRE_RL_core_mem_master_sig_awSig_src_doDrop =
	     core$RDY_core_mem_master_aw_drop &&
	     core_mem_master_sig_awSig_src_dropWire$whas &&
	     core$core_mem_master_aw_canPeek ;
  assign WILL_FIRE_RL_core_mem_master_sig_awSig_src_doDrop =
	     CAN_FIRE_RL_core_mem_master_sig_awSig_src_doDrop ;

  // rule RL_bus_merged_1_wug_setCanPeek
  assign CAN_FIRE_RL_bus_merged_1_wug_setCanPeek = 1'd1 ;
  assign WILL_FIRE_RL_bus_merged_1_wug_setCanPeek = 1'd1 ;

  // rule RL_bus_merged_1_wug_setPeek
  assign CAN_FIRE_RL_bus_merged_1_wug_setPeek =
	     core$RDY_core_mem_master_w_peek ;
  assign WILL_FIRE_RL_bus_merged_1_wug_setPeek =
	     core$RDY_core_mem_master_w_peek ;

  // rule RL_core_mem_master_sig_wSig_src_doDrop
  assign CAN_FIRE_RL_core_mem_master_sig_wSig_src_doDrop =
	     core$RDY_core_mem_master_w_drop &&
	     core_mem_master_sig_wSig_src_dropWire$whas &&
	     core$core_mem_master_w_canPeek ;
  assign WILL_FIRE_RL_core_mem_master_sig_wSig_src_doDrop =
	     CAN_FIRE_RL_core_mem_master_sig_wSig_src_doDrop ;

  // rule RL_bus_split_0_awug_setCanPut
  assign CAN_FIRE_RL_bus_split_0_awug_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_bus_split_0_awug_setCanPut = 1'd1 ;

  // rule RL_bus_split_0_wug_setCanPut
  assign CAN_FIRE_RL_bus_split_0_wug_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_bus_split_0_wug_setCanPut = 1'd1 ;

  // rule RL_bus_set_output_canPut_wire
  assign CAN_FIRE_RL_bus_set_output_canPut_wire = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_output_canPut_wire = 1'd1 ;

  // rule RL_bus_split_1_awug_setCanPut
  assign CAN_FIRE_RL_bus_split_1_awug_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_bus_split_1_awug_setCanPut = 1'd1 ;

  // rule RL_bus_split_1_wug_setCanPut
  assign CAN_FIRE_RL_bus_split_1_wug_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_bus_split_1_wug_setCanPut = 1'd1 ;

  // rule RL_bus_set_output_canPut_wire_1
  assign CAN_FIRE_RL_bus_set_output_canPut_wire_1 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_output_canPut_wire_1 = 1'd1 ;

  // rule RL_bus_split_2_awug_setCanPut
  assign CAN_FIRE_RL_bus_split_2_awug_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_bus_split_2_awug_setCanPut = 1'd1 ;

  // rule RL_bus_split_2_wug_setCanPut
  assign CAN_FIRE_RL_bus_split_2_wug_setCanPut = 1'd1 ;
  assign WILL_FIRE_RL_bus_split_2_wug_setCanPut = 1'd1 ;

  // rule RL_bus_set_output_canPut_wire_2
  assign CAN_FIRE_RL_bus_set_output_canPut_wire_2 = 1'd1 ;
  assign WILL_FIRE_RL_bus_set_output_canPut_wire_2 = 1'd1 ;

  // rule RL_bus_arbitrate
  assign CAN_FIRE_RL_bus_arbitrate =
	     bus_inputCanPeek_0_whas__124_AND_bus_inputCanP_ETC___d1200 &&
	     !bus_moreFlits[5] ;
  assign WILL_FIRE_RL_bus_arbitrate = CAN_FIRE_RL_bus_arbitrate ;

  // rule RL_bus_arbitration_fail
  assign CAN_FIRE_RL_bus_arbitration_fail =
	     CAN_FIRE_RL_bus_arbitrate && bus_selectInput_0$wget &&
	     !IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 ;
  assign WILL_FIRE_RL_bus_arbitration_fail =
	     CAN_FIRE_RL_bus_arbitration_fail ;

  // rule RL_bus_arbitration_fail_1
  assign CAN_FIRE_RL_bus_arbitration_fail_1 =
	     CAN_FIRE_RL_bus_arbitrate && bus_selectInput_1$wget &&
	     !IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 ;
  assign WILL_FIRE_RL_bus_arbitration_fail_1 =
	     CAN_FIRE_RL_bus_arbitration_fail_1 ;

  // rule RL_bus_input_first_flit
  assign CAN_FIRE_RL_bus_input_first_flit =
	     IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	     !bus_moreFlits[5] &&
	     CAN_FIRE_RL_bus_arbitrate &&
	     bus_selectInput_0$wget &&
	     IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 ;
  assign WILL_FIRE_RL_bus_input_first_flit =
	     CAN_FIRE_RL_bus_input_first_flit ;

  // rule RL_bus_input_follow_flit
  assign CAN_FIRE_RL_bus_input_follow_flit =
	     IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	     bus_moreFlits[5] &&
	     bus_moreFlits[3] &&
	     IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	     (NOT_IF_bus_moreFlits_201_BIT_0_276_THEN_1_ELSE_ETC___d1286 ||
	      IF_NOT_bus_moreFlits_201_BIT_0_276_287_OR_NOT__ETC___d1293) ;
  assign WILL_FIRE_RL_bus_input_follow_flit =
	     CAN_FIRE_RL_bus_input_follow_flit ;

  // rule RL_bus_input_first_flit_1
  assign CAN_FIRE_RL_bus_input_first_flit_1 =
	     IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	     !bus_moreFlits[5] &&
	     CAN_FIRE_RL_bus_arbitrate &&
	     bus_selectInput_1$wget &&
	     IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 ;
  assign WILL_FIRE_RL_bus_input_first_flit_1 =
	     CAN_FIRE_RL_bus_input_first_flit_1 ;

  // rule RL_bus_input_follow_flit_1
  assign CAN_FIRE_RL_bus_input_follow_flit_1 =
	     IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	     bus_moreFlits[5] &&
	     bus_moreFlits[4] &&
	     IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	     (NOT_IF_bus_moreFlits_201_BIT_0_276_THEN_1_ELSE_ETC___d1286 ||
	      IF_NOT_bus_moreFlits_201_BIT_0_276_287_OR_NOT__ETC___d1293) ;
  assign WILL_FIRE_RL_bus_input_follow_flit_1 =
	     CAN_FIRE_RL_bus_input_follow_flit_1 ;

  // rule __me_check_209
  assign CAN_FIRE___me_check_209 = 1'b1 ;
  assign WILL_FIRE___me_check_209 = 1'b1 ;

  // rule __me_check_211
  assign CAN_FIRE___me_check_211 = 1'b1 ;
  assign WILL_FIRE___me_check_211 = 1'b1 ;

  // rule RL_bus_output_selected
  assign CAN_FIRE_RL_bus_output_selected =
	     IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118 &&
	     bus_toOutput_0$whas &&
	     IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118 ;
  assign WILL_FIRE_RL_bus_output_selected = CAN_FIRE_RL_bus_output_selected ;

  // rule RL_bus_output_selected_1
  assign CAN_FIRE_RL_bus_output_selected_1 =
	     IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120 &&
	     bus_toOutput_1$whas &&
	     IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120 ;
  assign WILL_FIRE_RL_bus_output_selected_1 =
	     CAN_FIRE_RL_bus_output_selected_1 ;

  // rule RL_bus_output_selected_2
  assign CAN_FIRE_RL_bus_output_selected_2 =
	     IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122 &&
	     bus_toOutput_2$whas &&
	     IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122 ;
  assign WILL_FIRE_RL_bus_output_selected_2 =
	     CAN_FIRE_RL_bus_output_selected_2 ;

  // rule RL_bus_dflt_output_selected
  assign CAN_FIRE_RL_bus_dflt_output_selected =
	     bus_noRouteSlv_rspFF$FULL_N &&
	     (!bus_toDfltOutput$wget[1] || bus_noRouteSlv_rspFF$FULL_N) &&
	     bus_toDfltOutput$whas ;
  assign WILL_FIRE_RL_bus_dflt_output_selected =
	     CAN_FIRE_RL_bus_dflt_output_selected ;

  // rule __me_check_213
  assign CAN_FIRE___me_check_213 = 1'b1 ;
  assign WILL_FIRE___me_check_213 = 1'b1 ;

  // rule RL_bus_input_first_flit_2
  assign CAN_FIRE_RL_bus_input_first_flit_2 =
	     bus_noRouteSlv_rspFF$EMPTY_N && !bus_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_arbitrate_1 &&
	     bus_selectInput_0_1$wget &&
	     bus_noRouteSlv_rspFF$EMPTY_N ;
  assign WILL_FIRE_RL_bus_input_first_flit_2 =
	     CAN_FIRE_RL_bus_input_first_flit_2 ;

  // rule RL_bus_input_follow_flit_2
  assign CAN_FIRE_RL_bus_input_follow_flit_2 =
	     bus_noRouteSlv_rspFF$EMPTY_N && bus_moreFlits_1[6] &&
	     bus_moreFlits_1[2] &&
	     bus_noRouteSlv_rspFF$EMPTY_N &&
	     IF_NOT_bus_moreFlits_1_472_BIT_0_657_658_OR_NO_ETC___d1662 ;
  assign WILL_FIRE_RL_bus_input_follow_flit_2 =
	     CAN_FIRE_RL_bus_input_follow_flit_2 ;

  // rule __me_check_236
  assign CAN_FIRE___me_check_236 = 1'b1 ;
  assign WILL_FIRE___me_check_236 = 1'b1 ;

  // rule RL_bus_output_selected_3
  assign CAN_FIRE_RL_bus_output_selected_3 =
	     core$RDY_cpu_imem_master_b_put && bus_toOutput_0_1$whas &&
	     core$cpu_imem_master_b_canPut ;
  assign WILL_FIRE_RL_bus_output_selected_3 =
	     CAN_FIRE_RL_bus_output_selected_3 ;

  // rule RL_bus_output_selected_4
  assign CAN_FIRE_RL_bus_output_selected_4 =
	     core$RDY_core_mem_master_b_put && bus_toOutput_1_1$whas &&
	     core$core_mem_master_b_canPut ;
  assign WILL_FIRE_RL_bus_output_selected_4 =
	     CAN_FIRE_RL_bus_output_selected_4 &&
	     !WILL_FIRE_RL_core_mem_master_sig_bSig_snk_doPut ;

  // rule __me_check_244
  assign CAN_FIRE___me_check_244 = 1'b1 ;
  assign WILL_FIRE___me_check_244 = 1'b1 ;

  // rule RL_bus_merged_0_awFlit
  assign CAN_FIRE_RL_bus_merged_0_awFlit =
	     bus_merged_0_awff$FULL_N && core$cpu_imem_master_aw_canPeek ;
  assign WILL_FIRE_RL_bus_merged_0_awFlit = CAN_FIRE_RL_bus_merged_0_awFlit ;

  // rule RL_bus_merged_0_wFlit
  assign CAN_FIRE_RL_bus_merged_0_wFlit =
	     bus_merged_0_wff$FULL_N && core$cpu_imem_master_w_canPeek ;
  assign WILL_FIRE_RL_bus_merged_0_wFlit = CAN_FIRE_RL_bus_merged_0_wFlit ;

  // rule RL_bus_merged_0_genFirst
  assign CAN_FIRE_RL_bus_merged_0_genFirst =
	     bus_merged_0_awff$EMPTY_N && bus_merged_0_wff$EMPTY_N &&
	     bus_merged_0_doDrop$whas &&
	     bus_merged_0_flitLeft == 8'd0 ;
  assign WILL_FIRE_RL_bus_merged_0_genFirst =
	     CAN_FIRE_RL_bus_merged_0_genFirst ;

  // rule RL_bus_merged_0_genOther
  assign CAN_FIRE_RL_bus_merged_0_genOther =
	     bus_merged_0_wff$EMPTY_N && bus_merged_0_doDrop$whas &&
	     bus_merged_0_flitLeft != 8'd0 ;
  assign WILL_FIRE_RL_bus_merged_0_genOther =
	     CAN_FIRE_RL_bus_merged_0_genOther ;

  // rule RL_bus_merged_0_awug_warnDoDrop
  assign CAN_FIRE_RL_bus_merged_0_awug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_0_awFlit &&
	     !core$cpu_imem_master_aw_canPeek ;
  assign WILL_FIRE_RL_bus_merged_0_awug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_0_awug_warnDoDrop ;

  // rule RL_bus_merged_0_awug_doDrop
  assign CAN_FIRE_RL_bus_merged_0_awug_doDrop =
	     core$RDY_cpu_imem_master_aw_drop &&
	     CAN_FIRE_RL_bus_merged_0_awFlit &&
	     core$cpu_imem_master_aw_canPeek ;
  assign WILL_FIRE_RL_bus_merged_0_awug_doDrop =
	     CAN_FIRE_RL_bus_merged_0_awug_doDrop ;

  // rule RL_bus_merged_0_wug_warnDoDrop
  assign CAN_FIRE_RL_bus_merged_0_wug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_0_wFlit &&
	     !core$cpu_imem_master_w_canPeek ;
  assign WILL_FIRE_RL_bus_merged_0_wug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_0_wug_warnDoDrop ;

  // rule RL_bus_merged_0_wug_doDrop
  assign CAN_FIRE_RL_bus_merged_0_wug_doDrop =
	     core$RDY_cpu_imem_master_w_drop &&
	     CAN_FIRE_RL_bus_merged_0_wFlit &&
	     core$cpu_imem_master_w_canPeek ;
  assign WILL_FIRE_RL_bus_merged_0_wug_doDrop =
	     CAN_FIRE_RL_bus_merged_0_wug_doDrop ;

  // rule RL_bus_merged_1_awFlit
  assign CAN_FIRE_RL_bus_merged_1_awFlit =
	     bus_merged_1_awff$FULL_N && core$core_mem_master_aw_canPeek ;
  assign WILL_FIRE_RL_bus_merged_1_awFlit = CAN_FIRE_RL_bus_merged_1_awFlit ;

  // rule RL_bus_merged_1_wFlit
  assign CAN_FIRE_RL_bus_merged_1_wFlit =
	     bus_merged_1_wff$FULL_N && core$core_mem_master_w_canPeek ;
  assign WILL_FIRE_RL_bus_merged_1_wFlit = CAN_FIRE_RL_bus_merged_1_wFlit ;

  // rule RL_bus_merged_1_genFirst
  assign CAN_FIRE_RL_bus_merged_1_genFirst =
	     bus_merged_1_awff$EMPTY_N && bus_merged_1_wff$EMPTY_N &&
	     bus_merged_1_doDrop$whas &&
	     bus_merged_1_flitLeft == 8'd0 ;
  assign WILL_FIRE_RL_bus_merged_1_genFirst =
	     CAN_FIRE_RL_bus_merged_1_genFirst ;

  // rule RL_bus_merged_1_genOther
  assign CAN_FIRE_RL_bus_merged_1_genOther =
	     bus_merged_1_wff$EMPTY_N && bus_merged_1_doDrop$whas &&
	     bus_merged_1_flitLeft != 8'd0 ;
  assign WILL_FIRE_RL_bus_merged_1_genOther =
	     CAN_FIRE_RL_bus_merged_1_genOther ;

  // rule RL_bus_merged_1_awug_warnDoDrop
  assign CAN_FIRE_RL_bus_merged_1_awug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_1_awFlit &&
	     !core$core_mem_master_aw_canPeek ;
  assign WILL_FIRE_RL_bus_merged_1_awug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_1_awug_warnDoDrop ;

  // rule RL_bus_merged_1_awug_doDrop
  assign CAN_FIRE_RL_bus_merged_1_awug_doDrop =
	     core$RDY_core_mem_master_aw_drop &&
	     CAN_FIRE_RL_bus_merged_1_awFlit &&
	     core$core_mem_master_aw_canPeek ;
  assign WILL_FIRE_RL_bus_merged_1_awug_doDrop =
	     CAN_FIRE_RL_bus_merged_1_awug_doDrop &&
	     !WILL_FIRE_RL_core_mem_master_sig_awSig_src_doDrop ;

  // rule RL_bus_merged_1_wug_warnDoDrop
  assign CAN_FIRE_RL_bus_merged_1_wug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_1_wFlit &&
	     !core$core_mem_master_w_canPeek ;
  assign WILL_FIRE_RL_bus_merged_1_wug_warnDoDrop =
	     CAN_FIRE_RL_bus_merged_1_wug_warnDoDrop ;

  // rule RL_bus_merged_1_wug_doDrop
  assign CAN_FIRE_RL_bus_merged_1_wug_doDrop =
	     core$RDY_core_mem_master_w_drop &&
	     CAN_FIRE_RL_bus_merged_1_wFlit &&
	     core$core_mem_master_w_canPeek ;
  assign WILL_FIRE_RL_bus_merged_1_wug_doDrop =
	     CAN_FIRE_RL_bus_merged_1_wug_doDrop &&
	     !WILL_FIRE_RL_core_mem_master_sig_wSig_src_doDrop ;

  // rule RL_bus_split_0_putFirst
  assign CAN_FIRE_RL_bus_split_0_putFirst =
	     CAN_FIRE_RL_bus_output_selected &&
	     bus_split_0_flitLeft == 8'd0 &&
	     boot_rom_axi4_deburster_inShim_awff$FULL_N &&
	     boot_rom_axi4_deburster_inShim_wff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_0_putFirst =
	     CAN_FIRE_RL_bus_split_0_putFirst ;

  // rule RL_bus_split_0_putOther
  assign CAN_FIRE_RL_bus_split_0_putOther =
	     CAN_FIRE_RL_bus_output_selected &&
	     bus_split_0_flitLeft != 8'd0 &&
	     boot_rom_axi4_deburster_inShim_wff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_0_putOther =
	     CAN_FIRE_RL_bus_split_0_putOther ;

  // rule RL_bus_split_0_awug_warnDoPut
  assign CAN_FIRE_RL_bus_split_0_awug_warnDoPut =
	     MUX_bus_split_0_flitLeft$write_1__SEL_2 &&
	     !boot_rom_axi4_deburster_inShim_awff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_0_awug_warnDoPut =
	     CAN_FIRE_RL_bus_split_0_awug_warnDoPut ;

  // rule RL_boot_rom_axi4_deburster_inSerial_takeAW
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW =
	     boot_rom_axi4_deburster_inShim_awff$EMPTY_N &&
	     !boot_rom_axi4_deburster_inSerial_shim_awff_rv[100] &&
	     boot_rom_axi4_deburster_inSerial_state == 2'd0 &&
	     (boot_rom_axi4_deburster_inSerial_lastWasRead ||
	      !boot_rom_axi4_deburster_inShim_arff$EMPTY_N) ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ;

  // rule RL_bus_split_0_wug_warnDoPut
  assign CAN_FIRE_RL_bus_split_0_wug_warnDoPut =
	     bus_split_0_wug_putWire$whas &&
	     !boot_rom_axi4_deburster_inShim_wff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_0_wug_warnDoPut =
	     CAN_FIRE_RL_bus_split_0_wug_warnDoPut ;

  // rule RL_bus_split_1_putFirst
  assign CAN_FIRE_RL_bus_split_1_putFirst =
	     CAN_FIRE_RL_bus_output_selected_1 &&
	     bus_split_1_flitLeft == 8'd0 &&
	     mem0_controller_axi4_deburster_inShim_awff$FULL_N &&
	     mem0_controller_axi4_deburster_inShim_wff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_1_putFirst =
	     CAN_FIRE_RL_bus_split_1_putFirst ;

  // rule RL_bus_split_1_putOther
  assign CAN_FIRE_RL_bus_split_1_putOther =
	     CAN_FIRE_RL_bus_output_selected_1 &&
	     bus_split_1_flitLeft != 8'd0 &&
	     mem0_controller_axi4_deburster_inShim_wff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_1_putOther =
	     CAN_FIRE_RL_bus_split_1_putOther ;

  // rule RL_bus_split_1_awug_warnDoPut
  assign CAN_FIRE_RL_bus_split_1_awug_warnDoPut =
	     MUX_bus_split_1_flitLeft$write_1__SEL_2 &&
	     !mem0_controller_axi4_deburster_inShim_awff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_1_awug_warnDoPut =
	     CAN_FIRE_RL_bus_split_1_awug_warnDoPut ;

  // rule RL_mem0_controller_axi4_deburster_inSerial_takeAW
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW =
	     mem0_controller_axi4_deburster_inShim_awff$EMPTY_N &&
	     !mem0_controller_axi4_deburster_inSerial_shim_awff_rv[100] &&
	     mem0_controller_axi4_deburster_inSerial_state == 2'd0 &&
	     (mem0_controller_axi4_deburster_inSerial_lastWasRead ||
	      !mem0_controller_axi4_deburster_inShim_arff$EMPTY_N) ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ;

  // rule RL_bus_split_1_wug_warnDoPut
  assign CAN_FIRE_RL_bus_split_1_wug_warnDoPut =
	     bus_split_1_wug_putWire$whas &&
	     !mem0_controller_axi4_deburster_inShim_wff$FULL_N ;
  assign WILL_FIRE_RL_bus_split_1_wug_warnDoPut =
	     CAN_FIRE_RL_bus_split_1_wug_warnDoPut ;

  // rule RL_bus_split_2_putFirst
  assign CAN_FIRE_RL_bus_split_2_putFirst =
	     CAN_FIRE_RL_bus_output_selected_2 &&
	     bus_split_2_flitLeft == 8'd0 &&
	     uart0$slave_aw_canPut &&
	     uart0$slave_w_canPut ;
  assign WILL_FIRE_RL_bus_split_2_putFirst =
	     CAN_FIRE_RL_bus_split_2_putFirst ;

  // rule RL_bus_split_2_putOther
  assign CAN_FIRE_RL_bus_split_2_putOther =
	     CAN_FIRE_RL_bus_output_selected_2 &&
	     bus_split_2_flitLeft != 8'd0 &&
	     uart0$slave_w_canPut ;
  assign WILL_FIRE_RL_bus_split_2_putOther =
	     CAN_FIRE_RL_bus_split_2_putOther ;

  // rule RL_bus_split_2_awug_warnDoPut
  assign CAN_FIRE_RL_bus_split_2_awug_warnDoPut =
	     MUX_bus_split_2_flitLeft$write_1__SEL_2 &&
	     !uart0$slave_aw_canPut ;
  assign WILL_FIRE_RL_bus_split_2_awug_warnDoPut =
	     CAN_FIRE_RL_bus_split_2_awug_warnDoPut ;

  // rule RL_bus_split_2_wug_warnDoPut
  assign CAN_FIRE_RL_bus_split_2_wug_warnDoPut =
	     bus_split_2_wug_putWire$whas && !uart0$slave_w_canPut ;
  assign WILL_FIRE_RL_bus_split_2_wug_warnDoPut =
	     CAN_FIRE_RL_bus_split_2_wug_warnDoPut ;

  // rule RL_bus_1_set_input_canPeek_wire
  assign CAN_FIRE_RL_bus_1_set_input_canPeek_wire = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_input_canPeek_wire = 1'd1 ;

  // rule RL_bus_1_set_input_peek_wires
  assign CAN_FIRE_RL_bus_1_set_input_peek_wires =
	     core$RDY_cpu_imem_master_ar_peek ;
  assign WILL_FIRE_RL_bus_1_set_input_peek_wires =
	     core$RDY_cpu_imem_master_ar_peek ;

  // rule RL_bus_1_set_input_canPeek_wire_1
  assign CAN_FIRE_RL_bus_1_set_input_canPeek_wire_1 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_input_canPeek_wire_1 = 1'd1 ;

  // rule RL_bus_1_set_input_peek_wires_1
  assign CAN_FIRE_RL_bus_1_set_input_peek_wires_1 =
	     core$RDY_core_mem_master_ar_peek ;
  assign WILL_FIRE_RL_bus_1_set_input_peek_wires_1 =
	     core$RDY_core_mem_master_ar_peek ;

  // rule RL_core_mem_master_sig_arSig_src_doDrop
  assign CAN_FIRE_RL_core_mem_master_sig_arSig_src_doDrop =
	     core$RDY_core_mem_master_ar_drop &&
	     core_mem_master_sig_arSig_src_dropWire$whas &&
	     core$core_mem_master_ar_canPeek ;
  assign WILL_FIRE_RL_core_mem_master_sig_arSig_src_doDrop =
	     CAN_FIRE_RL_core_mem_master_sig_arSig_src_doDrop ;

  // rule RL_bus_1_set_output_canPut_wire
  assign CAN_FIRE_RL_bus_1_set_output_canPut_wire = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_output_canPut_wire = 1'd1 ;

  // rule RL_boot_rom_axi4_deburster_inSerial_takeAR
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR =
	     boot_rom_axi4_deburster_inShim_arff$EMPTY_N &&
	     !boot_rom_axi4_deburster_inSerial_shim_arff_rv[100] &&
	     boot_rom_axi4_deburster_inSerial_state == 2'd0 &&
	     (!boot_rom_axi4_deburster_inSerial_lastWasRead ||
	      !boot_rom_axi4_deburster_inShim_awff$EMPTY_N) ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR ;

  // rule RL_boot_rom_axi4_deburster_forward_read_req
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_req =
	     boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[100] &&
	     boot_rom_axi4_deburster_outShim_arff$FULL_N &&
	     boot_rom_axi4_deburster_lastReadRspFF$FULL_N ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_forward_read_req =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_req ;

  // rule RL_boot_rom_axi4_deburster_inSerial_takeW
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW =
	     boot_rom_axi4_deburster_inShim_wff$EMPTY_N &&
	     !boot_rom_axi4_deburster_inSerial_shim_wff_rv[73] &&
	     boot_rom_axi4_deburster_inSerial_state$port1__read == 2'd1 ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW ;

  // rule RL_boot_rom_axi4_deburster_forward_write_req
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req =
	     boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[100] &&
	     boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read[73] &&
	     boot_rom_axi4_deburster_outShim_awff$FULL_N &&
	     boot_rom_axi4_deburster_outShim_wff$FULL_N &&
	     (!boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ||
	      boot_rom_axi4_deburster_countWriteRspFF$FULL_N) ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_forward_write_req =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req ;

  // rule RL_boot_rom_axi4_deburster_inSerial_takeB
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB =
	     boot_rom_axi4_deburster_inSerial_shim_bff_rv$port1__read[9] &&
	     boot_rom_axi4_deburster_inShim_bff$FULL_N &&
	     boot_rom_axi4_deburster_inSerial_state$port1__read == 2'd2 ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB ;

  // rule RL_bus_split_0_awug_doPut
  assign CAN_FIRE_RL_bus_split_0_awug_doPut =
	     boot_rom_axi4_deburster_inShim_awff$FULL_N &&
	     MUX_bus_split_0_flitLeft$write_1__SEL_2 ;
  assign WILL_FIRE_RL_bus_split_0_awug_doPut =
	     CAN_FIRE_RL_bus_split_0_awug_doPut ;

  // rule RL_bus_split_0_wug_doPut
  assign CAN_FIRE_RL_bus_split_0_wug_doPut =
	     boot_rom_axi4_deburster_inShim_wff$FULL_N &&
	     bus_split_0_wug_putWire$whas ;
  assign WILL_FIRE_RL_bus_split_0_wug_doPut =
	     CAN_FIRE_RL_bus_split_0_wug_doPut ;

  // rule RL_bus_1_set_output_canPut_wire_1
  assign CAN_FIRE_RL_bus_1_set_output_canPut_wire_1 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_output_canPut_wire_1 = 1'd1 ;

  // rule RL_mem0_controller_axi4_deburster_inSerial_takeAR
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR =
	     mem0_controller_axi4_deburster_inShim_arff$EMPTY_N &&
	     !mem0_controller_axi4_deburster_inSerial_shim_arff_rv[100] &&
	     mem0_controller_axi4_deburster_inSerial_state == 2'd0 &&
	     (!mem0_controller_axi4_deburster_inSerial_lastWasRead ||
	      !mem0_controller_axi4_deburster_inShim_awff$EMPTY_N) ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR ;

  // rule RL_mem0_controller_axi4_deburster_forward_read_req
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req =
	     mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[100] &&
	     mem0_controller_axi4_deburster_outShim_arff$FULL_N &&
	     mem0_controller_axi4_deburster_lastReadRspFF$FULL_N ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req ;

  // rule RL_mem0_controller_axi4_deburster_inSerial_takeW
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW =
	     mem0_controller_axi4_deburster_inShim_wff$EMPTY_N &&
	     !mem0_controller_axi4_deburster_inSerial_shim_wff_rv[73] &&
	     mem0_controller_axi4_deburster_inSerial_state$port1__read ==
	     2'd1 ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW ;

  // rule RL_mem0_controller_axi4_deburster_forward_write_req
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req =
	     mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[100] &&
	     mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read[73] &&
	     mem0_controller_axi4_deburster_outShim_awff$FULL_N &&
	     mem0_controller_axi4_deburster_outShim_wff$FULL_N &&
	     (!mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ||
	      mem0_controller_axi4_deburster_countWriteRspFF$FULL_N) ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req ;

  // rule RL_mem0_controller_axi4_deburster_inSerial_takeB
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB =
	     mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port1__read[9] &&
	     mem0_controller_axi4_deburster_inShim_bff$FULL_N &&
	     mem0_controller_axi4_deburster_inSerial_state$port1__read ==
	     2'd2 ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB ;

  // rule RL_bus_split_1_awug_doPut
  assign CAN_FIRE_RL_bus_split_1_awug_doPut =
	     mem0_controller_axi4_deburster_inShim_awff$FULL_N &&
	     MUX_bus_split_1_flitLeft$write_1__SEL_2 ;
  assign WILL_FIRE_RL_bus_split_1_awug_doPut =
	     CAN_FIRE_RL_bus_split_1_awug_doPut ;

  // rule RL_bus_split_1_wug_doPut
  assign CAN_FIRE_RL_bus_split_1_wug_doPut =
	     mem0_controller_axi4_deburster_inShim_wff$FULL_N &&
	     bus_split_1_wug_putWire$whas ;
  assign WILL_FIRE_RL_bus_split_1_wug_doPut =
	     CAN_FIRE_RL_bus_split_1_wug_doPut ;

  // rule RL_bus_1_set_output_canPut_wire_2
  assign CAN_FIRE_RL_bus_1_set_output_canPut_wire_2 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_output_canPut_wire_2 = 1'd1 ;

  // rule RL_bus_1_set_dflt_output_canPut_wire
  assign CAN_FIRE_RL_bus_1_set_dflt_output_canPut_wire = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_dflt_output_canPut_wire = 1'd1 ;

  // rule RL_bus_1_arbitrate
  assign CAN_FIRE_RL_bus_1_arbitrate =
	     bus_1_inputCanPeek_0_whas__791_AND_bus_1_input_ETC___d1867 &&
	     !bus_1_moreFlits[5] ;
  assign WILL_FIRE_RL_bus_1_arbitrate = CAN_FIRE_RL_bus_1_arbitrate ;

  // rule RL_bus_1_arbitration_fail
  assign CAN_FIRE_RL_bus_1_arbitration_fail =
	     CAN_FIRE_RL_bus_1_arbitrate && bus_1_selectInput_0$wget &&
	     !core$cpu_imem_master_ar_canPeek ;
  assign WILL_FIRE_RL_bus_1_arbitration_fail =
	     CAN_FIRE_RL_bus_1_arbitration_fail ;

  // rule RL_bus_1_arbitration_fail_1
  assign CAN_FIRE_RL_bus_1_arbitration_fail_1 =
	     CAN_FIRE_RL_bus_1_arbitrate && bus_1_selectInput_1$wget &&
	     !core$core_mem_master_ar_canPeek ;
  assign WILL_FIRE_RL_bus_1_arbitration_fail_1 =
	     CAN_FIRE_RL_bus_1_arbitration_fail_1 ;

  // rule RL_bus_1_input_first_flit
  assign CAN_FIRE_RL_bus_1_input_first_flit =
	     core$RDY_cpu_imem_master_ar_drop && !bus_1_moreFlits[5] &&
	     CAN_FIRE_RL_bus_1_arbitrate &&
	     bus_1_selectInput_0$wget &&
	     core$cpu_imem_master_ar_canPeek ;
  assign WILL_FIRE_RL_bus_1_input_first_flit =
	     CAN_FIRE_RL_bus_1_input_first_flit ;

  // rule RL_bus_1_input_follow_flit
  assign CAN_FIRE_RL_bus_1_input_follow_flit =
	     core$RDY_cpu_imem_master_ar_drop && bus_1_moreFlits[5] &&
	     bus_1_moreFlits[3] &&
	     core$cpu_imem_master_ar_canPeek &&
	     (NOT_IF_bus_1_moreFlits_868_BIT_0_938_THEN_1_EL_ETC___d1948 ||
	      IF_NOT_bus_1_moreFlits_868_BIT_0_938_949_OR_NO_ETC___d1955) ;
  assign WILL_FIRE_RL_bus_1_input_follow_flit =
	     CAN_FIRE_RL_bus_1_input_follow_flit ;

  // rule RL_bus_1_input_first_flit_1
  assign CAN_FIRE_RL_bus_1_input_first_flit_1 =
	     core$RDY_core_mem_master_ar_drop && !bus_1_moreFlits[5] &&
	     CAN_FIRE_RL_bus_1_arbitrate &&
	     bus_1_selectInput_1$wget &&
	     core$core_mem_master_ar_canPeek ;
  assign WILL_FIRE_RL_bus_1_input_first_flit_1 =
	     CAN_FIRE_RL_bus_1_input_first_flit_1 &&
	     !WILL_FIRE_RL_core_mem_master_sig_arSig_src_doDrop ;

  // rule RL_bus_1_input_follow_flit_1
  assign CAN_FIRE_RL_bus_1_input_follow_flit_1 =
	     core$RDY_core_mem_master_ar_drop && bus_1_moreFlits[5] &&
	     bus_1_moreFlits[4] &&
	     core$core_mem_master_ar_canPeek &&
	     (NOT_IF_bus_1_moreFlits_868_BIT_0_938_THEN_1_EL_ETC___d1948 ||
	      IF_NOT_bus_1_moreFlits_868_BIT_0_938_949_OR_NO_ETC___d1955) ;
  assign WILL_FIRE_RL_bus_1_input_follow_flit_1 =
	     CAN_FIRE_RL_bus_1_input_follow_flit_1 &&
	     !WILL_FIRE_RL_core_mem_master_sig_arSig_src_doDrop ;

  // rule __me_check_257
  assign CAN_FIRE___me_check_257 = 1'b1 ;
  assign WILL_FIRE___me_check_257 = 1'b1 ;

  // rule __me_check_259
  assign CAN_FIRE___me_check_259 = 1'b1 ;
  assign WILL_FIRE___me_check_259 = 1'b1 ;

  // rule RL_bus_1_output_selected
  assign CAN_FIRE_RL_bus_1_output_selected =
	     boot_rom_axi4_deburster_inShim_arff$FULL_N &&
	     bus_1_toOutput_0$whas ;
  assign WILL_FIRE_RL_bus_1_output_selected =
	     CAN_FIRE_RL_bus_1_output_selected ;

  // rule RL_bus_1_output_selected_1
  assign CAN_FIRE_RL_bus_1_output_selected_1 =
	     mem0_controller_axi4_deburster_inShim_arff$FULL_N &&
	     bus_1_toOutput_1$whas ;
  assign WILL_FIRE_RL_bus_1_output_selected_1 =
	     CAN_FIRE_RL_bus_1_output_selected_1 ;

  // rule RL_bus_1_set_input_canPeek_wire_2
  assign CAN_FIRE_RL_bus_1_set_input_canPeek_wire_2 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_input_canPeek_wire_2 = 1'd1 ;

  // rule RL_bus_1_dflt_output_selected
  assign CAN_FIRE_RL_bus_1_dflt_output_selected =
	     bus_1_toDfltOutput$whas && bus_1_noRouteSlv_flitCount == 9'd0 ;
  assign WILL_FIRE_RL_bus_1_dflt_output_selected =
	     CAN_FIRE_RL_bus_1_dflt_output_selected ;

  // rule RL_bus_1_set_input_peek_wires_2
  assign CAN_FIRE_RL_bus_1_set_input_peek_wires_2 =
	     bus_1_noRouteSlv_flitCount != 9'd0 ;
  assign WILL_FIRE_RL_bus_1_set_input_peek_wires_2 =
	     CAN_FIRE_RL_bus_1_set_input_peek_wires_2 ;

  // rule RL_bus_1_set_input_canPeek_wire_3
  assign CAN_FIRE_RL_bus_1_set_input_canPeek_wire_3 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_input_canPeek_wire_3 = 1'd1 ;

  // rule RL_boot_rom_axi4_deburster_inSerial_takeR
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR =
	     boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read[74] &&
	     boot_rom_axi4_deburster_inShim_rff$FULL_N &&
	     boot_rom_axi4_deburster_inSerial_state$port1__read == 2'd2 ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR ;

  // rule __me_check_4
  assign CAN_FIRE___me_check_4 = 1'b1 ;
  assign WILL_FIRE___me_check_4 = 1'b1 ;

  // rule RL_bus_1_set_input_peek_wires_3
  assign CAN_FIRE_RL_bus_1_set_input_peek_wires_3 =
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_1_set_input_peek_wires_3 =
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N ;

  // rule RL_bus_1_set_input_canPeek_wire_4
  assign CAN_FIRE_RL_bus_1_set_input_canPeek_wire_4 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_input_canPeek_wire_4 = 1'd1 ;

  // rule RL_mem0_controller_axi4_deburster_inSerial_takeR
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR =
	     mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read[74] &&
	     mem0_controller_axi4_deburster_inShim_rff$FULL_N &&
	     mem0_controller_axi4_deburster_inSerial_state$port1__read ==
	     2'd2 ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR ;

  // rule __me_check_14
  assign CAN_FIRE___me_check_14 = 1'b1 ;
  assign WILL_FIRE___me_check_14 = 1'b1 ;

  // rule RL_bus_1_set_input_peek_wires_4
  assign CAN_FIRE_RL_bus_1_set_input_peek_wires_4 =
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_1_set_input_peek_wires_4 =
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ;

  // rule RL_bus_1_set_input_canPeek_wire_5
  assign CAN_FIRE_RL_bus_1_set_input_canPeek_wire_5 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_input_canPeek_wire_5 = 1'd1 ;

  // rule RL_rl_reset_complete_initial
  assign CAN_FIRE_RL_rl_reset_complete_initial =
	     core$RDY_cpu_reset_server_response_get &&
	     mem0_controller$RDY_server_reset_response_get &&
	     uart0$RDY_server_reset_response_get &&
	     mem0_controller$RDY_set_addr_map &&
	     rg_state == 2'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete_initial =
	     CAN_FIRE_RL_rl_reset_complete_initial ;

  // rule RL_bus_split_2_awug_doPut
  assign CAN_FIRE_RL_bus_split_2_awug_doPut =
	     uart0$RDY_slave_aw_put &&
	     MUX_bus_split_2_flitLeft$write_1__SEL_2 ;
  assign WILL_FIRE_RL_bus_split_2_awug_doPut =
	     CAN_FIRE_RL_bus_split_2_awug_doPut ;

  // rule RL_bus_split_2_wug_doPut
  assign CAN_FIRE_RL_bus_split_2_wug_doPut =
	     uart0$RDY_slave_w_put && bus_split_2_wug_putWire$whas ;
  assign WILL_FIRE_RL_bus_split_2_wug_doPut =
	     CAN_FIRE_RL_bus_split_2_wug_doPut ;

  // rule RL_bus_1_output_selected_2
  assign CAN_FIRE_RL_bus_1_output_selected_2 =
	     uart0$RDY_slave_ar_put && bus_1_toOutput_2$whas &&
	     uart0$slave_ar_canPut ;
  assign WILL_FIRE_RL_bus_1_output_selected_2 =
	     CAN_FIRE_RL_bus_1_output_selected_2 ;

  // rule __me_check_261
  assign CAN_FIRE___me_check_261 = 1'b1 ;
  assign WILL_FIRE___me_check_261 = 1'b1 ;

  // rule RL_bus_1_set_input_peek_wires_5
  assign CAN_FIRE_RL_bus_1_set_input_peek_wires_5 = uart0$RDY_slave_r_peek ;
  assign WILL_FIRE_RL_bus_1_set_input_peek_wires_5 = uart0$RDY_slave_r_peek ;

  // rule RL_bus_1_set_output_canPut_wire_3
  assign CAN_FIRE_RL_bus_1_set_output_canPut_wire_3 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_output_canPut_wire_3 = 1'd1 ;

  // rule RL_bus_1_set_output_canPut_wire_4
  assign CAN_FIRE_RL_bus_1_set_output_canPut_wire_4 = 1'd1 ;
  assign WILL_FIRE_RL_bus_1_set_output_canPut_wire_4 = 1'd1 ;

  // rule RL_core_mem_master_sig_rSig_snk_doPut
  assign CAN_FIRE_RL_core_mem_master_sig_rSig_snk_doPut =
	     core$RDY_core_mem_master_r_put &&
	     core_mem_master_sig_rSig_snk_putWire$whas ;
  assign WILL_FIRE_RL_core_mem_master_sig_rSig_snk_doPut =
	     CAN_FIRE_RL_core_mem_master_sig_rSig_snk_doPut ;

  // rule RL_bus_1_arbitrate_1
  assign CAN_FIRE_RL_bus_1_arbitrate_1 =
	     (bus_1_noRouteSlv_flitCount != 9'd0 &&
	      IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063 ||
	      boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	      IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078 ||
	      mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	      IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094 ||
	      uart0$slave_r_canPeek &&
	      IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109) &&
	     !bus_1_moreFlits_1[6] ;
  assign WILL_FIRE_RL_bus_1_arbitrate_1 = CAN_FIRE_RL_bus_1_arbitrate_1 ;

  // rule RL_bus_1_arbitration_fail_2
  assign CAN_FIRE_RL_bus_1_arbitration_fail_2 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_0_1$wget &&
	     !(bus_1_noRouteSlv_flitCount != 9'd0) ;
  assign WILL_FIRE_RL_bus_1_arbitration_fail_2 =
	     CAN_FIRE_RL_bus_1_arbitration_fail_2 ;

  // rule RL_bus_1_legal_destination_fail_2
  assign CAN_FIRE_RL_bus_1_legal_destination_fail_2 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_0_1$wget &&
	     bus_1_noRouteSlv_flitCount != 9'd0 &&
	     (bus_1_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_1_legal_destination_fail_2 =
	     CAN_FIRE_RL_bus_1_legal_destination_fail_2 ;

  // rule RL_bus_1_arbitration_fail_3
  assign CAN_FIRE_RL_bus_1_arbitration_fail_3 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_1_1$wget &&
	     !boot_rom_axi4_deburster_inShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_1_arbitration_fail_3 =
	     CAN_FIRE_RL_bus_1_arbitration_fail_3 ;

  // rule RL_bus_1_legal_destination_fail_3
  assign CAN_FIRE_RL_bus_1_legal_destination_fail_3 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_1_1$wget &&
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	     (bus_1_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_1_legal_destination_fail_3 =
	     CAN_FIRE_RL_bus_1_legal_destination_fail_3 ;

  // rule RL_bus_1_arbitration_fail_4
  assign CAN_FIRE_RL_bus_1_arbitration_fail_4 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_2$wget &&
	     !mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_1_arbitration_fail_4 =
	     CAN_FIRE_RL_bus_1_arbitration_fail_4 ;

  // rule RL_bus_1_legal_destination_fail_4
  assign CAN_FIRE_RL_bus_1_legal_destination_fail_4 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_2$wget &&
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	     (bus_1_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_2$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_1_legal_destination_fail_4 =
	     CAN_FIRE_RL_bus_1_legal_destination_fail_4 ;

  // rule RL_bus_1_arbitration_fail_5
  assign CAN_FIRE_RL_bus_1_arbitration_fail_5 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_3$wget &&
	     !uart0$slave_r_canPeek ;
  assign WILL_FIRE_RL_bus_1_arbitration_fail_5 =
	     CAN_FIRE_RL_bus_1_arbitration_fail_5 ;

  // rule RL_bus_1_legal_destination_fail_5
  assign CAN_FIRE_RL_bus_1_legal_destination_fail_5 =
	     CAN_FIRE_RL_bus_1_arbitrate_1 && bus_1_selectInput_3$wget &&
	     uart0$slave_r_canPeek &&
	     (bus_1_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_3$wget[1] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign WILL_FIRE_RL_bus_1_legal_destination_fail_5 =
	     CAN_FIRE_RL_bus_1_legal_destination_fail_5 ;

  // rule RL_bus_1_input_first_flit_2
  assign CAN_FIRE_RL_bus_1_input_first_flit_2 =
	     bus_1_noRouteSlv_flitCount != 9'd0 && !bus_1_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_1_arbitrate_1 &&
	     bus_1_selectInput_0_1$wget &&
	     bus_1_noRouteSlv_flitCount != 9'd0 ;
  assign WILL_FIRE_RL_bus_1_input_first_flit_2 =
	     CAN_FIRE_RL_bus_1_input_first_flit_2 ;

  // rule RL_bus_1_input_follow_flit_2
  assign CAN_FIRE_RL_bus_1_input_follow_flit_2 =
	     bus_1_noRouteSlv_flitCount != 9'd0 && bus_1_moreFlits_1[6] &&
	     bus_1_moreFlits_1[2] &&
	     bus_1_noRouteSlv_flitCount != 9'd0 &&
	     IF_NOT_bus_1_moreFlits_1_113_BIT_0_301_302_OR__ETC___d2306 ;
  assign WILL_FIRE_RL_bus_1_input_follow_flit_2 =
	     CAN_FIRE_RL_bus_1_input_follow_flit_2 ;

  // rule RL_bus_1_input_first_flit_3
  assign CAN_FIRE_RL_bus_1_input_first_flit_3 =
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	     !bus_1_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_1_arbitrate_1 &&
	     bus_1_selectInput_1_1$wget &&
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_1_input_first_flit_3 =
	     CAN_FIRE_RL_bus_1_input_first_flit_3 ;

  // rule RL_bus_1_input_follow_flit_3
  assign CAN_FIRE_RL_bus_1_input_follow_flit_3 =
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	     bus_1_moreFlits_1[6] &&
	     bus_1_moreFlits_1[3] &&
	     boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	     IF_NOT_bus_1_moreFlits_1_113_BIT_0_301_302_OR__ETC___d2306 ;
  assign WILL_FIRE_RL_bus_1_input_follow_flit_3 =
	     CAN_FIRE_RL_bus_1_input_follow_flit_3 ;

  // rule __me_check_286
  assign CAN_FIRE___me_check_286 = 1'b1 ;
  assign WILL_FIRE___me_check_286 = 1'b1 ;

  // rule RL_bus_1_input_first_flit_4
  assign CAN_FIRE_RL_bus_1_input_first_flit_4 =
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	     !bus_1_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_1_arbitrate_1 &&
	     bus_1_selectInput_2$wget &&
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ;
  assign WILL_FIRE_RL_bus_1_input_first_flit_4 =
	     CAN_FIRE_RL_bus_1_input_first_flit_4 ;

  // rule RL_bus_1_input_follow_flit_4
  assign CAN_FIRE_RL_bus_1_input_follow_flit_4 =
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	     bus_1_moreFlits_1[6] &&
	     bus_1_moreFlits_1[4] &&
	     mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	     IF_NOT_bus_1_moreFlits_1_113_BIT_0_301_302_OR__ETC___d2306 ;
  assign WILL_FIRE_RL_bus_1_input_follow_flit_4 =
	     CAN_FIRE_RL_bus_1_input_follow_flit_4 ;

  // rule __me_check_288
  assign CAN_FIRE___me_check_288 = 1'b1 ;
  assign WILL_FIRE___me_check_288 = 1'b1 ;

  // rule RL_rl_reset_start_initial
  assign CAN_FIRE_RL_rl_reset_start_initial =
	     core$RDY_cpu_reset_server_request_put &&
	     mem0_controller$RDY_server_reset_request_put &&
	     uart0$RDY_server_reset_request_put &&
	     rg_state == 2'd0 ;
  assign WILL_FIRE_RL_rl_reset_start_initial =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // rule RL_bus_1_input_first_flit_5
  assign CAN_FIRE_RL_bus_1_input_first_flit_5 =
	     uart0$RDY_slave_r_drop && !bus_1_moreFlits_1[6] &&
	     CAN_FIRE_RL_bus_1_arbitrate_1 &&
	     bus_1_selectInput_3$wget &&
	     uart0$slave_r_canPeek ;
  assign WILL_FIRE_RL_bus_1_input_first_flit_5 =
	     CAN_FIRE_RL_bus_1_input_first_flit_5 ;

  // rule RL_bus_1_input_follow_flit_5
  assign CAN_FIRE_RL_bus_1_input_follow_flit_5 =
	     uart0$RDY_slave_r_drop && bus_1_moreFlits_1[6] &&
	     bus_1_moreFlits_1[5] &&
	     uart0$slave_r_canPeek &&
	     IF_NOT_bus_1_moreFlits_1_113_BIT_0_301_302_OR__ETC___d2306 ;
  assign WILL_FIRE_RL_bus_1_input_follow_flit_5 =
	     CAN_FIRE_RL_bus_1_input_follow_flit_5 ;

  // rule __me_check_284
  assign CAN_FIRE___me_check_284 = 1'b1 ;
  assign WILL_FIRE___me_check_284 = 1'b1 ;

  // rule __me_check_290
  assign CAN_FIRE___me_check_290 = 1'b1 ;
  assign WILL_FIRE___me_check_290 = 1'b1 ;

  // rule RL_bus_1_output_selected_3
  assign CAN_FIRE_RL_bus_1_output_selected_3 =
	     core$RDY_cpu_imem_master_r_put && bus_1_toOutput_0_1$whas &&
	     core$cpu_imem_master_r_canPut ;
  assign WILL_FIRE_RL_bus_1_output_selected_3 =
	     CAN_FIRE_RL_bus_1_output_selected_3 ;

  // rule RL_bus_1_output_selected_4
  assign CAN_FIRE_RL_bus_1_output_selected_4 =
	     core$RDY_core_mem_master_r_put && bus_1_toOutput_1_1$whas &&
	     core$core_mem_master_r_canPut ;
  assign WILL_FIRE_RL_bus_1_output_selected_4 =
	     CAN_FIRE_RL_bus_1_output_selected_4 &&
	     !WILL_FIRE_RL_core_mem_master_sig_rSig_snk_doPut ;

  // rule __me_check_292
  assign CAN_FIRE___me_check_292 = 1'b1 ;
  assign WILL_FIRE___me_check_292 = 1'b1 ;

  // inputs to muxes for submodule ports
  assign MUX_boot_rom_axi4_deburster_inSerial_state$port1__write_1__SEL_2 =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR &&
	     boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read[0] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_1[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_1[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_2[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_2[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_5 =
	     WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_3[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_6 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_3[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_7 =
	     WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_4[1] ;
  assign MUX_bus_1_moreFlits_1$write_1__SEL_8 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_4[1] ;
  assign MUX_bus_1_toDfltOutput$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_1_toDfltOutput$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_1_toDfltOutput$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_1_toDfltOutput$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_1_toOutput_0$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0$wget[0] ;
  assign MUX_bus_1_toOutput_0$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[0] ;
  assign MUX_bus_1_toOutput_0$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[0] ;
  assign MUX_bus_1_toOutput_0$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1$wget[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	     (bus_1_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0_1$wget[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_5 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_6 =
	     WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	     (bus_1_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1_1$wget[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_7 =
	     WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	     (bus_1_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_2$wget[0] ;
  assign MUX_bus_1_toOutput_0_1$wset_1__SEL_8 =
	     WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	     (bus_1_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_3$wget[0] ;
  assign MUX_bus_1_toOutput_1$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0$wget[1] ;
  assign MUX_bus_1_toOutput_1$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[1] ;
  assign MUX_bus_1_toOutput_1$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[1] ;
  assign MUX_bus_1_toOutput_1$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1$wget[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	     (bus_1_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0_1$wget[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_5 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_6 =
	     WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	     (bus_1_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1_1$wget[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_7 =
	     WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	     (bus_1_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_2$wget[1] ;
  assign MUX_bus_1_toOutput_1_1$wset_1__SEL_8 =
	     WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	     (bus_1_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_3$wget[1] ;
  assign MUX_bus_1_toOutput_2$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0$wget[2] ;
  assign MUX_bus_1_toOutput_2$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[2] ;
  assign MUX_bus_1_toOutput_2$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[2] ;
  assign MUX_bus_1_toOutput_2$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1$wget[2] ;
  assign MUX_bus_moreFlits$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     !MUX_bus_toDfltOutput$wset_1__VAL_1[1] ;
  assign MUX_bus_moreFlits$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     MUX_bus_toDfltOutput$wset_1__VAL_1[1] ;
  assign MUX_bus_moreFlits$write_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     !MUX_bus_toDfltOutput$wset_1__VAL_2[1] ;
  assign MUX_bus_moreFlits$write_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     MUX_bus_toDfltOutput$wset_1__VAL_2[1] ;
  assign MUX_bus_split_0_flitLeft$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_split_0_putOther &&
	     bus_split_0_doPut$wget[173] ;
  assign MUX_bus_split_0_flitLeft$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_split_0_putFirst &&
	     !bus_split_0_doPut$wget[173] ;
  assign MUX_bus_split_1_flitLeft$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_split_1_putOther &&
	     bus_split_1_doPut$wget[173] ;
  assign MUX_bus_split_1_flitLeft$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_split_1_putFirst &&
	     !bus_split_1_doPut$wget[173] ;
  assign MUX_bus_split_2_flitLeft$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_split_2_putOther &&
	     bus_split_2_doPut$wget[173] ;
  assign MUX_bus_split_2_flitLeft$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_split_2_putFirst &&
	     !bus_split_2_doPut$wget[173] ;
  assign MUX_bus_toDfltOutput$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_toDfltOutput$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_toDfltOutput$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_toDfltOutput$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign MUX_bus_toOutput_0$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0$wget[0] ;
  assign MUX_bus_toOutput_0$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[0] ;
  assign MUX_bus_toOutput_0$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[0] ;
  assign MUX_bus_toOutput_0$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1$wget[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit_2 &&
	     (bus_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0_1$wget[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_follow_flit_2 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_follow_flit_3 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_follow_flit_4 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_5 =
	     WILL_FIRE_RL_bus_input_follow_flit_5 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_6 =
	     WILL_FIRE_RL_bus_input_first_flit_3 &&
	     (bus_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1_1$wget[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_7 =
	     WILL_FIRE_RL_bus_input_first_flit_4 &&
	     (bus_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_2$wget[0] ;
  assign MUX_bus_toOutput_0_1$wset_1__SEL_8 =
	     WILL_FIRE_RL_bus_input_first_flit_5 &&
	     (bus_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_3$wget[0] ;
  assign MUX_bus_toOutput_1$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0$wget[1] ;
  assign MUX_bus_toOutput_1$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[1] ;
  assign MUX_bus_toOutput_1$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[1] ;
  assign MUX_bus_toOutput_1$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1$wget[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit_2 &&
	     (bus_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0_1$wget[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_follow_flit_2 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_follow_flit_3 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_follow_flit_4 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_5 =
	     WILL_FIRE_RL_bus_input_follow_flit_5 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_6 =
	     WILL_FIRE_RL_bus_input_first_flit_3 &&
	     (bus_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1_1$wget[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_7 =
	     WILL_FIRE_RL_bus_input_first_flit_4 &&
	     (bus_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_2$wget[1] ;
  assign MUX_bus_toOutput_1_1$wset_1__SEL_8 =
	     WILL_FIRE_RL_bus_input_first_flit_5 &&
	     (bus_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_3$wget[1] ;
  assign MUX_bus_toOutput_2$wset_1__SEL_1 =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0$wget[2] ;
  assign MUX_bus_toOutput_2$wset_1__SEL_2 =
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[2] ;
  assign MUX_bus_toOutput_2$wset_1__SEL_3 =
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[2] ;
  assign MUX_bus_toOutput_2$wset_1__SEL_4 =
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1$wget[2] ;
  assign MUX_mem0_controller_axi4_deburster_inSerial_state$port1__write_1__SEL_2 =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR &&
	     mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read[0] ;
  assign MUX_bus_1_moreFlits_1$write_1__VAL_1 =
	     { 5'd17, bus_1_inputDest_0_1$wget } ;
  assign MUX_bus_1_moreFlits_1$write_1__VAL_3 =
	     { 5'd18, bus_1_inputDest_1_1$wget } ;
  assign MUX_bus_1_moreFlits_1$write_1__VAL_5 =
	     { 5'd20, bus_1_inputDest_2$wget } ;
  assign MUX_bus_1_moreFlits_1$write_1__VAL_7 =
	     { 5'd24, bus_1_inputDest_3$wget } ;
  assign MUX_bus_1_noRouteSlv_flitCount$write_1__VAL_1 =
	     { 1'd0, bus_1_toDfltOutput$wget[29:22] } + 9'd1 ;
  assign MUX_bus_1_noRouteSlv_flitCount$write_1__VAL_2 =
	     bus_1_noRouteSlv_flitCount - 9'd1 ;
  assign MUX_bus_1_toDfltOutput$wset_1__VAL_1 =
	     { 1'd0, core$cpu_imem_master_ar_peek, 1'd0 } ;
  assign MUX_bus_1_toDfltOutput$wset_1__VAL_2 =
	     { core$core_mem_master_ar_peek, 1'd1 } ;
  assign MUX_bus_1_toDfltOutput_1$wset_1__VAL_1 =
	     { bus_1_noRouteSlv_currentReq[98:93],
	       66'h2AAAAAAAAAAAAAAAB,
	       bus_1_noRouteSlv_flitCount == 9'd1,
	       bus_1_noRouteSlv_currentReq[99] } ;
  assign MUX_bus_1_toDfltOutput_1$wset_1__VAL_2 =
	     { boot_rom_axi4_deburster_inShim_rff$D_OUT[72:0],
	       boot_rom_axi4_deburster_inShim_rff$D_OUT[73] } ;
  assign MUX_bus_1_toDfltOutput_1$wset_1__VAL_3 =
	     { mem0_controller_axi4_deburster_inShim_rff$D_OUT[72:0],
	       mem0_controller_axi4_deburster_inShim_rff$D_OUT[73] } ;
  assign MUX_bus_1_toDfltOutput_1$wset_1__VAL_4 =
	     { uart0$slave_r_peek[72:0], uart0$slave_r_peek[73] } ;
  assign MUX_bus_merged_0_flitLeft$write_1__VAL_2 =
	     bus_merged_0_flitLeft - 8'd1 ;
  assign MUX_bus_merged_1_flitLeft$write_1__VAL_2 =
	     bus_merged_1_flitLeft - 8'd1 ;
  assign MUX_bus_moreFlits$write_1__VAL_1 = { 3'd5, bus_inputDest_0$wget } ;
  assign MUX_bus_moreFlits$write_1__VAL_3 = { 3'd6, bus_inputDest_1$wget } ;
  assign MUX_bus_split_0_flitLeft$write_1__VAL_1 =
	     bus_split_0_flitLeft - 8'd1 ;
  assign MUX_bus_split_1_flitLeft$write_1__VAL_1 =
	     bus_split_1_flitLeft - 8'd1 ;
  assign MUX_bus_split_2_flitLeft$write_1__VAL_1 =
	     bus_split_2_flitLeft - 8'd1 ;
  assign MUX_bus_toDfltOutput$wset_1__VAL_1 =
	     { !CAN_FIRE_RL_bus_merged_0_passFlit ||
	       bus_merged_0_outflit$wget[172],
	       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1033,
	       1'd0 } ;
  assign MUX_bus_toDfltOutput$wset_1__VAL_2 =
	     { !CAN_FIRE_RL_bus_merged_1_passFlit ||
	       bus_merged_1_outflit$wget[172],
	       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1088,
	       1'd1 } ;
  assign MUX_bus_toDfltOutput_1$wset_1__VAL_1 =
	     { bus_noRouteSlv_rspFF$D_OUT[7:0],
	       bus_noRouteSlv_rspFF$D_OUT[8] } ;
  assign MUX_bus_toDfltOutput_1$wset_1__VAL_2 =
	     { boot_rom_axi4_deburster_inShim_bff$D_OUT[7:0],
	       boot_rom_axi4_deburster_inShim_bff$D_OUT[8] } ;
  assign MUX_bus_toDfltOutput_1$wset_1__VAL_3 =
	     { mem0_controller_axi4_deburster_inShim_bff$D_OUT[7:0],
	       mem0_controller_axi4_deburster_inShim_bff$D_OUT[8] } ;
  assign MUX_bus_toDfltOutput_1$wset_1__VAL_4 =
	     { uart0$slave_b_peek[7:0], uart0$slave_b_peek[8] } ;
  assign MUX_core$core_mem_master_b_put_1__VAL_1 =
	     { master1_bid, master1_bresp } ;
  assign MUX_core$core_mem_master_r_put_1__VAL_1 =
	     { master1_rid, master1_rdata, master1_rresp, master1_rlast } ;

  // inlined wires
  assign core_mem_master_sig_bSig_snk_putWire$whas =
	     master1_bvalid && core$core_mem_master_b_canPut ;
  assign core_mem_master_sig_rSig_snk_putWire$whas =
	     master1_rvalid && core$core_mem_master_r_canPut ;
  assign bus_merged_0_awug_peekWire$wget =
	     { 1'd0, core$cpu_imem_master_aw_peek } ;
  assign bus_merged_0_outflit$wget =
	     { 1'd0, bus_merged_0_awff$D_OUT, bus_merged_0_wff$D_OUT } ;
  assign bus_merged_1_outflit$wget =
	     { 1'd0, bus_merged_1_awff$D_OUT, bus_merged_1_wff$D_OUT } ;
  assign bus_split_0_wug_putWire$whas =
	     WILL_FIRE_RL_bus_split_0_putOther &&
	     bus_split_0_doPut$wget[173] ||
	     WILL_FIRE_RL_bus_split_0_putFirst &&
	     !bus_split_0_doPut$wget[173] ;
  assign bus_split_0_doPut$wget =
	     { bus_toOutput_0$wget[173],
	       bus_toOutput_0$wget[173] ?
		 bus_toOutput_0$wget[173:1] :
		 { bus_toOutput_0$wget[0], bus_toOutput_0$wget[172:1] } } ;
  assign bus_split_1_wug_putWire$whas =
	     WILL_FIRE_RL_bus_split_1_putOther &&
	     bus_split_1_doPut$wget[173] ||
	     WILL_FIRE_RL_bus_split_1_putFirst &&
	     !bus_split_1_doPut$wget[173] ;
  assign bus_split_1_doPut$wget =
	     { bus_toOutput_1$wget[173],
	       bus_toOutput_1$wget[173] ?
		 bus_toOutput_1$wget[173:1] :
		 { bus_toOutput_1$wget[0], bus_toOutput_1$wget[172:1] } } ;
  assign bus_split_2_wug_putWire$whas =
	     WILL_FIRE_RL_bus_split_2_putOther &&
	     bus_split_2_doPut$wget[173] ||
	     WILL_FIRE_RL_bus_split_2_putFirst &&
	     !bus_split_2_doPut$wget[173] ;
  assign bus_split_2_doPut$wget =
	     { bus_toOutput_2$wget[173],
	       bus_toOutput_2$wget[173] ?
		 bus_toOutput_2$wget[173:1] :
		 { bus_toOutput_2$wget[0], bus_toOutput_2$wget[172:1] } } ;
  assign bus_inputDest_0$wget =
	     { _0_OR_NOT_IF_bus_merged_0_outflit_whas__020_AND_ETC___d1063,
	       !IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1056 &&
	       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1059 &&
	       (IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1048 ||
		!IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1051),
	       !IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1048 &&
	       IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1051 } ;
  assign bus_inputDest_1$wget =
	     { _0_OR_NOT_IF_bus_merged_1_outflit_whas__075_AND_ETC___d1109,
	       !IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1103 &&
	       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1105 &&
	       (IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1098 ||
		!IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1100),
	       !IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1098 &&
	       IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1100 } ;
  always@(MUX_bus_toOutput_0$wset_1__SEL_1 or
	  MUX_bus_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_toOutput_0$wset_1__SEL_2 or
	  MUX_bus_toOutput_0$wset_1__SEL_3 or
	  MUX_bus_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_toOutput_0$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_toOutput_0$wset_1__SEL_1:
	  bus_toOutput_0$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toOutput_0$wset_1__SEL_2:
	  bus_toOutput_0$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toOutput_0$wset_1__SEL_3:
	  bus_toOutput_0$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      MUX_bus_toOutput_0$wset_1__SEL_4:
	  bus_toOutput_0$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      default: bus_toOutput_0$wget =
		   174'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_toOutput_0$whas =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0$wget[0] ||
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[0] ||
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[0] ||
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1$wget[0] ;
  always@(MUX_bus_toOutput_1$wset_1__SEL_1 or
	  MUX_bus_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_toOutput_1$wset_1__SEL_2 or
	  MUX_bus_toOutput_1$wset_1__SEL_3 or
	  MUX_bus_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_toOutput_1$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_toOutput_1$wset_1__SEL_1:
	  bus_toOutput_1$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toOutput_1$wset_1__SEL_2:
	  bus_toOutput_1$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toOutput_1$wset_1__SEL_3:
	  bus_toOutput_1$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      MUX_bus_toOutput_1$wset_1__SEL_4:
	  bus_toOutput_1$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      default: bus_toOutput_1$wget =
		   174'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_toOutput_1$whas =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0$wget[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[1] ||
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1$wget[1] ;
  always@(MUX_bus_toOutput_2$wset_1__SEL_1 or
	  MUX_bus_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_toOutput_2$wset_1__SEL_2 or
	  MUX_bus_toOutput_2$wset_1__SEL_3 or
	  MUX_bus_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_toOutput_2$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_toOutput_2$wset_1__SEL_1:
	  bus_toOutput_2$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toOutput_2$wset_1__SEL_2:
	  bus_toOutput_2$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toOutput_2$wset_1__SEL_3:
	  bus_toOutput_2$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      MUX_bus_toOutput_2$wset_1__SEL_4:
	  bus_toOutput_2$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      default: bus_toOutput_2$wget =
		   174'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_toOutput_2$whas =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0$wget[2] ||
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[2] ||
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits[2] ||
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1$wget[2] ;
  always@(MUX_bus_toDfltOutput$wset_1__SEL_1 or
	  MUX_bus_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_toDfltOutput$wset_1__SEL_2 or
	  MUX_bus_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_toDfltOutput$wset_1__SEL_3 or
	  MUX_bus_toDfltOutput$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_toDfltOutput$wset_1__SEL_1:
	  bus_toDfltOutput$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toDfltOutput$wset_1__SEL_2:
	  bus_toDfltOutput$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      MUX_bus_toDfltOutput$wset_1__SEL_3:
	  bus_toDfltOutput$wget = MUX_bus_toDfltOutput$wset_1__VAL_1;
      MUX_bus_toDfltOutput$wset_1__SEL_4:
	  bus_toDfltOutput$wget = MUX_bus_toDfltOutput$wset_1__VAL_2;
      default: bus_toDfltOutput$wget =
		   174'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_toDfltOutput$whas =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ||
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ||
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ||
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign bus_selectInput_0$wget =
	     (IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1240 ||
	      IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1241) ?
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1244 :
	       bus_arbiter_lastSelect ;
  assign bus_selectInput_1$wget =
	     (IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1240 ||
	      IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1241) ?
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1246 :
	       bus_arbiter_firstHot ;
  assign bus_inputDest_0_1$wget = 2'd1 << bus_noRouteSlv_rspFF$D_OUT[8] ;
  assign bus_inputDest_1_1$wget =
	     2'd1 << boot_rom_axi4_deburster_inShim_bff$D_OUT[8] ;
  assign bus_inputDest_2$wget =
	     2'd1 << mem0_controller_axi4_deburster_inShim_bff$D_OUT[8] ;
  assign bus_inputDest_3$wget = 2'd1 << uart0$slave_b_peek[8] ;
  always@(MUX_bus_toOutput_0_1$wset_1__SEL_1 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_1 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_2 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_3 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_2 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_4 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_3 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_5 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_4 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_6 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_7 or
	  MUX_bus_toOutput_0_1$wset_1__SEL_8)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_toOutput_0_1$wset_1__SEL_1:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_toOutput_0_1$wset_1__SEL_2:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_toOutput_0_1$wset_1__SEL_3:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_toOutput_0_1$wset_1__SEL_4:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_toOutput_0_1$wset_1__SEL_5:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_4;
      MUX_bus_toOutput_0_1$wset_1__SEL_6:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_toOutput_0_1$wset_1__SEL_7:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_toOutput_0_1$wset_1__SEL_8:
	  bus_toOutput_0_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_4;
      default: bus_toOutput_0_1$wget = 9'b010101010 /* unspecified value */ ;
    endcase
  end
  assign bus_toOutput_0_1$whas =
	     WILL_FIRE_RL_bus_input_first_flit_2 &&
	     (bus_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0_1$wget[0] ||
	     WILL_FIRE_RL_bus_input_follow_flit_2 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_input_follow_flit_3 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_input_follow_flit_4 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_input_follow_flit_5 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_input_first_flit_3 &&
	     (bus_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1_1$wget[0] ||
	     WILL_FIRE_RL_bus_input_first_flit_4 &&
	     (bus_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_2$wget[0] ||
	     WILL_FIRE_RL_bus_input_first_flit_5 &&
	     (bus_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_3$wget[0] ;
  always@(MUX_bus_toOutput_1_1$wset_1__SEL_1 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_1 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_2 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_3 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_2 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_4 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_3 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_5 or
	  MUX_bus_toDfltOutput_1$wset_1__VAL_4 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_6 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_7 or
	  MUX_bus_toOutput_1_1$wset_1__SEL_8)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_toOutput_1_1$wset_1__SEL_1:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_toOutput_1_1$wset_1__SEL_2:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_toOutput_1_1$wset_1__SEL_3:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_toOutput_1_1$wset_1__SEL_4:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_toOutput_1_1$wset_1__SEL_5:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_4;
      MUX_bus_toOutput_1_1$wset_1__SEL_6:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_toOutput_1_1$wset_1__SEL_7:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_toOutput_1_1$wset_1__SEL_8:
	  bus_toOutput_1_1$wget = MUX_bus_toDfltOutput_1$wset_1__VAL_4;
      default: bus_toOutput_1_1$wget = 9'b010101010 /* unspecified value */ ;
    endcase
  end
  assign bus_toOutput_1_1$whas =
	     WILL_FIRE_RL_bus_input_first_flit_2 &&
	     (bus_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_0_1$wget[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit_2 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit_3 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit_4 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit_5 &&
	     (bus_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_input_first_flit_3 &&
	     (bus_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_1_1$wget[1] ||
	     WILL_FIRE_RL_bus_input_first_flit_4 &&
	     (bus_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_2$wget[1] ||
	     WILL_FIRE_RL_bus_input_first_flit_5 &&
	     (bus_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_inputDest_3$wget[1] ;
  assign bus_selectInput_0_1$wget =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1552 ?
	       (NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
		  IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1557 :
		  IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549) :
	       bus_arbiter_lastSelect_1 ;
  assign bus_selectInput_1_1$wget =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1552 ?
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1562 :
	       bus_arbiter_lastSelect_1_1 ;
  assign bus_selectInput_2$wget =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1552 ?
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1566 :
	       bus_arbiter_lastSelect_2 ;
  assign bus_selectInput_3$wget =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1552 ?
	       (NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
		  IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1569 :
		  IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1556) :
	       bus_arbiter_firstHot_1 ;
  assign bus_1_inputDest_0$wget =
	     { _0_OR_NOT_core_cpu_imem_master_ar_peek__731_BIT_ETC___d1751,
	       !core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1745 &&
	       core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1747 &&
	       (core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1740 ||
		!core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1742),
	       !core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1740 &&
	       core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1742 } ;
  assign bus_1_inputDest_1$wget =
	     { _0_OR_NOT_core_core_mem_master_ar_peek__69_BITS_ETC___d1778,
	       !core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1772 &&
	       core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1774 &&
	       (core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1767 ||
		!core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1769),
	       !core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1767 &&
	       core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1769 } ;
  always@(MUX_bus_1_toOutput_0$wset_1__SEL_1 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_1_toOutput_0$wset_1__SEL_2 or
	  MUX_bus_1_toOutput_0$wset_1__SEL_3 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_1_toOutput_0$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_toOutput_0$wset_1__SEL_1:
	  bus_1_toOutput_0$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toOutput_0$wset_1__SEL_2:
	  bus_1_toOutput_0$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toOutput_0$wset_1__SEL_3:
	  bus_1_toOutput_0$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      MUX_bus_1_toOutput_0$wset_1__SEL_4:
	  bus_1_toOutput_0$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      default: bus_1_toOutput_0$wget =
		   100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_1_toOutput_0$whas =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0$wget[0] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[0] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[0] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1$wget[0] ;
  always@(MUX_bus_1_toOutput_1$wset_1__SEL_1 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_1_toOutput_1$wset_1__SEL_2 or
	  MUX_bus_1_toOutput_1$wset_1__SEL_3 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_1_toOutput_1$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_toOutput_1$wset_1__SEL_1:
	  bus_1_toOutput_1$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toOutput_1$wset_1__SEL_2:
	  bus_1_toOutput_1$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toOutput_1$wset_1__SEL_3:
	  bus_1_toOutput_1$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      MUX_bus_1_toOutput_1$wset_1__SEL_4:
	  bus_1_toOutput_1$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      default: bus_1_toOutput_1$wget =
		   100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_1_toOutput_1$whas =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0$wget[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1$wget[1] ;
  always@(MUX_bus_1_toOutput_2$wset_1__SEL_1 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_1_toOutput_2$wset_1__SEL_2 or
	  MUX_bus_1_toOutput_2$wset_1__SEL_3 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_1_toOutput_2$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_toOutput_2$wset_1__SEL_1:
	  bus_1_toOutput_2$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toOutput_2$wset_1__SEL_2:
	  bus_1_toOutput_2$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toOutput_2$wset_1__SEL_3:
	  bus_1_toOutput_2$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      MUX_bus_1_toOutput_2$wset_1__SEL_4:
	  bus_1_toOutput_2$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      default: bus_1_toOutput_2$wget =
		   100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_1_toOutput_2$whas =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0$wget[2] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[2] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits[2] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1$wget[2] ;
  always@(MUX_bus_1_toDfltOutput$wset_1__SEL_1 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_1 or
	  MUX_bus_1_toDfltOutput$wset_1__SEL_2 or
	  MUX_bus_1_toDfltOutput$wset_1__VAL_2 or
	  MUX_bus_1_toDfltOutput$wset_1__SEL_3 or
	  MUX_bus_1_toDfltOutput$wset_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_toDfltOutput$wset_1__SEL_1:
	  bus_1_toDfltOutput$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toDfltOutput$wset_1__SEL_2:
	  bus_1_toDfltOutput$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      MUX_bus_1_toDfltOutput$wset_1__SEL_3:
	  bus_1_toDfltOutput$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_1;
      MUX_bus_1_toDfltOutput$wset_1__SEL_4:
	  bus_1_toDfltOutput$wget = MUX_bus_1_toDfltOutput$wset_1__VAL_2;
      default: bus_1_toDfltOutput$wget =
		   100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_1_toDfltOutput$whas =
	     WILL_FIRE_RL_bus_1_input_first_flit &&
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ||
	     WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 ||
	     WILL_FIRE_RL_bus_1_input_follow_flit &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 &&
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 ;
  assign bus_1_selectInput_0$wget =
	     (IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1907 ||
	      IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1908) ?
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1911 :
	       bus_1_arbiter_lastSelect ;
  assign bus_1_selectInput_1$wget =
	     (IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1907 ||
	      IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1908) ?
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1913 :
	       bus_1_arbiter_firstHot ;
  assign bus_1_inputDest_0_1$wget = 2'd1 << bus_1_noRouteSlv_currentReq[99] ;
  assign bus_1_inputDest_1_1$wget =
	     2'd1 << boot_rom_axi4_deburster_inShim_rff$D_OUT[73] ;
  assign bus_1_inputDest_2$wget =
	     2'd1 << mem0_controller_axi4_deburster_inShim_rff$D_OUT[73] ;
  assign bus_1_inputDest_3$wget = 2'd1 << uart0$slave_r_peek[73] ;
  always@(MUX_bus_1_toOutput_0_1$wset_1__SEL_1 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_1 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_2 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_3 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_2 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_4 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_3 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_5 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_4 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_6 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_7 or
	  MUX_bus_1_toOutput_0_1$wset_1__SEL_8)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_toOutput_0_1$wset_1__SEL_1:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_2:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_3:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_4:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_5:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_4;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_6:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_7:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_1_toOutput_0_1$wset_1__SEL_8:
	  bus_1_toOutput_0_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_4;
      default: bus_1_toOutput_0_1$wget =
		   74'h2AAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_1_toOutput_0_1$whas =
	     WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	     (bus_1_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0_1$wget[0] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[0] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	     (bus_1_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1_1$wget[0] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	     (bus_1_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_2$wget[0] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	     (bus_1_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_3$wget[0] ;
  always@(MUX_bus_1_toOutput_1_1$wset_1__SEL_1 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_1 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_2 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_3 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_2 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_4 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_3 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_5 or
	  MUX_bus_1_toDfltOutput_1$wset_1__VAL_4 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_6 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_7 or
	  MUX_bus_1_toOutput_1_1$wset_1__SEL_8)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_toOutput_1_1$wset_1__SEL_1:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_2:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_1;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_3:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_4:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_5:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_4;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_6:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_2;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_7:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_3;
      MUX_bus_1_toOutput_1_1$wset_1__SEL_8:
	  bus_1_toOutput_1_1$wget = MUX_bus_1_toDfltOutput_1$wset_1__VAL_4;
      default: bus_1_toOutput_1_1$wget =
		   74'h2AAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_1_toOutput_1_1$whas =
	     WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	     (bus_1_inputDest_0_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_0_1$wget[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 &&
	     (bus_1_moreFlits_1[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits_1[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_moreFlits_1[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	     (bus_1_inputDest_1_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1_1$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_1_1$wget[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	     (bus_1_inputDest_2$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_2$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_2$wget[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	     (bus_1_inputDest_3$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_3$wget[1] ? 2'd1 : 2'd0) ==
	     2'd1 &&
	     bus_1_inputDest_3$wget[1] ;
  assign bus_1_selectInput_0_1$wget =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2193 ?
	       (NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
		  IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2198 :
		  IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190) :
	       bus_1_arbiter_lastSelect_1 ;
  assign bus_1_selectInput_1_1$wget =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2193 ?
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2203 :
	       bus_1_arbiter_lastSelect_1_1 ;
  assign bus_1_selectInput_2$wget =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2193 ?
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2207 :
	       bus_1_arbiter_lastSelect_2 ;
  assign bus_1_selectInput_3$wget =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2193 ?
	       (NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
		  IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2210 :
		  IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2197) :
	       bus_1_arbiter_firstHot_1 ;
  assign core_mem_master_sig_awSig_src_dropWire$whas =
	     core$core_mem_master_aw_canPeek && master1_awready ;
  assign core_mem_master_sig_wSig_src_dropWire$whas =
	     core$core_mem_master_w_canPeek && master1_wready ;
  assign core_mem_master_sig_arSig_src_dropWire$whas =
	     core$core_mem_master_ar_canPeek && master1_arready ;
  assign bus_merged_0_doDrop$whas =
	     WILL_FIRE_RL_bus_input_follow_flit ||
	     WILL_FIRE_RL_bus_input_first_flit ;
  assign bus_merged_1_doDrop$whas =
	     WILL_FIRE_RL_bus_input_follow_flit_1 ||
	     WILL_FIRE_RL_bus_input_first_flit_1 ;
  assign boot_rom_axi4_deburster_inSerial_shim_awff_rv$port0__write_1 =
	     { 1'd1, boot_rom_axi4_deburster_inShim_awff$D_OUT } ;
  assign boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ?
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv$port0__write_1 :
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv ;
  assign boot_rom_axi4_deburster_inSerial_shim_awff_rv$EN_port1__write =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_forward_write_req &&
	     boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ;
  assign boot_rom_axi4_deburster_inSerial_shim_awff_rv$port2__read =
	     boot_rom_axi4_deburster_inSerial_shim_awff_rv$EN_port1__write ?
	       101'h0AAAAAAAAAAAAAAAAAAAAAAAAA :
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_wff_rv$port0__write_1 =
	     { 1'd1, boot_rom_axi4_deburster_inShim_wff$D_OUT } ;
  assign boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW ?
	       boot_rom_axi4_deburster_inSerial_shim_wff_rv$port0__write_1 :
	       boot_rom_axi4_deburster_inSerial_shim_wff_rv ;
  assign boot_rom_axi4_deburster_inSerial_shim_wff_rv$port2__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req ?
	       74'h0AAAAAAAAAAAAAAAAAA :
	       boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_bff_rv$port0__write_1 =
	     { 1'd1, boot_rom_axi4_deburster_flitReceived$port1__read[8:0] } ;
  assign boot_rom_axi4_deburster_inSerial_shim_bff_rv$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_produce_bresp ?
	       boot_rom_axi4_deburster_inSerial_shim_bff_rv$port0__write_1 :
	       boot_rom_axi4_deburster_inSerial_shim_bff_rv ;
  assign boot_rom_axi4_deburster_inSerial_shim_bff_rv$port2__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB ?
	       10'd170 :
	       boot_rom_axi4_deburster_inSerial_shim_bff_rv$port1__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_arff_rv$port0__write_1 =
	     { 1'd1, boot_rom_axi4_deburster_inShim_arff$D_OUT } ;
  assign boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR ?
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv$port0__write_1 :
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv ;
  assign boot_rom_axi4_deburster_inSerial_shim_arff_rv$EN_port1__write =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_forward_read_req &&
	     boot_rom_axi4_deburster_readsSent_port0__read__ETC___d155 ;
  assign boot_rom_axi4_deburster_inSerial_shim_arff_rv$port2__read =
	     boot_rom_axi4_deburster_inSerial_shim_arff_rv$EN_port1__write ?
	       101'h0AAAAAAAAAAAAAAAAAAAAAAAAA :
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_rff_rv$port0__write_1 =
	     { 1'd1,
	       boot_rom_axi4_deburster_outShim_rff$D_OUT[73:1],
	       boot_rom_axi4_deburster_lastReadRspFF$D_OUT } ;
  assign boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp ?
	       boot_rom_axi4_deburster_inSerial_shim_rff_rv$port0__write_1 :
	       boot_rom_axi4_deburster_inSerial_shim_rff_rv ;
  assign boot_rom_axi4_deburster_inSerial_shim_rff_rv$port2__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR ?
	       75'h2AAAAAAAAAAAAAAAAAA :
	       boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read ;
  assign boot_rom_axi4_deburster_inSerial_state$EN_port0__write =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ||
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR ;
  assign boot_rom_axi4_deburster_inSerial_state$port0__write_1 =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ?
	       2'd1 :
	       2'd2 ;
  assign boot_rom_axi4_deburster_inSerial_state$port1__read =
	     boot_rom_axi4_deburster_inSerial_state$EN_port0__write ?
	       boot_rom_axi4_deburster_inSerial_state$port0__write_1 :
	       boot_rom_axi4_deburster_inSerial_state ;
  assign boot_rom_axi4_deburster_inSerial_state$EN_port1__write =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW &&
	     boot_rom_axi4_deburster_inShim_wff$D_OUT[0] ||
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR &&
	     boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read[0] ||
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB ;
  assign boot_rom_axi4_deburster_inSerial_state$port1__write_1 =
	     (MUX_boot_rom_axi4_deburster_inSerial_state$port1__write_1__SEL_2 ||
	      WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB) ?
	       2'd0 :
	       2'd2 ;
  assign boot_rom_axi4_deburster_inSerial_state$port2__read =
	     boot_rom_axi4_deburster_inSerial_state$EN_port1__write ?
	       boot_rom_axi4_deburster_inSerial_state$port1__write_1 :
	       boot_rom_axi4_deburster_inSerial_state$port1__read ;
  assign boot_rom_axi4_deburster_writesSent$port0__write_1 =
	     boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ?
	       8'd0 :
	       x1__h6315 ;
  assign boot_rom_axi4_deburster_writesSent$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req ?
	       boot_rom_axi4_deburster_writesSent$port0__write_1 :
	       boot_rom_axi4_deburster_writesSent ;
  assign boot_rom_axi4_deburster_writesSent$port2__read =
	     CAN_FIRE_RL_rl_reset_start_initial ?
	       8'd0 :
	       boot_rom_axi4_deburster_writesSent$port1__read ;
  assign boot_rom_axi4_deburster_readsSent$port0__write_1 =
	     boot_rom_axi4_deburster_readsSent_port0__read__ETC___d155 ?
	       8'd0 :
	       x1__h7034 ;
  assign boot_rom_axi4_deburster_readsSent$port1__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_req ?
	       boot_rom_axi4_deburster_readsSent$port0__write_1 :
	       boot_rom_axi4_deburster_readsSent ;
  assign boot_rom_axi4_deburster_readsSent$port2__read =
	     CAN_FIRE_RL_rl_reset_start_initial ?
	       8'd0 :
	       boot_rom_axi4_deburster_readsSent$port1__read ;
  assign boot_rom_axi4_deburster_flitReceived$port0__write_1 =
	     { x__h6411,
	       boot_rom_axi4_deburster_outShim_bff$D_OUT[8:2],
	       (boot_rom_axi4_deburster_flitReceived[1:0] == 2'd1 ||
		boot_rom_axi4_deburster_flitReceived[1:0] == 2'd0 &&
		boot_rom_axi4_deburster_outShim_bff$D_OUT[1:0] != 2'd1 ||
		boot_rom_axi4_deburster_flitReceived[1:0] == 2'd3 &&
		boot_rom_axi4_deburster_outShim_bff$D_OUT[1:0] != 2'd1 &&
		boot_rom_axi4_deburster_outShim_bff$D_OUT[1:0] != 2'd0) ?
		 boot_rom_axi4_deburster_outShim_bff$D_OUT[1:0] :
		 boot_rom_axi4_deburster_flitReceived[1:0] } ;
  assign boot_rom_axi4_deburster_flitReceived$port1__read =
	     boot_rom_axi4_deburster_outShim_bff$EMPTY_N ?
	       boot_rom_axi4_deburster_flitReceived$port0__write_1 :
	       boot_rom_axi4_deburster_flitReceived ;
  assign boot_rom_axi4_deburster_flitReceived$port2__read =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_produce_bresp ?
	       18'd169 :
	       boot_rom_axi4_deburster_flitReceived$port1__read ;
  assign boot_rom_axi4_deburster_flitReceived$port3__read =
	     CAN_FIRE_RL_rl_reset_start_initial ?
	       18'd169 :
	       boot_rom_axi4_deburster_flitReceived$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port0__write_1 =
	     { 1'd1, mem0_controller_axi4_deburster_inShim_awff$D_OUT } ;
  assign mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ?
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port0__write_1 :
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv ;
  assign mem0_controller_axi4_deburster_inSerial_shim_awff_rv$EN_port1__write =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req &&
	     mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ;
  assign mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port2__read =
	     mem0_controller_axi4_deburster_inSerial_shim_awff_rv$EN_port1__write ?
	       101'h0AAAAAAAAAAAAAAAAAAAAAAAAA :
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port0__write_1 =
	     { 1'd1, mem0_controller_axi4_deburster_inShim_wff$D_OUT } ;
  assign mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW ?
	       mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port0__write_1 :
	       mem0_controller_axi4_deburster_inSerial_shim_wff_rv ;
  assign mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port2__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req ?
	       74'h0AAAAAAAAAAAAAAAAAA :
	       mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port0__write_1 =
	     { 1'd1,
	       mem0_controller_axi4_deburster_flitReceived$port1__read[8:0] } ;
  assign mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp ?
	       mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port0__write_1 :
	       mem0_controller_axi4_deburster_inSerial_shim_bff_rv ;
  assign mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port2__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB ?
	       10'd170 :
	       mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port1__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port0__write_1 =
	     { 1'd1, mem0_controller_axi4_deburster_inShim_arff$D_OUT } ;
  assign mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR ?
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port0__write_1 :
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv ;
  assign mem0_controller_axi4_deburster_inSerial_shim_arff_rv$EN_port1__write =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req &&
	     mem0_controller_axi4_deburster_readsSent_port0_ETC___d318 ;
  assign mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port2__read =
	     mem0_controller_axi4_deburster_inSerial_shim_arff_rv$EN_port1__write ?
	       101'h0AAAAAAAAAAAAAAAAAAAAAAAAA :
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port0__write_1 =
	     { 1'd1,
	       mem0_controller_axi4_deburster_outShim_rff$D_OUT[73:1],
	       mem0_controller_axi4_deburster_lastReadRspFF$D_OUT } ;
  assign mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp ?
	       mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port0__write_1 :
	       mem0_controller_axi4_deburster_inSerial_shim_rff_rv ;
  assign mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port2__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR ?
	       75'h2AAAAAAAAAAAAAAAAAA :
	       mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read ;
  assign mem0_controller_axi4_deburster_inSerial_state$EN_port0__write =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ||
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR ;
  assign mem0_controller_axi4_deburster_inSerial_state$port0__write_1 =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ?
	       2'd1 :
	       2'd2 ;
  assign mem0_controller_axi4_deburster_inSerial_state$port1__read =
	     mem0_controller_axi4_deburster_inSerial_state$EN_port0__write ?
	       mem0_controller_axi4_deburster_inSerial_state$port0__write_1 :
	       mem0_controller_axi4_deburster_inSerial_state ;
  assign mem0_controller_axi4_deburster_inSerial_state$EN_port1__write =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW &&
	     mem0_controller_axi4_deburster_inShim_wff$D_OUT[0] ||
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR &&
	     mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read[0] ||
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB ;
  assign mem0_controller_axi4_deburster_inSerial_state$port1__write_1 =
	     (MUX_mem0_controller_axi4_deburster_inSerial_state$port1__write_1__SEL_2 ||
	      WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB) ?
	       2'd0 :
	       2'd2 ;
  assign mem0_controller_axi4_deburster_inSerial_state$port2__read =
	     mem0_controller_axi4_deburster_inSerial_state$EN_port1__write ?
	       mem0_controller_axi4_deburster_inSerial_state$port1__write_1 :
	       mem0_controller_axi4_deburster_inSerial_state$port1__read ;
  assign mem0_controller_axi4_deburster_writesSent$port0__write_1 =
	     mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ?
	       8'd0 :
	       x1__h12779 ;
  assign mem0_controller_axi4_deburster_writesSent$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req ?
	       mem0_controller_axi4_deburster_writesSent$port0__write_1 :
	       mem0_controller_axi4_deburster_writesSent ;
  assign mem0_controller_axi4_deburster_writesSent$port2__read =
	     CAN_FIRE_RL_rl_reset_start_initial ?
	       8'd0 :
	       mem0_controller_axi4_deburster_writesSent$port1__read ;
  assign mem0_controller_axi4_deburster_readsSent$port0__write_1 =
	     mem0_controller_axi4_deburster_readsSent_port0_ETC___d318 ?
	       8'd0 :
	       x1__h13495 ;
  assign mem0_controller_axi4_deburster_readsSent$port1__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req ?
	       mem0_controller_axi4_deburster_readsSent$port0__write_1 :
	       mem0_controller_axi4_deburster_readsSent ;
  assign mem0_controller_axi4_deburster_readsSent$port2__read =
	     CAN_FIRE_RL_rl_reset_start_initial ?
	       8'd0 :
	       mem0_controller_axi4_deburster_readsSent$port1__read ;
  assign mem0_controller_axi4_deburster_flitReceived$port0__write_1 =
	     { x__h12875,
	       mem0_controller_axi4_deburster_outShim_bff$D_OUT[8:2],
	       (mem0_controller_axi4_deburster_flitReceived[1:0] == 2'd1 ||
		mem0_controller_axi4_deburster_flitReceived[1:0] == 2'd0 &&
		mem0_controller_axi4_deburster_outShim_bff$D_OUT[1:0] !=
		2'd1 ||
		mem0_controller_axi4_deburster_flitReceived[1:0] == 2'd3 &&
		mem0_controller_axi4_deburster_outShim_bff$D_OUT[1:0] !=
		2'd1 &&
		mem0_controller_axi4_deburster_outShim_bff$D_OUT[1:0] !=
		2'd0) ?
		 mem0_controller_axi4_deburster_outShim_bff$D_OUT[1:0] :
		 mem0_controller_axi4_deburster_flitReceived[1:0] } ;
  assign mem0_controller_axi4_deburster_flitReceived$port1__read =
	     mem0_controller_axi4_deburster_outShim_bff$EMPTY_N ?
	       mem0_controller_axi4_deburster_flitReceived$port0__write_1 :
	       mem0_controller_axi4_deburster_flitReceived ;
  assign mem0_controller_axi4_deburster_flitReceived$port2__read =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp ?
	       18'd169 :
	       mem0_controller_axi4_deburster_flitReceived$port1__read ;
  assign mem0_controller_axi4_deburster_flitReceived$port3__read =
	     CAN_FIRE_RL_rl_reset_start_initial ?
	       18'd169 :
	       mem0_controller_axi4_deburster_flitReceived$port2__read ;

  // register boot_rom_axi4_deburster_flitReceived
  assign boot_rom_axi4_deburster_flitReceived$D_IN =
	     boot_rom_axi4_deburster_flitReceived$port3__read ;
  assign boot_rom_axi4_deburster_flitReceived$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_inSerial_lastWasRead
  assign boot_rom_axi4_deburster_inSerial_lastWasRead$D_IN =
	     !WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ;
  assign boot_rom_axi4_deburster_inSerial_lastWasRead$EN =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ||
	     WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR ;

  // register boot_rom_axi4_deburster_inSerial_shim_arff_rv
  assign boot_rom_axi4_deburster_inSerial_shim_arff_rv$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_arff_rv$port2__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_arff_rv$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_inSerial_shim_awff_rv
  assign boot_rom_axi4_deburster_inSerial_shim_awff_rv$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_awff_rv$port2__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_awff_rv$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_inSerial_shim_bff_rv
  assign boot_rom_axi4_deburster_inSerial_shim_bff_rv$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_bff_rv$port2__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_bff_rv$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_inSerial_shim_rff_rv
  assign boot_rom_axi4_deburster_inSerial_shim_rff_rv$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_rff_rv$port2__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_rff_rv$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_inSerial_shim_wff_rv
  assign boot_rom_axi4_deburster_inSerial_shim_wff_rv$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_wff_rv$port2__read ;
  assign boot_rom_axi4_deburster_inSerial_shim_wff_rv$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_inSerial_state
  assign boot_rom_axi4_deburster_inSerial_state$D_IN =
	     boot_rom_axi4_deburster_inSerial_state$port2__read ;
  assign boot_rom_axi4_deburster_inSerial_state$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_readsSent
  assign boot_rom_axi4_deburster_readsSent$D_IN =
	     boot_rom_axi4_deburster_readsSent$port2__read ;
  assign boot_rom_axi4_deburster_readsSent$EN = 1'b1 ;

  // register boot_rom_axi4_deburster_writesSent
  assign boot_rom_axi4_deburster_writesSent$D_IN =
	     boot_rom_axi4_deburster_writesSent$port2__read ;
  assign boot_rom_axi4_deburster_writesSent$EN = 1'b1 ;

  // register bus_1_arbiter_firstHot
  assign bus_1_arbiter_firstHot$D_IN = bus_1_selectInput_1$wget ;
  assign bus_1_arbiter_firstHot$EN = CAN_FIRE_RL_bus_1_arbitrate ;

  // register bus_1_arbiter_firstHot_1
  assign bus_1_arbiter_firstHot_1$D_IN = bus_1_selectInput_3$wget ;
  assign bus_1_arbiter_firstHot_1$EN = CAN_FIRE_RL_bus_1_arbitrate_1 ;

  // register bus_1_arbiter_lastSelect
  assign bus_1_arbiter_lastSelect$D_IN = bus_1_selectInput_0$wget ;
  assign bus_1_arbiter_lastSelect$EN = CAN_FIRE_RL_bus_1_arbitrate ;

  // register bus_1_arbiter_lastSelect_1
  assign bus_1_arbiter_lastSelect_1$D_IN = bus_1_selectInput_0_1$wget ;
  assign bus_1_arbiter_lastSelect_1$EN = CAN_FIRE_RL_bus_1_arbitrate_1 ;

  // register bus_1_arbiter_lastSelect_1_1
  assign bus_1_arbiter_lastSelect_1_1$D_IN = bus_1_selectInput_1_1$wget ;
  assign bus_1_arbiter_lastSelect_1_1$EN = CAN_FIRE_RL_bus_1_arbitrate_1 ;

  // register bus_1_arbiter_lastSelect_2
  assign bus_1_arbiter_lastSelect_2$D_IN = bus_1_selectInput_2$wget ;
  assign bus_1_arbiter_lastSelect_2$EN = CAN_FIRE_RL_bus_1_arbitrate_1 ;

  // register bus_1_moreFlits
  assign bus_1_moreFlits$D_IN = 6'd10 ;
  assign bus_1_moreFlits$EN =
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 ||
	     WILL_FIRE_RL_bus_1_input_follow_flit ;

  // register bus_1_moreFlits_1
  always@(MUX_bus_1_moreFlits_1$write_1__SEL_1 or
	  MUX_bus_1_moreFlits_1$write_1__VAL_1 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_3 or
	  MUX_bus_1_moreFlits_1$write_1__VAL_3 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_5 or
	  MUX_bus_1_moreFlits_1$write_1__VAL_5 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_7 or
	  MUX_bus_1_moreFlits_1$write_1__VAL_7 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_2 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_4 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_6 or
	  MUX_bus_1_moreFlits_1$write_1__SEL_8)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_1_moreFlits_1$write_1__SEL_1:
	  bus_1_moreFlits_1$D_IN = MUX_bus_1_moreFlits_1$write_1__VAL_1;
      MUX_bus_1_moreFlits_1$write_1__SEL_3:
	  bus_1_moreFlits_1$D_IN = MUX_bus_1_moreFlits_1$write_1__VAL_3;
      MUX_bus_1_moreFlits_1$write_1__SEL_5:
	  bus_1_moreFlits_1$D_IN = MUX_bus_1_moreFlits_1$write_1__VAL_5;
      MUX_bus_1_moreFlits_1$write_1__SEL_7:
	  bus_1_moreFlits_1$D_IN = MUX_bus_1_moreFlits_1$write_1__VAL_7;
      MUX_bus_1_moreFlits_1$write_1__SEL_2 ||
      MUX_bus_1_moreFlits_1$write_1__SEL_4 ||
      MUX_bus_1_moreFlits_1$write_1__SEL_6 ||
      MUX_bus_1_moreFlits_1$write_1__SEL_8:
	  bus_1_moreFlits_1$D_IN = 7'd42;
      default: bus_1_moreFlits_1$D_IN = 7'b0101010 /* unspecified value */ ;
    endcase
  end
  assign bus_1_moreFlits_1$EN =
	     WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_1[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_1[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_2[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_2[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_3[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_3[1] ||
	     WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	     !MUX_bus_1_toDfltOutput_1$wset_1__VAL_4[1] ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 &&
	     MUX_bus_1_toDfltOutput_1$wset_1__VAL_4[1] ;

  // register bus_1_noRouteSlv_currentReq
  assign bus_1_noRouteSlv_currentReq$D_IN =
	     { bus_1_toDfltOutput$wget[0], bus_1_toDfltOutput$wget[99:1] } ;
  assign bus_1_noRouteSlv_currentReq$EN =
	     CAN_FIRE_RL_bus_1_dflt_output_selected ;

  // register bus_1_noRouteSlv_flitCount
  assign bus_1_noRouteSlv_flitCount$D_IN =
	     WILL_FIRE_RL_bus_1_dflt_output_selected ?
	       MUX_bus_1_noRouteSlv_flitCount$write_1__VAL_1 :
	       MUX_bus_1_noRouteSlv_flitCount$write_1__VAL_2 ;
  assign bus_1_noRouteSlv_flitCount$EN =
	     WILL_FIRE_RL_bus_1_dflt_output_selected ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_2 ||
	     WILL_FIRE_RL_bus_1_input_first_flit_2 ;

  // register bus_arbiter_firstHot
  assign bus_arbiter_firstHot$D_IN = bus_selectInput_1$wget ;
  assign bus_arbiter_firstHot$EN = CAN_FIRE_RL_bus_arbitrate ;

  // register bus_arbiter_firstHot_1
  assign bus_arbiter_firstHot_1$D_IN = bus_selectInput_3$wget ;
  assign bus_arbiter_firstHot_1$EN = CAN_FIRE_RL_bus_arbitrate_1 ;

  // register bus_arbiter_lastSelect
  assign bus_arbiter_lastSelect$D_IN = bus_selectInput_0$wget ;
  assign bus_arbiter_lastSelect$EN = CAN_FIRE_RL_bus_arbitrate ;

  // register bus_arbiter_lastSelect_1
  assign bus_arbiter_lastSelect_1$D_IN = bus_selectInput_0_1$wget ;
  assign bus_arbiter_lastSelect_1$EN = CAN_FIRE_RL_bus_arbitrate_1 ;

  // register bus_arbiter_lastSelect_1_1
  assign bus_arbiter_lastSelect_1_1$D_IN = bus_selectInput_1_1$wget ;
  assign bus_arbiter_lastSelect_1_1$EN = CAN_FIRE_RL_bus_arbitrate_1 ;

  // register bus_arbiter_lastSelect_2
  assign bus_arbiter_lastSelect_2$D_IN = bus_selectInput_2$wget ;
  assign bus_arbiter_lastSelect_2$EN = CAN_FIRE_RL_bus_arbitrate_1 ;

  // register bus_merged_0_flitLeft
  assign bus_merged_0_flitLeft$D_IN =
	     WILL_FIRE_RL_bus_merged_0_genFirst ?
	       bus_merged_0_awff$D_OUT[28:21] :
	       MUX_bus_merged_0_flitLeft$write_1__VAL_2 ;
  assign bus_merged_0_flitLeft$EN =
	     WILL_FIRE_RL_bus_merged_0_genFirst ||
	     WILL_FIRE_RL_bus_merged_0_genOther ;

  // register bus_merged_1_flitLeft
  assign bus_merged_1_flitLeft$D_IN =
	     WILL_FIRE_RL_bus_merged_1_genFirst ?
	       bus_merged_1_awff$D_OUT[28:21] :
	       MUX_bus_merged_1_flitLeft$write_1__VAL_2 ;
  assign bus_merged_1_flitLeft$EN =
	     WILL_FIRE_RL_bus_merged_1_genFirst ||
	     WILL_FIRE_RL_bus_merged_1_genOther ;

  // register bus_moreFlits
  always@(MUX_bus_moreFlits$write_1__SEL_1 or
	  MUX_bus_moreFlits$write_1__VAL_1 or
	  MUX_bus_moreFlits$write_1__SEL_3 or
	  MUX_bus_moreFlits$write_1__VAL_3 or
	  MUX_bus_moreFlits$write_1__SEL_2 or
	  MUX_bus_moreFlits$write_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_moreFlits$write_1__SEL_1:
	  bus_moreFlits$D_IN = MUX_bus_moreFlits$write_1__VAL_1;
      MUX_bus_moreFlits$write_1__SEL_3:
	  bus_moreFlits$D_IN = MUX_bus_moreFlits$write_1__VAL_3;
      MUX_bus_moreFlits$write_1__SEL_2 || MUX_bus_moreFlits$write_1__SEL_4:
	  bus_moreFlits$D_IN = 6'd10;
      default: bus_moreFlits$D_IN = 6'b101010 /* unspecified value */ ;
    endcase
  end
  assign bus_moreFlits$EN =
	     WILL_FIRE_RL_bus_input_first_flit &&
	     !MUX_bus_toDfltOutput$wset_1__VAL_1[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit &&
	     MUX_bus_toDfltOutput$wset_1__VAL_1[1] ||
	     WILL_FIRE_RL_bus_input_first_flit_1 &&
	     !MUX_bus_toDfltOutput$wset_1__VAL_2[1] ||
	     WILL_FIRE_RL_bus_input_follow_flit_1 &&
	     MUX_bus_toDfltOutput$wset_1__VAL_2[1] ;

  // register bus_moreFlits_1
  assign bus_moreFlits_1$D_IN = 7'd42 ;
  assign bus_moreFlits_1$EN =
	     WILL_FIRE_RL_bus_input_follow_flit_5 ||
	     WILL_FIRE_RL_bus_input_follow_flit_4 ||
	     WILL_FIRE_RL_bus_input_follow_flit_3 ||
	     WILL_FIRE_RL_bus_input_follow_flit_2 ;

  // register bus_noRouteSlv_awidReg
  assign bus_noRouteSlv_awidReg$D_IN = _theResult____h68887 ;
  assign bus_noRouteSlv_awidReg$EN = CAN_FIRE_RL_bus_dflt_output_selected ;

  // register bus_split_0_flitLeft
  assign bus_split_0_flitLeft$D_IN =
	     MUX_bus_split_0_flitLeft$write_1__SEL_1 ?
	       MUX_bus_split_0_flitLeft$write_1__VAL_1 :
	       bus_split_0_doPut$wget[101:94] ;
  assign bus_split_0_flitLeft$EN = bus_split_0_wug_putWire$whas ;

  // register bus_split_1_flitLeft
  assign bus_split_1_flitLeft$D_IN =
	     MUX_bus_split_1_flitLeft$write_1__SEL_1 ?
	       MUX_bus_split_1_flitLeft$write_1__VAL_1 :
	       bus_split_1_doPut$wget[101:94] ;
  assign bus_split_1_flitLeft$EN = bus_split_1_wug_putWire$whas ;

  // register bus_split_2_flitLeft
  assign bus_split_2_flitLeft$D_IN =
	     MUX_bus_split_2_flitLeft$write_1__SEL_1 ?
	       MUX_bus_split_2_flitLeft$write_1__VAL_1 :
	       bus_split_2_doPut$wget[101:94] ;
  assign bus_split_2_flitLeft$EN = bus_split_2_wug_putWire$whas ;

  // register mem0_controller_axi4_deburster_flitReceived
  assign mem0_controller_axi4_deburster_flitReceived$D_IN =
	     mem0_controller_axi4_deburster_flitReceived$port3__read ;
  assign mem0_controller_axi4_deburster_flitReceived$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_inSerial_lastWasRead
  assign mem0_controller_axi4_deburster_inSerial_lastWasRead$D_IN =
	     !WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ;
  assign mem0_controller_axi4_deburster_inSerial_lastWasRead$EN =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ||
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR ;

  // register mem0_controller_axi4_deburster_inSerial_shim_arff_rv
  assign mem0_controller_axi4_deburster_inSerial_shim_arff_rv$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_arff_rv$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_inSerial_shim_awff_rv
  assign mem0_controller_axi4_deburster_inSerial_shim_awff_rv$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_awff_rv$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_inSerial_shim_bff_rv
  assign mem0_controller_axi4_deburster_inSerial_shim_bff_rv$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_bff_rv$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_inSerial_shim_rff_rv
  assign mem0_controller_axi4_deburster_inSerial_shim_rff_rv$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_rff_rv$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_inSerial_shim_wff_rv
  assign mem0_controller_axi4_deburster_inSerial_shim_wff_rv$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_shim_wff_rv$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_inSerial_state
  assign mem0_controller_axi4_deburster_inSerial_state$D_IN =
	     mem0_controller_axi4_deburster_inSerial_state$port2__read ;
  assign mem0_controller_axi4_deburster_inSerial_state$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_readsSent
  assign mem0_controller_axi4_deburster_readsSent$D_IN =
	     mem0_controller_axi4_deburster_readsSent$port2__read ;
  assign mem0_controller_axi4_deburster_readsSent$EN = 1'b1 ;

  // register mem0_controller_axi4_deburster_writesSent
  assign mem0_controller_axi4_deburster_writesSent$D_IN =
	     mem0_controller_axi4_deburster_writesSent$port2__read ;
  assign mem0_controller_axi4_deburster_writesSent$EN = 1'b1 ;

  // register rg_state
  assign rg_state$D_IN = WILL_FIRE_RL_rl_reset_start_initial ? 2'd1 : 2'd2 ;
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_start_initial ||
	     WILL_FIRE_RL_rl_reset_complete_initial ;

  // submodule boot_rom
  assign boot_rom$set_addr_map_addr_base =
	     soc_map$m_boot_rom_addr_range[127:64] ;
  assign boot_rom$set_addr_map_addr_lim = addr_lim__h134402 ;
  assign boot_rom$slave_ar_put_val =
	     boot_rom_axi4_deburster_outShim_arff$D_OUT ;
  assign boot_rom$slave_aw_put_val =
	     boot_rom_axi4_deburster_outShim_awff$D_OUT ;
  assign boot_rom$slave_w_put_val =
	     boot_rom_axi4_deburster_outShim_wff$D_OUT ;
  assign boot_rom$EN_set_addr_map = CAN_FIRE_RL_rl_reset_complete_initial ;
  assign boot_rom$EN_slave_aw_put = CAN_FIRE_RL_ug_snk_1_doPut_1 ;
  assign boot_rom$EN_slave_w_put = CAN_FIRE_RL_ug_snk_1_1_doPut ;
  assign boot_rom$EN_slave_b_drop = CAN_FIRE_RL_ug_src_1_2_doDrop ;
  assign boot_rom$EN_slave_ar_put = CAN_FIRE_RL_ug_snk_1_3_doPut ;
  assign boot_rom$EN_slave_r_drop = CAN_FIRE_RL_ug_src_1_4_doDrop ;

  // submodule boot_rom_axi4_deburster_countWriteRspFF
  assign boot_rom_axi4_deburster_countWriteRspFF$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[28:21] ;
  assign boot_rom_axi4_deburster_countWriteRspFF$ENQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_forward_write_req &&
	     boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ;
  assign boot_rom_axi4_deburster_countWriteRspFF$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_produce_bresp ;
  assign boot_rom_axi4_deburster_countWriteRspFF$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_inShim_arff
  assign boot_rom_axi4_deburster_inShim_arff$D_IN =
	     { bus_1_toOutput_0$wget[0], bus_1_toOutput_0$wget[99:1] } ;
  assign boot_rom_axi4_deburster_inShim_arff$ENQ =
	     CAN_FIRE_RL_bus_1_output_selected ;
  assign boot_rom_axi4_deburster_inShim_arff$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAR ;
  assign boot_rom_axi4_deburster_inShim_arff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_inShim_awff
  assign boot_rom_axi4_deburster_inShim_awff$D_IN =
	     bus_split_0_doPut$wget[172:73] ;
  assign boot_rom_axi4_deburster_inShim_awff$ENQ =
	     CAN_FIRE_RL_bus_split_0_awug_doPut ;
  assign boot_rom_axi4_deburster_inShim_awff$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeAW ;
  assign boot_rom_axi4_deburster_inShim_awff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_inShim_bff
  assign boot_rom_axi4_deburster_inShim_bff$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_bff_rv$port1__read[8:0] ;
  assign boot_rom_axi4_deburster_inShim_bff$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB ;
  assign boot_rom_axi4_deburster_inShim_bff$DEQ =
	     WILL_FIRE_RL_bus_input_follow_flit_3 ||
	     WILL_FIRE_RL_bus_input_first_flit_3 ;
  assign boot_rom_axi4_deburster_inShim_bff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_inShim_rff
  assign boot_rom_axi4_deburster_inShim_rff$D_IN =
	     boot_rom_axi4_deburster_inSerial_shim_rff_rv$port1__read[73:0] ;
  assign boot_rom_axi4_deburster_inShim_rff$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR ;
  assign boot_rom_axi4_deburster_inShim_rff$DEQ =
	     WILL_FIRE_RL_bus_1_input_follow_flit_3 ||
	     WILL_FIRE_RL_bus_1_input_first_flit_3 ;
  assign boot_rom_axi4_deburster_inShim_rff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_inShim_wff
  assign boot_rom_axi4_deburster_inShim_wff$D_IN =
	     bus_split_0_doPut$wget[72:0] ;
  assign boot_rom_axi4_deburster_inShim_wff$ENQ =
	     CAN_FIRE_RL_bus_split_0_wug_doPut ;
  assign boot_rom_axi4_deburster_inShim_wff$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeW ;
  assign boot_rom_axi4_deburster_inShim_wff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_lastReadRspFF
  assign boot_rom_axi4_deburster_lastReadRspFF$D_IN =
	     boot_rom_axi4_deburster_readsSent_port0__read__ETC___d155 ;
  assign boot_rom_axi4_deburster_lastReadRspFF$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_req ;
  assign boot_rom_axi4_deburster_lastReadRspFF$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp ;
  assign boot_rom_axi4_deburster_lastReadRspFF$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_outShim_arff
  assign boot_rom_axi4_deburster_outShim_arff$D_IN =
	     { boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[99:93],
	       x_araddr__h6708,
	       8'd0,
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[20:18],
	       2'd0,
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[15:0] } ;
  assign boot_rom_axi4_deburster_outShim_arff$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_req ;
  assign boot_rom_axi4_deburster_outShim_arff$DEQ =
	     CAN_FIRE_RL_ug_src_1_3_doDrop ;
  assign boot_rom_axi4_deburster_outShim_arff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_outShim_awff
  assign boot_rom_axi4_deburster_outShim_awff$D_IN =
	     { boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[99:93],
	       x_awaddr__h5946,
	       8'd0,
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[20:18],
	       2'd0,
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[15:0] } ;
  assign boot_rom_axi4_deburster_outShim_awff$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req ;
  assign boot_rom_axi4_deburster_outShim_awff$DEQ =
	     CAN_FIRE_RL_ug_src_1_doDrop_1 ;
  assign boot_rom_axi4_deburster_outShim_awff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_outShim_bff
  assign boot_rom_axi4_deburster_outShim_bff$D_IN = boot_rom$slave_b_peek ;
  assign boot_rom_axi4_deburster_outShim_bff$ENQ =
	     CAN_FIRE_RL_ug_snk_1_2_doPut ;
  assign boot_rom_axi4_deburster_outShim_bff$DEQ =
	     boot_rom_axi4_deburster_outShim_bff$EMPTY_N ;
  assign boot_rom_axi4_deburster_outShim_bff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_outShim_rff
  assign boot_rom_axi4_deburster_outShim_rff$D_IN = boot_rom$slave_r_peek ;
  assign boot_rom_axi4_deburster_outShim_rff$ENQ =
	     CAN_FIRE_RL_ug_snk_1_4_doPut ;
  assign boot_rom_axi4_deburster_outShim_rff$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_read_rsp ;
  assign boot_rom_axi4_deburster_outShim_rff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule boot_rom_axi4_deburster_outShim_wff
  assign boot_rom_axi4_deburster_outShim_wff$D_IN =
	     { boot_rom_axi4_deburster_inSerial_shim_wff_rv$port1__read[72:1],
	       1'd1 } ;
  assign boot_rom_axi4_deburster_outShim_wff$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_forward_write_req ;
  assign boot_rom_axi4_deburster_outShim_wff$DEQ =
	     CAN_FIRE_RL_ug_src_1_1_doDrop ;
  assign boot_rom_axi4_deburster_outShim_wff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule bus_merged_0_awff
  assign bus_merged_0_awff$D_IN = bus_merged_0_awug_peekWire$wget ;
  assign bus_merged_0_awff$ENQ = CAN_FIRE_RL_bus_merged_0_awFlit ;
  assign bus_merged_0_awff$DEQ = CAN_FIRE_RL_bus_merged_0_genFirst ;
  assign bus_merged_0_awff$CLR = 1'b0 ;

  // submodule bus_merged_0_wff
  assign bus_merged_0_wff$D_IN = core$cpu_imem_master_w_peek ;
  assign bus_merged_0_wff$ENQ = CAN_FIRE_RL_bus_merged_0_wFlit ;
  assign bus_merged_0_wff$DEQ =
	     WILL_FIRE_RL_bus_merged_0_genOther ||
	     WILL_FIRE_RL_bus_merged_0_genFirst ;
  assign bus_merged_0_wff$CLR = 1'b0 ;

  // submodule bus_merged_1_awff
  assign bus_merged_1_awff$D_IN = core$core_mem_master_aw_peek ;
  assign bus_merged_1_awff$ENQ = CAN_FIRE_RL_bus_merged_1_awFlit ;
  assign bus_merged_1_awff$DEQ = CAN_FIRE_RL_bus_merged_1_genFirst ;
  assign bus_merged_1_awff$CLR = 1'b0 ;

  // submodule bus_merged_1_wff
  assign bus_merged_1_wff$D_IN = core$core_mem_master_w_peek ;
  assign bus_merged_1_wff$ENQ = CAN_FIRE_RL_bus_merged_1_wFlit ;
  assign bus_merged_1_wff$DEQ =
	     WILL_FIRE_RL_bus_merged_1_genOther ||
	     WILL_FIRE_RL_bus_merged_1_genFirst ;
  assign bus_merged_1_wff$CLR = 1'b0 ;

  // submodule bus_noRouteSlv_rspFF
  assign bus_noRouteSlv_rspFF$D_IN = { _theResult____h68887, 2'd3 } ;
  assign bus_noRouteSlv_rspFF$ENQ =
	     WILL_FIRE_RL_bus_dflt_output_selected &&
	     bus_toDfltOutput$wget[1] ;
  assign bus_noRouteSlv_rspFF$DEQ =
	     WILL_FIRE_RL_bus_input_follow_flit_2 ||
	     WILL_FIRE_RL_bus_input_first_flit_2 ;
  assign bus_noRouteSlv_rspFF$CLR = 1'b0 ;

  // submodule core
  assign core$cms_ifc_halt_cpu_state = cms_ifc_halt_cpu_state ;
  assign core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear =
	     uart0$intr ;
  assign core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_mem_master_b_put_val =
	     WILL_FIRE_RL_core_mem_master_sig_bSig_snk_doPut ?
	       MUX_core$core_mem_master_b_put_1__VAL_1 :
	       bus_toOutput_1_1$wget[8:1] ;
  assign core$core_mem_master_r_put_val =
	     WILL_FIRE_RL_core_mem_master_sig_rSig_snk_doPut ?
	       MUX_core$core_mem_master_r_put_1__VAL_1 :
	       bus_1_toOutput_1_1$wget[73:1] ;
  assign core$cpu_imem_master_b_put_val =
	     { bus_toOutput_0_1wget_BITS_8_TO_3__q1[4:0],
	       bus_toOutput_0_1$wget[2:1] } ;
  assign core$cpu_imem_master_r_put_val =
	     { bus_1_toOutput_0_1wget_BITS_73_TO_68__q2[4:0],
	       bus_1_toOutput_0_1$wget[67:1] } ;
  assign core$cpu_reset_server_request_put = 1'd1 ;
  assign core$dma_server_ar_put_val = 99'h0 ;
  assign core$dma_server_aw_put_val = 99'h0 ;
  assign core$dma_server_w_put_val = 577'h0 ;
  assign core$nmi_req_set_not_clear = 1'd0 ;
  assign core$set_verbosity_logdelay = set_verbosity_logdelay ;
  assign core$set_verbosity_verbosity = set_verbosity_verbosity ;
  assign core$set_watch_tohost_tohost_addr = set_watch_tohost_tohost_addr ;
  assign core$set_watch_tohost_watch_tohost = set_watch_tohost_watch_tohost ;
  assign core$EN_cpu_reset_server_request_put =
	     CAN_FIRE_RL_rl_reset_start_initial ;
  assign core$EN_cpu_reset_server_response_get =
	     CAN_FIRE_RL_rl_reset_complete_initial ;
  assign core$EN_cpu_imem_master_aw_drop =
	     CAN_FIRE_RL_bus_merged_0_awug_doDrop ;
  assign core$EN_cpu_imem_master_w_drop =
	     CAN_FIRE_RL_bus_merged_0_wug_doDrop ;
  assign core$EN_cpu_imem_master_b_put = CAN_FIRE_RL_bus_output_selected_3 ;
  assign core$EN_cpu_imem_master_ar_drop =
	     WILL_FIRE_RL_bus_1_input_follow_flit ||
	     WILL_FIRE_RL_bus_1_input_first_flit ;
  assign core$EN_cpu_imem_master_r_put = CAN_FIRE_RL_bus_1_output_selected_3 ;
  assign core$EN_core_mem_master_aw_drop =
	     WILL_FIRE_RL_bus_merged_1_awug_doDrop ||
	     WILL_FIRE_RL_core_mem_master_sig_awSig_src_doDrop ;
  assign core$EN_core_mem_master_w_drop =
	     WILL_FIRE_RL_bus_merged_1_wug_doDrop ||
	     WILL_FIRE_RL_core_mem_master_sig_wSig_src_doDrop ;
  assign core$EN_core_mem_master_b_put =
	     WILL_FIRE_RL_core_mem_master_sig_bSig_snk_doPut ||
	     WILL_FIRE_RL_bus_output_selected_4 ;
  assign core$EN_core_mem_master_ar_drop =
	     WILL_FIRE_RL_core_mem_master_sig_arSig_src_doDrop ||
	     WILL_FIRE_RL_bus_1_input_follow_flit_1 ||
	     WILL_FIRE_RL_bus_1_input_first_flit_1 ;
  assign core$EN_core_mem_master_r_put =
	     WILL_FIRE_RL_core_mem_master_sig_rSig_snk_doPut ||
	     WILL_FIRE_RL_bus_1_output_selected_4 ;
  assign core$EN_dma_server_aw_put = 1'b0 ;
  assign core$EN_dma_server_w_put = 1'b0 ;
  assign core$EN_dma_server_b_drop = CAN_FIRE_RL_ug_src_2_doDrop ;
  assign core$EN_dma_server_ar_put = 1'b0 ;
  assign core$EN_dma_server_r_drop = CAN_FIRE_RL_ug_src_4_doDrop ;
  assign core$EN_set_verbosity = EN_set_verbosity ;
  assign core$EN_set_watch_tohost = EN_set_watch_tohost ;
  assign core$EN_ma_ddr4_ready = EN_ma_ddr4_ready ;
  assign core$EN_cms_ifc_halt_cpu = EN_cms_ifc_halt_cpu ;

  // submodule mem0_controller
  assign mem0_controller$set_addr_map_addr_base =
	     soc_map$m_mem0_controller_addr_range[127:64] ;
  assign mem0_controller$set_addr_map_addr_lim = addr_lim__h134430 ;
  assign mem0_controller$set_watch_tohost_tohost_addr = 64'h0 ;
  assign mem0_controller$set_watch_tohost_watch_tohost = 1'b0 ;
  assign mem0_controller$slave_ar_put_val =
	     mem0_controller_axi4_deburster_outShim_arff$D_OUT ;
  assign mem0_controller$slave_aw_put_val =
	     mem0_controller_axi4_deburster_outShim_awff$D_OUT ;
  assign mem0_controller$slave_w_put_val =
	     mem0_controller_axi4_deburster_outShim_wff$D_OUT ;
  assign mem0_controller$to_raw_mem_response_put = to_raw_mem_response_put ;
  assign mem0_controller$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start_initial ;
  assign mem0_controller$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete_initial ;
  assign mem0_controller$EN_set_addr_map =
	     CAN_FIRE_RL_rl_reset_complete_initial ;
  assign mem0_controller$EN_slave_aw_put = CAN_FIRE_RL_ug_snk_2_doPut_1 ;
  assign mem0_controller$EN_slave_w_put = CAN_FIRE_RL_ug_snk_2_1_doPut ;
  assign mem0_controller$EN_slave_b_drop = CAN_FIRE_RL_ug_src_2_2_doDrop ;
  assign mem0_controller$EN_slave_ar_put = CAN_FIRE_RL_ug_snk_2_3_doPut ;
  assign mem0_controller$EN_slave_r_drop = CAN_FIRE_RL_ug_src_2_4_doDrop ;
  assign mem0_controller$EN_to_raw_mem_request_get =
	     EN_to_raw_mem_request_get ;
  assign mem0_controller$EN_to_raw_mem_response_put =
	     EN_to_raw_mem_response_put ;
  assign mem0_controller$EN_set_watch_tohost = 1'b0 ;

  // submodule mem0_controller_axi4_deburster_countWriteRspFF
  assign mem0_controller_axi4_deburster_countWriteRspFF$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[28:21] ;
  assign mem0_controller_axi4_deburster_countWriteRspFF$ENQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req &&
	     mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read[0] ;
  assign mem0_controller_axi4_deburster_countWriteRspFF$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_produce_bresp ;
  assign mem0_controller_axi4_deburster_countWriteRspFF$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_inShim_arff
  assign mem0_controller_axi4_deburster_inShim_arff$D_IN =
	     { bus_1_toOutput_1$wget[0], bus_1_toOutput_1$wget[99:1] } ;
  assign mem0_controller_axi4_deburster_inShim_arff$ENQ =
	     CAN_FIRE_RL_bus_1_output_selected_1 ;
  assign mem0_controller_axi4_deburster_inShim_arff$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAR ;
  assign mem0_controller_axi4_deburster_inShim_arff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_inShim_awff
  assign mem0_controller_axi4_deburster_inShim_awff$D_IN =
	     bus_split_1_doPut$wget[172:73] ;
  assign mem0_controller_axi4_deburster_inShim_awff$ENQ =
	     CAN_FIRE_RL_bus_split_1_awug_doPut ;
  assign mem0_controller_axi4_deburster_inShim_awff$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeAW ;
  assign mem0_controller_axi4_deburster_inShim_awff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_inShim_bff
  assign mem0_controller_axi4_deburster_inShim_bff$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_bff_rv$port1__read[8:0] ;
  assign mem0_controller_axi4_deburster_inShim_bff$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB ;
  assign mem0_controller_axi4_deburster_inShim_bff$DEQ =
	     WILL_FIRE_RL_bus_input_follow_flit_4 ||
	     WILL_FIRE_RL_bus_input_first_flit_4 ;
  assign mem0_controller_axi4_deburster_inShim_bff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_inShim_rff
  assign mem0_controller_axi4_deburster_inShim_rff$D_IN =
	     mem0_controller_axi4_deburster_inSerial_shim_rff_rv$port1__read[73:0] ;
  assign mem0_controller_axi4_deburster_inShim_rff$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR ;
  assign mem0_controller_axi4_deburster_inShim_rff$DEQ =
	     WILL_FIRE_RL_bus_1_input_follow_flit_4 ||
	     WILL_FIRE_RL_bus_1_input_first_flit_4 ;
  assign mem0_controller_axi4_deburster_inShim_rff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_inShim_wff
  assign mem0_controller_axi4_deburster_inShim_wff$D_IN =
	     bus_split_1_doPut$wget[72:0] ;
  assign mem0_controller_axi4_deburster_inShim_wff$ENQ =
	     CAN_FIRE_RL_bus_split_1_wug_doPut ;
  assign mem0_controller_axi4_deburster_inShim_wff$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeW ;
  assign mem0_controller_axi4_deburster_inShim_wff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_lastReadRspFF
  assign mem0_controller_axi4_deburster_lastReadRspFF$D_IN =
	     mem0_controller_axi4_deburster_readsSent_port0_ETC___d318 ;
  assign mem0_controller_axi4_deburster_lastReadRspFF$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req ;
  assign mem0_controller_axi4_deburster_lastReadRspFF$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp ;
  assign mem0_controller_axi4_deburster_lastReadRspFF$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_outShim_arff
  assign mem0_controller_axi4_deburster_outShim_arff$D_IN =
	     { mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[99:93],
	       x_araddr__h13169,
	       8'd0,
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[20:18],
	       2'd0,
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[15:0] } ;
  assign mem0_controller_axi4_deburster_outShim_arff$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_req ;
  assign mem0_controller_axi4_deburster_outShim_arff$DEQ =
	     CAN_FIRE_RL_ug_src_2_3_doDrop ;
  assign mem0_controller_axi4_deburster_outShim_arff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_outShim_awff
  assign mem0_controller_axi4_deburster_outShim_awff$D_IN =
	     { mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[99:93],
	       x_awaddr__h12416,
	       8'd0,
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[20:18],
	       2'd0,
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[15:0] } ;
  assign mem0_controller_axi4_deburster_outShim_awff$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req ;
  assign mem0_controller_axi4_deburster_outShim_awff$DEQ =
	     CAN_FIRE_RL_ug_src_2_doDrop_1 ;
  assign mem0_controller_axi4_deburster_outShim_awff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_outShim_bff
  assign mem0_controller_axi4_deburster_outShim_bff$D_IN =
	     mem0_controller$slave_b_peek ;
  assign mem0_controller_axi4_deburster_outShim_bff$ENQ =
	     CAN_FIRE_RL_ug_snk_2_2_doPut ;
  assign mem0_controller_axi4_deburster_outShim_bff$DEQ =
	     mem0_controller_axi4_deburster_outShim_bff$EMPTY_N ;
  assign mem0_controller_axi4_deburster_outShim_bff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_outShim_rff
  assign mem0_controller_axi4_deburster_outShim_rff$D_IN =
	     mem0_controller$slave_r_peek ;
  assign mem0_controller_axi4_deburster_outShim_rff$ENQ =
	     CAN_FIRE_RL_ug_snk_2_4_doPut ;
  assign mem0_controller_axi4_deburster_outShim_rff$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_read_rsp ;
  assign mem0_controller_axi4_deburster_outShim_rff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule mem0_controller_axi4_deburster_outShim_wff
  assign mem0_controller_axi4_deburster_outShim_wff$D_IN =
	     { mem0_controller_axi4_deburster_inSerial_shim_wff_rv$port1__read[72:1],
	       1'd1 } ;
  assign mem0_controller_axi4_deburster_outShim_wff$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_forward_write_req ;
  assign mem0_controller_axi4_deburster_outShim_wff$DEQ =
	     CAN_FIRE_RL_ug_src_2_1_doDrop ;
  assign mem0_controller_axi4_deburster_outShim_wff$CLR =
	     CAN_FIRE_RL_rl_reset_start_initial ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule uart0
  assign uart0$put_from_console_put = put_from_console_put ;
  assign uart0$set_addr_map_addr_base = soc_map$m_uart0_addr_range[127:64] ;
  assign uart0$set_addr_map_addr_lim = addr_lim__h134456 ;
  assign uart0$slave_ar_put_val =
	     { bus_1_toOutput_2$wget[0], bus_1_toOutput_2$wget[99:1] } ;
  assign uart0$slave_aw_put_val = bus_split_2_doPut$wget[172:73] ;
  assign uart0$slave_w_put_val = bus_split_2_doPut$wget[72:0] ;
  assign uart0$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start_initial ;
  assign uart0$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete_initial ;
  assign uart0$EN_set_addr_map = CAN_FIRE_RL_rl_reset_complete_initial ;
  assign uart0$EN_slave_aw_put = CAN_FIRE_RL_bus_split_2_awug_doPut ;
  assign uart0$EN_slave_w_put = CAN_FIRE_RL_bus_split_2_wug_doPut ;
  assign uart0$EN_slave_b_drop =
	     WILL_FIRE_RL_bus_input_follow_flit_5 ||
	     WILL_FIRE_RL_bus_input_first_flit_5 ;
  assign uart0$EN_slave_ar_put = CAN_FIRE_RL_bus_1_output_selected_2 ;
  assign uart0$EN_slave_r_drop =
	     WILL_FIRE_RL_bus_1_input_follow_flit_5 ||
	     WILL_FIRE_RL_bus_1_input_first_flit_5 ;
  assign uart0$EN_get_to_console_get = EN_get_to_console_get ;
  assign uart0$EN_put_from_console_put = EN_put_from_console_put ;

  // remaining internal signals
  assign IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063 =
	     (!bus_1_inputDest_0_1$wget[0] ||
	      !core$cpu_imem_master_r_canPut) ?
	       bus_1_inputDest_0_1$wget[1] && core$core_mem_master_r_canPut :
	       bus_1_inputDest_0_1$wget[0] ;
  assign IF_IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_ETC___d1834 =
	     (!bus_1_inputDest_0$wget[0] ||
	      !boot_rom_axi4_deburster_inShim_arff$FULL_N) ?
	       ((!bus_1_inputDest_0$wget[1] ||
		 !mem0_controller_axi4_deburster_inShim_arff$FULL_N) ?
		  bus_1_inputDest_0$wget[2] && uart0$slave_ar_canPut :
		  bus_1_inputDest_0$wget[1]) :
	       bus_1_inputDest_0$wget[0] ;
  assign IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_1_i_ETC___d1882 =
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 ||
	     bus_1_noRouteSlv_flitCount != 9'd0 ;
  assign IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078 =
	     (!bus_1_inputDest_1_1$wget[0] ||
	      !core$cpu_imem_master_r_canPut) ?
	       bus_1_inputDest_1_1$wget[1] && core$core_mem_master_r_canPut :
	       bus_1_inputDest_1_1$wget[0] ;
  assign IF_IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_ETC___d1864 =
	     (!bus_1_inputDest_1$wget[0] ||
	      !boot_rom_axi4_deburster_inShim_arff$FULL_N) ?
	       ((!bus_1_inputDest_1$wget[1] ||
		 !mem0_controller_axi4_deburster_inShim_arff$FULL_N) ?
		  bus_1_inputDest_1$wget[2] && uart0$slave_ar_canPut :
		  bus_1_inputDest_1$wget[1]) :
	       bus_1_inputDest_1$wget[0] ;
  assign IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_1_i_ETC___d1896 =
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 ||
	     bus_1_noRouteSlv_flitCount != 9'd0 ;
  assign IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094 =
	     (!bus_1_inputDest_2$wget[0] || !core$cpu_imem_master_r_canPut) ?
	       bus_1_inputDest_2$wget[1] && core$core_mem_master_r_canPut :
	       bus_1_inputDest_2$wget[0] ;
  assign IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109 =
	     (!bus_1_inputDest_3$wget[0] || !core$cpu_imem_master_r_canPut) ?
	       bus_1_inputDest_3$wget[1] && core$core_mem_master_r_canPut :
	       bus_1_inputDest_3$wget[0] ;
  assign IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422 =
	     (!bus_inputDest_0_1$wget[0] || !core$cpu_imem_master_b_canPut) ?
	       bus_inputDest_0_1$wget[1] && core$core_mem_master_b_canPut :
	       bus_inputDest_0_1$wget[0] ;
  assign IF_IF_bus_inputDest_0_whas__127_THEN_NOT_bus_i_ETC___d1167 =
	     (!bus_inputDest_0$wget[0] ||
	      !IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118) ?
	       ((!bus_inputDest_0$wget[1] ||
		 !IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120) ?
		  bus_inputDest_0$wget[2] &&
		  IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122 :
		  bus_inputDest_0$wget[1]) :
	       bus_inputDest_0$wget[0] ;
  assign IF_IF_bus_inputDest_0_whas__127_THEN_bus_input_ETC___d1215 =
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 ||
	     !bus_noRouteSlv_rspFF$FULL_N ;
  assign IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437 =
	     (!bus_inputDest_1_1$wget[0] || !core$cpu_imem_master_b_canPut) ?
	       bus_inputDest_1_1$wget[1] && core$core_mem_master_b_canPut :
	       bus_inputDest_1_1$wget[0] ;
  assign IF_IF_bus_inputDest_1_whas__173_THEN_NOT_bus_i_ETC___d1197 =
	     (!bus_inputDest_1$wget[0] ||
	      !IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118) ?
	       ((!bus_inputDest_1$wget[1] ||
		 !IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120) ?
		  bus_inputDest_1$wget[2] &&
		  IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122 :
		  bus_inputDest_1$wget[1]) :
	       bus_inputDest_1$wget[0] ;
  assign IF_IF_bus_inputDest_1_whas__173_THEN_bus_input_ETC___d1229 =
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) ==
	     2'd1 ||
	     !bus_noRouteSlv_rspFF$FULL_N ;
  assign IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453 =
	     (!bus_inputDest_2$wget[0] || !core$cpu_imem_master_b_canPut) ?
	       bus_inputDest_2$wget[1] && core$core_mem_master_b_canPut :
	       bus_inputDest_2$wget[0] ;
  assign IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468 =
	     (!bus_inputDest_3$wget[0] || !core$cpu_imem_master_b_canPut) ?
	       bus_inputDest_3$wget[1] && core$core_mem_master_b_canPut :
	       bus_inputDest_3$wget[0] ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2166 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2157 :
	       !uart0$slave_r_canPeek ||
	       IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_1__ETC___d2164 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2169 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2168 :
	       !mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_1__ETC___d2138 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2171 :
	       !boot_rom_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_bus__ETC___d2146 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2174 :
	       !(bus_1_noRouteSlv_flitCount != 9'd0) ||
	       IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_bus__ETC___d2155 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2178 =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2166 &&
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2169 &&
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 &&
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2181 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2180 :
	       uart0$slave_r_canPeek &&
	       IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2183 :
	       mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2186 :
	       boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2189 :
	       bus_1_noRouteSlv_flitCount != 9'd0 &&
	       IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2193 =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2181 ||
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184 ||
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187 ||
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2197 =
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2169 &&
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 &&
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	     IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2181 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2203 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2202 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187 ;
  assign IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2207 =
	     NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 ?
	       IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2206 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184 ;
  assign IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1904 =
	     (!bus_1_arbiter_firstHot && bus_1_arbiter_lastSelect) ?
	       !core$cpu_imem_master_ar_canPeek ||
	       IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_1_i_ETC___d1882 &&
	       IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_1__ETC___d1890 :
	       !core$core_mem_master_ar_canPeek ||
	       IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_1_i_ETC___d1896 &&
	       IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_1__ETC___d1901 ;
  assign IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1905 =
	     (!bus_1_arbiter_firstHot && bus_1_arbiter_lastSelect) ?
	       !core$core_mem_master_ar_canPeek ||
	       IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_1_i_ETC___d1896 &&
	       IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_1__ETC___d1901 :
	       !core$cpu_imem_master_ar_canPeek ||
	       IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_1_i_ETC___d1882 &&
	       IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_1__ETC___d1890 ;
  assign IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1907 =
	     (!bus_1_arbiter_firstHot && bus_1_arbiter_lastSelect) ?
	       core$cpu_imem_master_ar_canPeek &&
	       (NOT_IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_ETC___d1812 ||
		IF_IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_ETC___d1834) :
	       core$core_mem_master_ar_canPeek &&
	       (NOT_IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_ETC___d1855 ||
		IF_IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_ETC___d1864) ;
  assign IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1908 =
	     (!bus_1_arbiter_firstHot && bus_1_arbiter_lastSelect) ?
	       core$core_mem_master_ar_canPeek &&
	       (NOT_IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_ETC___d1855 ||
		IF_IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_ETC___d1864) :
	       core$cpu_imem_master_ar_canPeek &&
	       (NOT_IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_ETC___d1812 ||
		IF_IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_ETC___d1834) ;
  assign IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1911 =
	     (!bus_1_arbiter_firstHot && bus_1_arbiter_lastSelect) ?
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1905 &&
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1907 :
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1908 ;
  assign IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1913 =
	     (!bus_1_arbiter_firstHot && bus_1_arbiter_lastSelect) ?
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1908 :
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1905 &&
	       IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1907 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2148 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       !mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_1__ETC___d2138 :
	       !boot_rom_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_bus__ETC___d2146 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2167 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       !boot_rom_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_bus__ETC___d2146 :
	       !(bus_1_noRouteSlv_flitCount != 9'd0) ||
	       IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_bus__ETC___d2155 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2170 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       !(bus_1_noRouteSlv_flitCount != 9'd0) ||
	       IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_bus__ETC___d2155 :
	       !uart0$slave_r_canPeek ||
	       IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_1__ETC___d2164 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2173 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       !uart0$slave_r_canPeek ||
	       IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_1__ETC___d2164 :
	       !mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_1__ETC___d2138 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2179 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094 :
	       boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2182 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078 :
	       bus_1_noRouteSlv_flitCount != 9'd0 &&
	       IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2185 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       bus_1_noRouteSlv_flitCount != 9'd0 &&
	       IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063 :
	       uart0$slave_r_canPeek &&
	       IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2188 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       uart0$slave_r_canPeek &&
	       IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109 :
	       mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2196 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2201 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2197 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2205 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2197 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2209 =
	     (!bus_1_arbiter_lastSelect_1_1 && bus_1_arbiter_lastSelect_1) ?
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2157 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2148 :
	       !(bus_1_noRouteSlv_flitCount != 9'd0) ||
	       IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_bus__ETC___d2155 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2168 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2167 :
	       !uart0$slave_r_canPeek ||
	       IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_1__ETC___d2164 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2171 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2170 :
	       !mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_1__ETC___d2138 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2174 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2173 :
	       !boot_rom_axi4_deburster_inShim_rff$EMPTY_N ||
	       IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_bus__ETC___d2146 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2180 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2179 :
	       bus_1_noRouteSlv_flitCount != 9'd0 &&
	       IF_IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_b_ETC___d2063 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2183 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2182 :
	       uart0$slave_r_canPeek &&
	       IF_IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_ETC___d2109 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2186 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2185 :
	       mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_ETC___d2094 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2189 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2188 :
	       boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	       IF_IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_b_ETC___d2078 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2198 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2196 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2197 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2202 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2201 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2190 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2206 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2205 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2187 ;
  assign IF_NOT_bus_1_arbiter_lastSelect_2_119_125_AND__ETC___d2210 =
	     (!bus_1_arbiter_lastSelect_2 &&
	      (bus_1_arbiter_lastSelect_1_1 || bus_1_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_1_arbiter_lastSelect_1_1_120_127_AN_ETC___d2209 :
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2172 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2175 &&
	       IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2184 ;
  assign IF_NOT_bus_1_moreFlits_1_113_BIT_0_301_302_OR__ETC___d2306 =
	     (!bus_1_moreFlits_1[0] || !core$cpu_imem_master_r_canPut) ?
	       bus_1_moreFlits_1[1] && core$core_mem_master_r_canPut :
	       bus_1_moreFlits_1[0] ;
  assign IF_NOT_bus_1_moreFlits_868_BIT_0_938_949_OR_NO_ETC___d1955 =
	     (!bus_1_moreFlits[0] ||
	      !boot_rom_axi4_deburster_inShim_arff$FULL_N) ?
	       ((!bus_1_moreFlits[1] ||
		 !mem0_controller_axi4_deburster_inShim_arff$FULL_N) ?
		  bus_1_moreFlits[2] && uart0$slave_ar_canPut :
		  bus_1_moreFlits[1]) :
	       bus_1_moreFlits[0] ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1525 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1516 :
	       !uart0$slave_b_canPeek ||
	       IF_bus_inputDest_3_whas__458_THEN_NOT_bus_inpu_ETC___d1523 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1528 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1527 :
	       !mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_2_whas__443_THEN_NOT_bus_inpu_ETC___d1497 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1530 :
	       !boot_rom_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_in_ETC___d1505 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1533 :
	       !bus_noRouteSlv_rspFF$EMPTY_N ||
	       IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_in_ETC___d1514 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1537 =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1525 &&
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1528 &&
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 &&
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1540 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1539 :
	       uart0$slave_b_canPeek &&
	       IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1542 :
	       mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1545 :
	       boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1548 :
	       bus_noRouteSlv_rspFF$EMPTY_N &&
	       IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1552 =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1540 ||
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543 ||
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546 ||
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1556 =
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1528 &&
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 &&
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	     IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1540 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1562 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1561 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546 ;
  assign IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1566 =
	     NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 ?
	       IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1565 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543 ;
  assign IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1237 =
	     (!bus_arbiter_firstHot && bus_arbiter_lastSelect) ?
	       !IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 ||
	       IF_IF_bus_inputDest_0_whas__127_THEN_bus_input_ETC___d1215 &&
	       IF_bus_inputDest_0_whas__127_THEN_NOT_bus_inpu_ETC___d1223 :
	       !IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 ||
	       IF_IF_bus_inputDest_1_whas__173_THEN_bus_input_ETC___d1229 &&
	       IF_bus_inputDest_1_whas__173_THEN_NOT_bus_inpu_ETC___d1234 ;
  assign IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1238 =
	     (!bus_arbiter_firstHot && bus_arbiter_lastSelect) ?
	       !IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 ||
	       IF_IF_bus_inputDest_1_whas__173_THEN_bus_input_ETC___d1229 &&
	       IF_bus_inputDest_1_whas__173_THEN_NOT_bus_inpu_ETC___d1234 :
	       !IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 ||
	       IF_IF_bus_inputDest_0_whas__127_THEN_bus_input_ETC___d1215 &&
	       IF_bus_inputDest_0_whas__127_THEN_NOT_bus_inpu_ETC___d1223 ;
  assign IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1240 =
	     (!bus_arbiter_firstHot && bus_arbiter_lastSelect) ?
	       IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	       (NOT_IF_IF_bus_inputDest_0_whas__127_THEN_bus_i_ETC___d1145 ||
		IF_IF_bus_inputDest_0_whas__127_THEN_NOT_bus_i_ETC___d1167) :
	       IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	       (NOT_IF_IF_bus_inputDest_1_whas__173_THEN_bus_i_ETC___d1188 ||
		IF_IF_bus_inputDest_1_whas__173_THEN_NOT_bus_i_ETC___d1197) ;
  assign IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1241 =
	     (!bus_arbiter_firstHot && bus_arbiter_lastSelect) ?
	       IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	       (NOT_IF_IF_bus_inputDest_1_whas__173_THEN_bus_i_ETC___d1188 ||
		IF_IF_bus_inputDest_1_whas__173_THEN_NOT_bus_i_ETC___d1197) :
	       IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	       (NOT_IF_IF_bus_inputDest_0_whas__127_THEN_bus_i_ETC___d1145 ||
		IF_IF_bus_inputDest_0_whas__127_THEN_NOT_bus_i_ETC___d1167) ;
  assign IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1244 =
	     (!bus_arbiter_firstHot && bus_arbiter_lastSelect) ?
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1238 &&
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1240 :
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1241 ;
  assign IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1246 =
	     (!bus_arbiter_firstHot && bus_arbiter_lastSelect) ?
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1241 :
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1238 &&
	       IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1240 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1507 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       !mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_2_whas__443_THEN_NOT_bus_inpu_ETC___d1497 :
	       !boot_rom_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_in_ETC___d1505 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1526 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       !boot_rom_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_in_ETC___d1505 :
	       !bus_noRouteSlv_rspFF$EMPTY_N ||
	       IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_in_ETC___d1514 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1529 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       !bus_noRouteSlv_rspFF$EMPTY_N ||
	       IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_in_ETC___d1514 :
	       !uart0$slave_b_canPeek ||
	       IF_bus_inputDest_3_whas__458_THEN_NOT_bus_inpu_ETC___d1523 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1532 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       !uart0$slave_b_canPeek ||
	       IF_bus_inputDest_3_whas__458_THEN_NOT_bus_inpu_ETC___d1523 :
	       !mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_2_whas__443_THEN_NOT_bus_inpu_ETC___d1497 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1538 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453 :
	       boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1541 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437 :
	       bus_noRouteSlv_rspFF$EMPTY_N &&
	       IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1544 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       bus_noRouteSlv_rspFF$EMPTY_N &&
	       IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422 :
	       uart0$slave_b_canPeek &&
	       IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1547 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       uart0$slave_b_canPeek &&
	       IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468 :
	       mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1555 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1560 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1556 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1564 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1556 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549 ;
  assign IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1568 =
	     (!bus_arbiter_lastSelect_1_1 && bus_arbiter_lastSelect_1) ?
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1516 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1507 :
	       !bus_noRouteSlv_rspFF$EMPTY_N ||
	       IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_in_ETC___d1514 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1527 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1526 :
	       !uart0$slave_b_canPeek ||
	       IF_bus_inputDest_3_whas__458_THEN_NOT_bus_inpu_ETC___d1523 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1530 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1529 :
	       !mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_2_whas__443_THEN_NOT_bus_inpu_ETC___d1497 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1533 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1532 :
	       !boot_rom_axi4_deburster_inShim_bff$EMPTY_N ||
	       IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_in_ETC___d1505 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1539 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1538 :
	       bus_noRouteSlv_rspFF$EMPTY_N &&
	       IF_IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_ETC___d1422 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1542 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1541 :
	       uart0$slave_b_canPeek &&
	       IF_IF_bus_inputDest_3_whas__458_THEN_NOT_bus_i_ETC___d1468 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1545 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1544 :
	       mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_2_whas__443_THEN_NOT_bus_i_ETC___d1453 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1548 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1547 :
	       boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	       IF_IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_ETC___d1437 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1557 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1555 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1556 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1561 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1560 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1549 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1565 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1564 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1546 ;
  assign IF_NOT_bus_arbiter_lastSelect_2_478_484_AND_bu_ETC___d1569 =
	     (!bus_arbiter_lastSelect_2 &&
	      (bus_arbiter_lastSelect_1_1 || bus_arbiter_lastSelect_1)) ?
	       IF_NOT_bus_arbiter_lastSelect_1_1_479_486_AND__ETC___d1568 :
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1531 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1534 &&
	       IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1543 ;
  assign IF_NOT_bus_moreFlits_1_472_BIT_0_657_658_OR_NO_ETC___d1662 =
	     (!bus_moreFlits_1[0] || !core$cpu_imem_master_b_canPut) ?
	       bus_moreFlits_1[1] && core$core_mem_master_b_canPut :
	       bus_moreFlits_1[0] ;
  assign IF_NOT_bus_moreFlits_201_BIT_0_276_287_OR_NOT__ETC___d1293 =
	     (!bus_moreFlits[0] ||
	      !IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118) ?
	       ((!bus_moreFlits[1] ||
		 !IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120) ?
		  bus_moreFlits[2] &&
		  IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122 :
		  bus_moreFlits[1]) :
	       bus_moreFlits[0] ;
  assign IF_bus_1_inputDest_0_1_whas__045_THEN_NOT_bus__ETC___d2155 =
	     (!bus_1_inputDest_0_1$wget[0] ||
	      !core$cpu_imem_master_r_canPut) &&
	     (!bus_1_inputDest_0_1$wget[1] ||
	      !core$core_mem_master_r_canPut) ;
  assign IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_1__ETC___d1890 =
	     (!bus_1_inputDest_0$wget[0] ||
	      !boot_rom_axi4_deburster_inShim_arff$FULL_N) &&
	     (!bus_1_inputDest_0$wget[1] ||
	      !mem0_controller_axi4_deburster_inShim_arff$FULL_N) &&
	     (!bus_1_inputDest_0$wget[2] || !uart0$slave_ar_canPut) ;
  assign IF_bus_1_inputDest_1_1_whas__068_THEN_NOT_bus__ETC___d2146 =
	     (!bus_1_inputDest_1_1$wget[0] ||
	      !core$cpu_imem_master_r_canPut) &&
	     (!bus_1_inputDest_1_1$wget[1] ||
	      !core$core_mem_master_r_canPut) ;
  assign IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_1__ETC___d1901 =
	     (!bus_1_inputDest_1$wget[0] ||
	      !boot_rom_axi4_deburster_inShim_arff$FULL_N) &&
	     (!bus_1_inputDest_1$wget[1] ||
	      !mem0_controller_axi4_deburster_inShim_arff$FULL_N) &&
	     (!bus_1_inputDest_1$wget[2] || !uart0$slave_ar_canPut) ;
  assign IF_bus_1_inputDest_2_whas__084_THEN_NOT_bus_1__ETC___d2138 =
	     (!bus_1_inputDest_2$wget[0] || !core$cpu_imem_master_r_canPut) &&
	     (!bus_1_inputDest_2$wget[1] || !core$core_mem_master_r_canPut) ;
  assign IF_bus_1_inputDest_3_whas__099_THEN_NOT_bus_1__ETC___d2164 =
	     (!bus_1_inputDest_3$wget[0] || !core$cpu_imem_master_r_canPut) &&
	     (!bus_1_inputDest_3$wget[1] || !core$core_mem_master_r_canPut) ;
  assign IF_bus_inputDest_0_1_whas__404_THEN_NOT_bus_in_ETC___d1514 =
	     (!bus_inputDest_0_1$wget[0] || !core$cpu_imem_master_b_canPut) &&
	     (!bus_inputDest_0_1$wget[1] || !core$core_mem_master_b_canPut) ;
  assign IF_bus_inputDest_0_whas__127_THEN_NOT_bus_inpu_ETC___d1223 =
	     (!bus_inputDest_0$wget[0] ||
	      !IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118) &&
	     (!bus_inputDest_0$wget[1] ||
	      !IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120) &&
	     (!bus_inputDest_0$wget[2] ||
	      !IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122) ;
  assign IF_bus_inputDest_1_1_whas__427_THEN_NOT_bus_in_ETC___d1505 =
	     (!bus_inputDest_1_1$wget[0] || !core$cpu_imem_master_b_canPut) &&
	     (!bus_inputDest_1_1$wget[1] || !core$core_mem_master_b_canPut) ;
  assign IF_bus_inputDest_1_whas__173_THEN_NOT_bus_inpu_ETC___d1234 =
	     (!bus_inputDest_1$wget[0] ||
	      !IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118) &&
	     (!bus_inputDest_1$wget[1] ||
	      !IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120) &&
	     (!bus_inputDest_1$wget[2] ||
	      !IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122) ;
  assign IF_bus_inputDest_2_whas__443_THEN_NOT_bus_inpu_ETC___d1497 =
	     (!bus_inputDest_2$wget[0] || !core$cpu_imem_master_b_canPut) &&
	     (!bus_inputDest_2$wget[1] || !core$core_mem_master_b_canPut) ;
  assign IF_bus_inputDest_3_whas__458_THEN_NOT_bus_inpu_ETC___d1523 =
	     (!bus_inputDest_3$wget[0] || !core$cpu_imem_master_b_canPut) &&
	     (!bus_inputDest_3$wget[1] || !core$core_mem_master_b_canPut) ;
  assign IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 =
	     (bus_merged_0_flitLeft == 8'd0) ?
	       bus_merged_0_awff$EMPTY_N && bus_merged_0_wff$EMPTY_N :
	       bus_merged_0_wff$EMPTY_N ;
  assign IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1033 =
	     (CAN_FIRE_RL_bus_merged_0_passFlit &&
	      !bus_merged_0_outflit$wget[172]) ?
	       bus_merged_0_outflit$wget[171:0] :
	       { 99'h2AAAAAAAAAAAAAAAAAAAAAAAA,
		 CAN_FIRE_RL_bus_merged_0_passFlit ?
		   bus_merged_0_outflit$wget[72:0] :
		   bus_merged_0_wff$D_OUT } ;
  assign IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1048 =
	     addr__h42479 < soc_map$m_boot_rom_addr_range[127:64] ;
  assign IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1051 =
	     x__h42883 < soc_map$m_boot_rom_addr_range[63:0] ;
  assign IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1056 =
	     addr__h42479 < soc_map$m_mem0_controller_addr_range[127:64] ;
  assign IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1059 =
	     x__h42956 < soc_map$m_mem0_controller_addr_range[63:0] ;
  assign IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 =
	     (bus_merged_1_flitLeft == 8'd0) ?
	       bus_merged_1_awff$EMPTY_N && bus_merged_1_wff$EMPTY_N :
	       bus_merged_1_wff$EMPTY_N ;
  assign IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1088 =
	     (CAN_FIRE_RL_bus_merged_1_passFlit &&
	      !bus_merged_1_outflit$wget[172]) ?
	       bus_merged_1_outflit$wget[171:0] :
	       { 99'h2AAAAAAAAAAAAAAAAAAAAAAAA,
		 CAN_FIRE_RL_bus_merged_1_passFlit ?
		   bus_merged_1_outflit$wget[72:0] :
		   bus_merged_1_wff$D_OUT } ;
  assign IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1098 =
	     addr__h43967 < soc_map$m_boot_rom_addr_range[127:64] ;
  assign IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1100 =
	     x__h44314 < soc_map$m_boot_rom_addr_range[63:0] ;
  assign IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1103 =
	     addr__h43967 < soc_map$m_mem0_controller_addr_range[127:64] ;
  assign IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1105 =
	     x__h44377 < soc_map$m_mem0_controller_addr_range[63:0] ;
  assign IF_bus_split_0_flitLeft_96_EQ_0_97_THEN_bus_sp_ETC___d1118 =
	     (bus_split_0_flitLeft == 8'd0) ?
	       boot_rom_axi4_deburster_inShim_awff$FULL_N &&
	       boot_rom_axi4_deburster_inShim_wff$FULL_N :
	       boot_rom_axi4_deburster_inShim_wff$FULL_N ;
  assign IF_bus_split_1_flitLeft_41_EQ_0_42_THEN_bus_sp_ETC___d1120 =
	     (bus_split_1_flitLeft == 8'd0) ?
	       mem0_controller_axi4_deburster_inShim_awff$FULL_N &&
	       mem0_controller_axi4_deburster_inShim_wff$FULL_N :
	       mem0_controller_axi4_deburster_inShim_wff$FULL_N ;
  assign IF_bus_split_2_flitLeft_86_EQ_0_87_THEN_bus_sp_ETC___d1122 =
	     (bus_split_2_flitLeft == 8'd0) ?
	       uart0$slave_aw_canPut && uart0$slave_w_canPut :
	       uart0$slave_w_canPut ;
  assign NOT_IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_ETC___d1812 =
	     (bus_1_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_0$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 &&
	     bus_1_noRouteSlv_flitCount == 9'd0 ;
  assign NOT_IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_ETC___d1855 =
	     (bus_1_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_1_inputDest_1$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 &&
	     bus_1_noRouteSlv_flitCount == 9'd0 ;
  assign NOT_IF_IF_bus_inputDest_0_whas__127_THEN_bus_i_ETC___d1145 =
	     (bus_inputDest_0$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_0$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 &&
	     bus_noRouteSlv_rspFF$FULL_N ;
  assign NOT_IF_IF_bus_inputDest_1_whas__173_THEN_bus_i_ETC___d1188 =
	     (bus_inputDest_1$wget[0] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[1] ? 2'd1 : 2'd0) +
	     (bus_inputDest_1$wget[2] ? 2'd1 : 2'd0) !=
	     2'd1 &&
	     bus_noRouteSlv_rspFF$FULL_N ;
  assign NOT_IF_bus_1_moreFlits_868_BIT_0_938_THEN_1_EL_ETC___d1948 =
	     (bus_1_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_1_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 &&
	     bus_1_noRouteSlv_flitCount == 9'd0 ;
  assign NOT_IF_bus_moreFlits_201_BIT_0_276_THEN_1_ELSE_ETC___d1286 =
	     (bus_moreFlits[0] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[1] ? 2'd1 : 2'd0) +
	     (bus_moreFlits[2] ? 2'd1 : 2'd0) !=
	     2'd1 &&
	     bus_noRouteSlv_rspFF$FULL_N ;
  assign NOT_bus_1_arbiter_firstHot_1_117_118_AND_bus_1_ETC___d2124 =
	     !bus_1_arbiter_firstHot_1 &&
	     (bus_1_arbiter_lastSelect_2 || bus_1_arbiter_lastSelect_1_1 ||
	      bus_1_arbiter_lastSelect_1) ;
  assign NOT_bus_arbiter_firstHot_1_476_477_AND_bus_arb_ETC___d1483 =
	     !bus_arbiter_firstHot_1 &&
	     (bus_arbiter_lastSelect_2 || bus_arbiter_lastSelect_1_1 ||
	      bus_arbiter_lastSelect_1) ;
  assign _0_OR_NOT_IF_bus_merged_0_outflit_whas__020_AND_ETC___d1063 =
	     addr__h42479 >= soc_map$m_uart0_addr_range[127:64] &&
	     x__h43037 < soc_map$m_uart0_addr_range[63:0] &&
	     (IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1048 ||
	      !IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1051) &&
	     (IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1056 ||
	      !IF_bus_merged_0_outflit_whas__020_AND_NOT_bus__ETC___d1059) ;
  assign _0_OR_NOT_IF_bus_merged_1_outflit_whas__075_AND_ETC___d1109 =
	     addr__h43967 >= soc_map$m_uart0_addr_range[127:64] &&
	     x__h44448 < soc_map$m_uart0_addr_range[63:0] &&
	     (IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1098 ||
	      !IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1100) &&
	     (IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1103 ||
	      !IF_bus_merged_1_outflit_whas__075_AND_NOT_bus__ETC___d1105) ;
  assign _0_OR_NOT_core_core_mem_master_ar_peek__69_BITS_ETC___d1778 =
	     core$core_mem_master_ar_peek[92:29] >=
	     soc_map$m_uart0_addr_range[127:64] &&
	     x__h93701 < soc_map$m_uart0_addr_range[63:0] &&
	     (core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1767 ||
	      !core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1769) &&
	     (core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1772 ||
	      !core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1774) ;
  assign _0_OR_NOT_core_cpu_imem_master_ar_peek__731_BIT_ETC___d1751 =
	     core$cpu_imem_master_ar_peek[92:29] >=
	     soc_map$m_uart0_addr_range[127:64] &&
	     x__h92428 < soc_map$m_uart0_addr_range[63:0] &&
	     (core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1740 ||
	      !core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1742) &&
	     (core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1745 ||
	      !core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1747) ;
  assign _theResult____h68887 =
	     bus_toDfltOutput$wget[173] ?
	       bus_noRouteSlv_awidReg :
	       currentAwid__h69072 ;
  assign addr__h42479 =
	     (CAN_FIRE_RL_bus_merged_0_passFlit &&
	      !bus_merged_0_outflit$wget[172]) ?
	       bus_merged_0_outflit$wget[165:102] :
	       64'd0 ;
  assign addr__h43967 =
	     (CAN_FIRE_RL_bus_merged_1_passFlit &&
	      !bus_merged_1_outflit$wget[172]) ?
	       bus_merged_1_outflit$wget[165:102] :
	       64'd0 ;
  assign addr_lim__h134402 =
	     soc_map$m_boot_rom_addr_range[127:64] +
	     soc_map$m_boot_rom_addr_range[63:0] ;
  assign addr_lim__h134430 =
	     soc_map$m_mem0_controller_addr_range[127:64] +
	     soc_map$m_mem0_controller_addr_range[63:0] ;
  assign addr_lim__h134456 =
	     soc_map$m_uart0_addr_range[127:64] +
	     soc_map$m_uart0_addr_range[63:0] ;
  assign boot_rom_axi4_deburster_readsSent_port0__read__ETC___d155 =
	     boot_rom_axi4_deburster_readsSent ==
	     boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[28:21] ;
  assign bus_1_inputCanPeek_0_whas__791_AND_bus_1_input_ETC___d1867 =
	     core$cpu_imem_master_ar_canPeek &&
	     (NOT_IF_IF_bus_1_inputDest_0_whas__794_THEN_bus_ETC___d1812 ||
	      IF_IF_bus_1_inputDest_0_whas__794_THEN_NOT_bus_ETC___d1834) ||
	     core$core_mem_master_ar_canPeek &&
	     (NOT_IF_IF_bus_1_inputDest_1_whas__840_THEN_bus_ETC___d1855 ||
	      IF_IF_bus_1_inputDest_1_whas__840_THEN_NOT_bus_ETC___d1864) ;
  assign bus_1_toOutput_0_1wget_BITS_73_TO_68__q2 =
	     bus_1_toOutput_0_1$wget[73:68] ;
  assign bus_inputCanPeek_0_whas__124_AND_bus_inputCanP_ETC___d1200 =
	     IF_bus_merged_0_flitLeft_06_EQ_0_07_THEN_bus_m_ETC___d1019 &&
	     (NOT_IF_IF_bus_inputDest_0_whas__127_THEN_bus_i_ETC___d1145 ||
	      IF_IF_bus_inputDest_0_whas__127_THEN_NOT_bus_i_ETC___d1167) ||
	     IF_bus_merged_1_flitLeft_60_EQ_0_61_THEN_bus_m_ETC___d1074 &&
	     (NOT_IF_IF_bus_inputDest_1_whas__173_THEN_bus_i_ETC___d1188 ||
	      IF_IF_bus_inputDest_1_whas__173_THEN_NOT_bus_i_ETC___d1197) ;
  assign bus_toOutput_0_1wget_BITS_8_TO_3__q1 = bus_toOutput_0_1$wget[8:3] ;
  assign core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1767 =
	     core$core_mem_master_ar_peek[92:29] <
	     soc_map$m_boot_rom_addr_range[127:64] ;
  assign core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1769 =
	     x__h93567 < soc_map$m_boot_rom_addr_range[63:0] ;
  assign core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1772 =
	     core$core_mem_master_ar_peek[92:29] <
	     soc_map$m_mem0_controller_addr_range[127:64] ;
  assign core_core_mem_master_ar_peek__69_BITS_92_TO_29_ETC___d1774 =
	     x__h93630 < soc_map$m_mem0_controller_addr_range[63:0] ;
  assign core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1740 =
	     core$cpu_imem_master_ar_peek[92:29] <
	     soc_map$m_boot_rom_addr_range[127:64] ;
  assign core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1742 =
	     x__h92294 < soc_map$m_boot_rom_addr_range[63:0] ;
  assign core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1745 =
	     core$cpu_imem_master_ar_peek[92:29] <
	     soc_map$m_mem0_controller_addr_range[127:64] ;
  assign core_cpu_imem_master_ar_peek__731_BITS_92_TO_2_ETC___d1747 =
	     x__h92357 < soc_map$m_mem0_controller_addr_range[63:0] ;
  assign currentAwid__h69072 =
	     { bus_toDfltOutput$wget[0], bus_toDfltOutput$wget[172:167] } ;
  assign mem0_controller_axi4_deburster_readsSent_port0_ETC___d318 =
	     mem0_controller_axi4_deburster_readsSent ==
	     mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[28:21] ;
  assign x1__h12779 = mem0_controller_axi4_deburster_writesSent + 8'd1 ;
  assign x1__h13495 = mem0_controller_axi4_deburster_readsSent + 8'd1 ;
  assign x1__h6315 = boot_rom_axi4_deburster_writesSent + 8'd1 ;
  assign x1__h7034 = boot_rom_axi4_deburster_readsSent + 8'd1 ;
  assign x__h12536 = { 56'd0, mem0_controller_axi4_deburster_writesSent } ;
  assign x__h12875 =
	     mem0_controller_axi4_deburster_flitReceived[17:9] + 9'd1 ;
  assign x__h13289 = { 56'd0, mem0_controller_axi4_deburster_readsSent } ;
  assign x__h42883 = addr__h42479 - soc_map$m_boot_rom_addr_range[127:64] ;
  assign x__h42956 =
	     addr__h42479 - soc_map$m_mem0_controller_addr_range[127:64] ;
  assign x__h43037 = addr__h42479 - soc_map$m_uart0_addr_range[127:64] ;
  assign x__h44314 = addr__h43967 - soc_map$m_boot_rom_addr_range[127:64] ;
  assign x__h44377 =
	     addr__h43967 - soc_map$m_mem0_controller_addr_range[127:64] ;
  assign x__h44448 = addr__h43967 - soc_map$m_uart0_addr_range[127:64] ;
  assign x__h6070 = { 56'd0, boot_rom_axi4_deburster_writesSent } ;
  assign x__h6411 = boot_rom_axi4_deburster_flitReceived[17:9] + 9'd1 ;
  assign x__h6828 = { 56'd0, boot_rom_axi4_deburster_readsSent } ;
  assign x__h92294 =
	     core$cpu_imem_master_ar_peek[92:29] -
	     soc_map$m_boot_rom_addr_range[127:64] ;
  assign x__h92357 =
	     core$cpu_imem_master_ar_peek[92:29] -
	     soc_map$m_mem0_controller_addr_range[127:64] ;
  assign x__h92428 =
	     core$cpu_imem_master_ar_peek[92:29] -
	     soc_map$m_uart0_addr_range[127:64] ;
  assign x__h93567 =
	     core$core_mem_master_ar_peek[92:29] -
	     soc_map$m_boot_rom_addr_range[127:64] ;
  assign x__h93630 =
	     core$core_mem_master_ar_peek[92:29] -
	     soc_map$m_mem0_controller_addr_range[127:64] ;
  assign x__h93701 =
	     core$core_mem_master_ar_peek[92:29] -
	     soc_map$m_uart0_addr_range[127:64] ;
  assign x_araddr__h13169 =
	     (mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[17:16] ==
	      2'd1) ?
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[92:29] +
	       y__h13277 :
	       mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[92:29] ;
  assign x_araddr__h6708 =
	     (boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[17:16] ==
	      2'd1) ?
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[92:29] +
	       y__h6816 :
	       boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[92:29] ;
  assign x_awaddr__h12416 =
	     (mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[17:16] ==
	      2'd1) ?
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[92:29] +
	       y__h12524 :
	       mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[92:29] ;
  assign x_awaddr__h5946 =
	     (boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[17:16] ==
	      2'd1) ?
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[92:29] +
	       y__h6058 :
	       boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[92:29] ;
  assign y__h12524 =
	     x__h12536 <<
	     mem0_controller_axi4_deburster_inSerial_shim_awff_rv$port1__read[20:18] ;
  assign y__h13277 =
	     x__h13289 <<
	     mem0_controller_axi4_deburster_inSerial_shim_arff_rv$port1__read[20:18] ;
  assign y__h6058 =
	     x__h6070 <<
	     boot_rom_axi4_deburster_inSerial_shim_awff_rv$port1__read[20:18] ;
  assign y__h6816 =
	     x__h6828 <<
	     boot_rom_axi4_deburster_inSerial_shim_arff_rv$port1__read[20:18] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        boot_rom_axi4_deburster_flitReceived <= `BSV_ASSIGNMENT_DELAY 18'd169;
	boot_rom_axi4_deburster_inSerial_lastWasRead <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	boot_rom_axi4_deburster_inSerial_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	    101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
	boot_rom_axi4_deburster_inSerial_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	    101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
	boot_rom_axi4_deburster_inSerial_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
	    10'd170;
	boot_rom_axi4_deburster_inSerial_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	    75'h2AAAAAAAAAAAAAAAAAA;
	boot_rom_axi4_deburster_inSerial_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	    74'h0AAAAAAAAAAAAAAAAAA;
	boot_rom_axi4_deburster_inSerial_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
	boot_rom_axi4_deburster_readsSent <= `BSV_ASSIGNMENT_DELAY 8'd0;
	boot_rom_axi4_deburster_writesSent <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bus_1_arbiter_firstHot <= `BSV_ASSIGNMENT_DELAY 1'd1;
	bus_1_arbiter_firstHot_1 <= `BSV_ASSIGNMENT_DELAY 1'd1;
	bus_1_arbiter_lastSelect <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_1_arbiter_lastSelect_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_1_arbiter_lastSelect_1_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_1_arbiter_lastSelect_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_1_moreFlits <= `BSV_ASSIGNMENT_DELAY 6'd10;
	bus_1_moreFlits_1 <= `BSV_ASSIGNMENT_DELAY 7'd42;
	bus_1_noRouteSlv_flitCount <= `BSV_ASSIGNMENT_DELAY 9'd0;
	bus_arbiter_firstHot <= `BSV_ASSIGNMENT_DELAY 1'd1;
	bus_arbiter_firstHot_1 <= `BSV_ASSIGNMENT_DELAY 1'd1;
	bus_arbiter_lastSelect <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_arbiter_lastSelect_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_arbiter_lastSelect_1_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_arbiter_lastSelect_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bus_merged_0_flitLeft <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bus_merged_1_flitLeft <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bus_moreFlits <= `BSV_ASSIGNMENT_DELAY 6'd10;
	bus_moreFlits_1 <= `BSV_ASSIGNMENT_DELAY 7'd42;
	bus_split_0_flitLeft <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bus_split_1_flitLeft <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bus_split_2_flitLeft <= `BSV_ASSIGNMENT_DELAY 8'd0;
	mem0_controller_axi4_deburster_flitReceived <= `BSV_ASSIGNMENT_DELAY
	    18'd169;
	mem0_controller_axi4_deburster_inSerial_lastWasRead <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	mem0_controller_axi4_deburster_inSerial_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	    101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
	mem0_controller_axi4_deburster_inSerial_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	    101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
	mem0_controller_axi4_deburster_inSerial_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
	    10'd170;
	mem0_controller_axi4_deburster_inSerial_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	    75'h2AAAAAAAAAAAAAAAAAA;
	mem0_controller_axi4_deburster_inSerial_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	    74'h0AAAAAAAAAAAAAAAAAA;
	mem0_controller_axi4_deburster_inSerial_state <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	mem0_controller_axi4_deburster_readsSent <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	mem0_controller_axi4_deburster_writesSent <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (boot_rom_axi4_deburster_flitReceived$EN)
	  boot_rom_axi4_deburster_flitReceived <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_flitReceived$D_IN;
	if (boot_rom_axi4_deburster_inSerial_lastWasRead$EN)
	  boot_rom_axi4_deburster_inSerial_lastWasRead <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_lastWasRead$D_IN;
	if (boot_rom_axi4_deburster_inSerial_shim_arff_rv$EN)
	  boot_rom_axi4_deburster_inSerial_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_shim_arff_rv$D_IN;
	if (boot_rom_axi4_deburster_inSerial_shim_awff_rv$EN)
	  boot_rom_axi4_deburster_inSerial_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_shim_awff_rv$D_IN;
	if (boot_rom_axi4_deburster_inSerial_shim_bff_rv$EN)
	  boot_rom_axi4_deburster_inSerial_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_shim_bff_rv$D_IN;
	if (boot_rom_axi4_deburster_inSerial_shim_rff_rv$EN)
	  boot_rom_axi4_deburster_inSerial_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_shim_rff_rv$D_IN;
	if (boot_rom_axi4_deburster_inSerial_shim_wff_rv$EN)
	  boot_rom_axi4_deburster_inSerial_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_shim_wff_rv$D_IN;
	if (boot_rom_axi4_deburster_inSerial_state$EN)
	  boot_rom_axi4_deburster_inSerial_state <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_inSerial_state$D_IN;
	if (boot_rom_axi4_deburster_readsSent$EN)
	  boot_rom_axi4_deburster_readsSent <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_readsSent$D_IN;
	if (boot_rom_axi4_deburster_writesSent$EN)
	  boot_rom_axi4_deburster_writesSent <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_writesSent$D_IN;
	if (bus_1_arbiter_firstHot$EN)
	  bus_1_arbiter_firstHot <= `BSV_ASSIGNMENT_DELAY
	      bus_1_arbiter_firstHot$D_IN;
	if (bus_1_arbiter_firstHot_1$EN)
	  bus_1_arbiter_firstHot_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_1_arbiter_firstHot_1$D_IN;
	if (bus_1_arbiter_lastSelect$EN)
	  bus_1_arbiter_lastSelect <= `BSV_ASSIGNMENT_DELAY
	      bus_1_arbiter_lastSelect$D_IN;
	if (bus_1_arbiter_lastSelect_1$EN)
	  bus_1_arbiter_lastSelect_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_1_arbiter_lastSelect_1$D_IN;
	if (bus_1_arbiter_lastSelect_1_1$EN)
	  bus_1_arbiter_lastSelect_1_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_1_arbiter_lastSelect_1_1$D_IN;
	if (bus_1_arbiter_lastSelect_2$EN)
	  bus_1_arbiter_lastSelect_2 <= `BSV_ASSIGNMENT_DELAY
	      bus_1_arbiter_lastSelect_2$D_IN;
	if (bus_1_moreFlits$EN)
	  bus_1_moreFlits <= `BSV_ASSIGNMENT_DELAY bus_1_moreFlits$D_IN;
	if (bus_1_moreFlits_1$EN)
	  bus_1_moreFlits_1 <= `BSV_ASSIGNMENT_DELAY bus_1_moreFlits_1$D_IN;
	if (bus_1_noRouteSlv_flitCount$EN)
	  bus_1_noRouteSlv_flitCount <= `BSV_ASSIGNMENT_DELAY
	      bus_1_noRouteSlv_flitCount$D_IN;
	if (bus_arbiter_firstHot$EN)
	  bus_arbiter_firstHot <= `BSV_ASSIGNMENT_DELAY
	      bus_arbiter_firstHot$D_IN;
	if (bus_arbiter_firstHot_1$EN)
	  bus_arbiter_firstHot_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_arbiter_firstHot_1$D_IN;
	if (bus_arbiter_lastSelect$EN)
	  bus_arbiter_lastSelect <= `BSV_ASSIGNMENT_DELAY
	      bus_arbiter_lastSelect$D_IN;
	if (bus_arbiter_lastSelect_1$EN)
	  bus_arbiter_lastSelect_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_arbiter_lastSelect_1$D_IN;
	if (bus_arbiter_lastSelect_1_1$EN)
	  bus_arbiter_lastSelect_1_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_arbiter_lastSelect_1_1$D_IN;
	if (bus_arbiter_lastSelect_2$EN)
	  bus_arbiter_lastSelect_2 <= `BSV_ASSIGNMENT_DELAY
	      bus_arbiter_lastSelect_2$D_IN;
	if (bus_merged_0_flitLeft$EN)
	  bus_merged_0_flitLeft <= `BSV_ASSIGNMENT_DELAY
	      bus_merged_0_flitLeft$D_IN;
	if (bus_merged_1_flitLeft$EN)
	  bus_merged_1_flitLeft <= `BSV_ASSIGNMENT_DELAY
	      bus_merged_1_flitLeft$D_IN;
	if (bus_moreFlits$EN)
	  bus_moreFlits <= `BSV_ASSIGNMENT_DELAY bus_moreFlits$D_IN;
	if (bus_moreFlits_1$EN)
	  bus_moreFlits_1 <= `BSV_ASSIGNMENT_DELAY bus_moreFlits_1$D_IN;
	if (bus_split_0_flitLeft$EN)
	  bus_split_0_flitLeft <= `BSV_ASSIGNMENT_DELAY
	      bus_split_0_flitLeft$D_IN;
	if (bus_split_1_flitLeft$EN)
	  bus_split_1_flitLeft <= `BSV_ASSIGNMENT_DELAY
	      bus_split_1_flitLeft$D_IN;
	if (bus_split_2_flitLeft$EN)
	  bus_split_2_flitLeft <= `BSV_ASSIGNMENT_DELAY
	      bus_split_2_flitLeft$D_IN;
	if (mem0_controller_axi4_deburster_flitReceived$EN)
	  mem0_controller_axi4_deburster_flitReceived <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_flitReceived$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_lastWasRead$EN)
	  mem0_controller_axi4_deburster_inSerial_lastWasRead <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_lastWasRead$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_shim_arff_rv$EN)
	  mem0_controller_axi4_deburster_inSerial_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_shim_arff_rv$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_shim_awff_rv$EN)
	  mem0_controller_axi4_deburster_inSerial_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_shim_awff_rv$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_shim_bff_rv$EN)
	  mem0_controller_axi4_deburster_inSerial_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_shim_bff_rv$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_shim_rff_rv$EN)
	  mem0_controller_axi4_deburster_inSerial_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_shim_rff_rv$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_shim_wff_rv$EN)
	  mem0_controller_axi4_deburster_inSerial_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_shim_wff_rv$D_IN;
	if (mem0_controller_axi4_deburster_inSerial_state$EN)
	  mem0_controller_axi4_deburster_inSerial_state <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_inSerial_state$D_IN;
	if (mem0_controller_axi4_deburster_readsSent$EN)
	  mem0_controller_axi4_deburster_readsSent <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_readsSent$D_IN;
	if (mem0_controller_axi4_deburster_writesSent$EN)
	  mem0_controller_axi4_deburster_writesSent <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_writesSent$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (bus_1_noRouteSlv_currentReq$EN)
      bus_1_noRouteSlv_currentReq <= `BSV_ASSIGNMENT_DELAY
	  bus_1_noRouteSlv_currentReq$D_IN;
    if (bus_noRouteSlv_awidReg$EN)
      bus_noRouteSlv_awidReg <= `BSV_ASSIGNMENT_DELAY
	  bus_noRouteSlv_awidReg$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    boot_rom_axi4_deburster_flitReceived = 18'h2AAAA;
    boot_rom_axi4_deburster_inSerial_lastWasRead = 1'h0;
    boot_rom_axi4_deburster_inSerial_shim_arff_rv =
	101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    boot_rom_axi4_deburster_inSerial_shim_awff_rv =
	101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    boot_rom_axi4_deburster_inSerial_shim_bff_rv = 10'h2AA;
    boot_rom_axi4_deburster_inSerial_shim_rff_rv = 75'h2AAAAAAAAAAAAAAAAAA;
    boot_rom_axi4_deburster_inSerial_shim_wff_rv = 74'h2AAAAAAAAAAAAAAAAAA;
    boot_rom_axi4_deburster_inSerial_state = 2'h2;
    boot_rom_axi4_deburster_readsSent = 8'hAA;
    boot_rom_axi4_deburster_writesSent = 8'hAA;
    bus_1_arbiter_firstHot = 1'h0;
    bus_1_arbiter_firstHot_1 = 1'h0;
    bus_1_arbiter_lastSelect = 1'h0;
    bus_1_arbiter_lastSelect_1 = 1'h0;
    bus_1_arbiter_lastSelect_1_1 = 1'h0;
    bus_1_arbiter_lastSelect_2 = 1'h0;
    bus_1_moreFlits = 6'h2A;
    bus_1_moreFlits_1 = 7'h2A;
    bus_1_noRouteSlv_currentReq = 100'hAAAAAAAAAAAAAAAAAAAAAAAAA;
    bus_1_noRouteSlv_flitCount = 9'h0AA;
    bus_arbiter_firstHot = 1'h0;
    bus_arbiter_firstHot_1 = 1'h0;
    bus_arbiter_lastSelect = 1'h0;
    bus_arbiter_lastSelect_1 = 1'h0;
    bus_arbiter_lastSelect_1_1 = 1'h0;
    bus_arbiter_lastSelect_2 = 1'h0;
    bus_merged_0_flitLeft = 8'hAA;
    bus_merged_1_flitLeft = 8'hAA;
    bus_moreFlits = 6'h2A;
    bus_moreFlits_1 = 7'h2A;
    bus_noRouteSlv_awidReg = 7'h2A;
    bus_split_0_flitLeft = 8'hAA;
    bus_split_1_flitLeft = 8'hAA;
    bus_split_2_flitLeft = 8'hAA;
    mem0_controller_axi4_deburster_flitReceived = 18'h2AAAA;
    mem0_controller_axi4_deburster_inSerial_lastWasRead = 1'h0;
    mem0_controller_axi4_deburster_inSerial_shim_arff_rv =
	101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    mem0_controller_axi4_deburster_inSerial_shim_awff_rv =
	101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    mem0_controller_axi4_deburster_inSerial_shim_bff_rv = 10'h2AA;
    mem0_controller_axi4_deburster_inSerial_shim_rff_rv =
	75'h2AAAAAAAAAAAAAAAAAA;
    mem0_controller_axi4_deburster_inSerial_shim_wff_rv =
	74'h2AAAAAAAAAAAAAAAAAA;
    mem0_controller_axi4_deburster_inSerial_state = 2'h2;
    mem0_controller_axi4_deburster_readsSent = 8'hAA;
    mem0_controller_axi4_deburster_writesSent = 8'hAA;
    rg_state = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_mem_master_sig_awSig_src_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_mem_master_sig_wSig_src_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_mem_master_sig_bSig_snk_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_mem_master_sig_arSig_src_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_mem_master_sig_rSig_snk_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_1_warnDoDrop_1)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_1_warnDoPut_1)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_1_1_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_1_1_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_1_2_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_1_2_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_1_3_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_1_3_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_1_4_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_1_4_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_2_warnDoDrop_1)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_2_warnDoPut_1)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_2_1_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_2_1_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_2_2_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_2_2_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_2_3_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_2_3_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_src_2_4_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ug_snk_2_4_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitrate_1 &&
	  IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1537)
	$display("mkFairOneHotArbiter: next method should not be run with no pending request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitrate_1 &&
	  IF_NOT_bus_arbiter_firstHot_1_476_477_AND_bus__ETC___d1537)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_2)
	begin
	  v__h78678 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_2)
	$display("%0t -- %m error: input#%0d ",
		 v__h78678,
		 $signed(32'd0),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_2) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2)
	begin
	  v__h78940 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2)
	$write("%0t -- %m error: input#%0d ",
	       v__h78940,
	       $signed(32'd0),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2 &&
	  bus_noRouteSlv_rspFF$EMPTY_N &&
	  !bus_inputDest_0_1$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2 &&
	  (!bus_noRouteSlv_rspFF$EMPTY_N || bus_inputDest_0_1$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2 &&
	  bus_noRouteSlv_rspFF$EMPTY_N &&
	  !bus_inputDest_0_1$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2 &&
	  (!bus_noRouteSlv_rspFF$EMPTY_N || bus_inputDest_0_1$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_2) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_3)
	begin
	  v__h79224 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_3)
	$display("%0t -- %m error: input#%0d ",
		 v__h79224,
		 $signed(32'd1),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_3) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3)
	begin
	  v__h79486 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3)
	$write("%0t -- %m error: input#%0d ",
	       v__h79486,
	       $signed(32'd1),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3 &&
	  boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	  !bus_inputDest_1_1$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3 &&
	  (!boot_rom_axi4_deburster_inShim_bff$EMPTY_N ||
	   bus_inputDest_1_1$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3 &&
	  boot_rom_axi4_deburster_inShim_bff$EMPTY_N &&
	  !bus_inputDest_1_1$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3 &&
	  (!boot_rom_axi4_deburster_inShim_bff$EMPTY_N ||
	   bus_inputDest_1_1$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_3) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_4)
	begin
	  v__h79770 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_4)
	$display("%0t -- %m error: input#%0d ",
		 v__h79770,
		 $signed(32'd2),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_4) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4)
	begin
	  v__h80032 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4)
	$write("%0t -- %m error: input#%0d ",
	       v__h80032,
	       $signed(32'd2),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4 &&
	  mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	  !bus_inputDest_2$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4 &&
	  (!mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ||
	   bus_inputDest_2$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4 &&
	  mem0_controller_axi4_deburster_inShim_bff$EMPTY_N &&
	  !bus_inputDest_2$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4 &&
	  (!mem0_controller_axi4_deburster_inShim_bff$EMPTY_N ||
	   bus_inputDest_2$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_4) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_5)
	begin
	  v__h80316 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_5)
	$display("%0t -- %m error: input#%0d ",
		 v__h80316,
		 $signed(32'd3),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_5) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5)
	begin
	  v__h80578 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5)
	$write("%0t -- %m error: input#%0d ",
	       v__h80578,
	       $signed(32'd3),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5 &&
	  uart0$RDY_slave_b_peek &&
	  !bus_inputDest_3$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5 &&
	  (!uart0$RDY_slave_b_peek || bus_inputDest_3$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5 &&
	  uart0$RDY_slave_b_peek &&
	  !bus_inputDest_3$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5 &&
	  (!uart0$RDY_slave_b_peek || bus_inputDest_3$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_legal_destination_fail_5) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_input_first_flit_3 &&
	  WILL_FIRE_RL_bus_input_follow_flit_3)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_3] and\n  [RL_bus_input_follow_flit_3] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_input_first_flit_4 &&
	  WILL_FIRE_RL_bus_input_follow_flit_4)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_4] and\n  [RL_bus_input_follow_flit_4] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_input_first_flit_5 &&
	  WILL_FIRE_RL_bus_input_follow_flit_5)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_5] and\n  [RL_bus_input_follow_flit_5] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitrate &&
	  IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1237 &&
	  IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1238)
	$display("mkFairOneHotArbiter: next method should not be run with no pending request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitrate &&
	  IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1237 &&
	  IF_NOT_bus_arbiter_firstHot_205_206_AND_bus_ar_ETC___d1238)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail)
	begin
	  v__h49875 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail)
	$display("%0t -- %m error: input#%0d ",
		 v__h49875,
		 $signed(32'd0),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_1)
	begin
	  v__h50282 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_1)
	$display("%0t -- %m error: input#%0d ",
		 v__h50282,
		 $signed(32'd1),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_arbitration_fail_1) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_input_first_flit &&
	  WILL_FIRE_RL_bus_input_follow_flit)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 262, column 32: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit] and\n  [RL_bus_input_follow_flit] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_input_first_flit ||
	   WILL_FIRE_RL_bus_input_follow_flit) &&
	  (WILL_FIRE_RL_bus_input_first_flit_1 ||
	   WILL_FIRE_RL_bus_input_follow_flit_1))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit,\n  RL_bus_input_follow_flit] and [RL_bus_input_first_flit_1,\n  RL_bus_input_follow_flit_1] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_input_first_flit_1 &&
	  WILL_FIRE_RL_bus_input_follow_flit_1)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_1] and\n  [RL_bus_input_follow_flit_1] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_output_selected &&
	  WILL_FIRE_RL_bus_output_selected_1)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_output_selected] and\n  [RL_bus_output_selected_1] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_output_selected ||
	   WILL_FIRE_RL_bus_output_selected_1) &&
	  WILL_FIRE_RL_bus_output_selected_2)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_output_selected,\n  RL_bus_output_selected_1] and [RL_bus_output_selected_2] ) fired in the same\n  clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_output_selected ||
	   WILL_FIRE_RL_bus_output_selected_1 ||
	   WILL_FIRE_RL_bus_output_selected_2) &&
	  WILL_FIRE_RL_bus_dflt_output_selected)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_output_selected,\n  RL_bus_output_selected_1, RL_bus_output_selected_2] and\n  [RL_bus_dflt_output_selected] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_input_first_flit_2 &&
	  WILL_FIRE_RL_bus_input_follow_flit_2)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_2] and\n  [RL_bus_input_follow_flit_2] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_input_first_flit_2 ||
	   WILL_FIRE_RL_bus_input_follow_flit_2) &&
	  (WILL_FIRE_RL_bus_input_first_flit_3 ||
	   WILL_FIRE_RL_bus_input_follow_flit_3))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_2,\n  RL_bus_input_follow_flit_2] and [RL_bus_input_first_flit_3,\n  RL_bus_input_follow_flit_3] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_input_first_flit_2 ||
	   WILL_FIRE_RL_bus_input_follow_flit_2 ||
	   WILL_FIRE_RL_bus_input_first_flit_3 ||
	   WILL_FIRE_RL_bus_input_follow_flit_3) &&
	  (WILL_FIRE_RL_bus_input_first_flit_4 ||
	   WILL_FIRE_RL_bus_input_follow_flit_4))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_2,\n  RL_bus_input_follow_flit_2, RL_bus_input_first_flit_3,\n  RL_bus_input_follow_flit_3] and [RL_bus_input_first_flit_4,\n  RL_bus_input_follow_flit_4] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_input_first_flit_2 ||
	   WILL_FIRE_RL_bus_input_follow_flit_2 ||
	   WILL_FIRE_RL_bus_input_first_flit_3 ||
	   WILL_FIRE_RL_bus_input_follow_flit_3 ||
	   WILL_FIRE_RL_bus_input_first_flit_4 ||
	   WILL_FIRE_RL_bus_input_follow_flit_4) &&
	  (WILL_FIRE_RL_bus_input_first_flit_5 ||
	   WILL_FIRE_RL_bus_input_follow_flit_5))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_input_first_flit_2,\n  RL_bus_input_follow_flit_2, RL_bus_input_first_flit_3,\n  RL_bus_input_follow_flit_3, RL_bus_input_first_flit_4,\n  RL_bus_input_follow_flit_4] and [RL_bus_input_first_flit_5,\n  RL_bus_input_follow_flit_5] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_output_selected_3 &&
	  WILL_FIRE_RL_bus_output_selected_4)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_output_selected_3] and\n  [RL_bus_output_selected_4] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_0_genOther && bus_merged_0_wff$D_OUT[0] &&
	  bus_merged_0_flitLeft > 8'd1)
	$display("%m - Expecting more write data flits");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_0_genOther && bus_merged_0_wff$D_OUT[0] &&
	  bus_merged_0_flitLeft > 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_0_genOther && !bus_merged_0_wff$D_OUT[0] &&
	  bus_merged_0_flitLeft == 8'd1)
	$display("%m - Expecting last write data flit");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_0_genOther && !bus_merged_0_wff$D_OUT[0] &&
	  bus_merged_0_flitLeft == 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_0_awug_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_0_wug_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_1_genOther && bus_merged_1_wff$D_OUT[0] &&
	  bus_merged_1_flitLeft > 8'd1)
	$display("%m - Expecting more write data flits");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_1_genOther && bus_merged_1_wff$D_OUT[0] &&
	  bus_merged_1_flitLeft > 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_1_genOther && !bus_merged_1_wff$D_OUT[0] &&
	  bus_merged_1_flitLeft == 8'd1)
	$display("%m - Expecting last write data flit");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_1_genOther && !bus_merged_1_wff$D_OUT[0] &&
	  bus_merged_1_flitLeft == 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_1_awug_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_merged_1_wug_warnDoDrop)
	$display("WARNING: %m - dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putFirst && bus_split_0_doPut$wget[173])
	$display("splitWrite - Expecting FirstFlit of merged write");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putFirst && bus_split_0_doPut$wget[173])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putOther && bus_split_0_doPut$wget[173] &&
	  bus_split_0_doPut$wget[0] &&
	  bus_split_0_flitLeft > 8'd1)
	$display("splitWrite - Expecting more write data flits");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putOther && bus_split_0_doPut$wget[173] &&
	  bus_split_0_doPut$wget[0] &&
	  bus_split_0_flitLeft > 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putOther && bus_split_0_doPut$wget[173] &&
	  !bus_split_0_doPut$wget[0] &&
	  bus_split_0_flitLeft == 8'd1)
	$display("splitWrite - Expecting last write data flit");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putOther && bus_split_0_doPut$wget[173] &&
	  !bus_split_0_doPut$wget[0] &&
	  bus_split_0_flitLeft == 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putOther && !bus_split_0_doPut$wget[173])
	$display("splitWrite - Expecting OtherFlit of merged write");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_putOther && !bus_split_0_doPut$wget[173])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_awug_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_0_wug_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putFirst && bus_split_1_doPut$wget[173])
	$display("splitWrite - Expecting FirstFlit of merged write");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putFirst && bus_split_1_doPut$wget[173])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putOther && bus_split_1_doPut$wget[173] &&
	  bus_split_1_doPut$wget[0] &&
	  bus_split_1_flitLeft > 8'd1)
	$display("splitWrite - Expecting more write data flits");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putOther && bus_split_1_doPut$wget[173] &&
	  bus_split_1_doPut$wget[0] &&
	  bus_split_1_flitLeft > 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putOther && bus_split_1_doPut$wget[173] &&
	  !bus_split_1_doPut$wget[0] &&
	  bus_split_1_flitLeft == 8'd1)
	$display("splitWrite - Expecting last write data flit");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putOther && bus_split_1_doPut$wget[173] &&
	  !bus_split_1_doPut$wget[0] &&
	  bus_split_1_flitLeft == 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putOther && !bus_split_1_doPut$wget[173])
	$display("splitWrite - Expecting OtherFlit of merged write");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_putOther && !bus_split_1_doPut$wget[173])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_awug_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_1_wug_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putFirst && bus_split_2_doPut$wget[173])
	$display("splitWrite - Expecting FirstFlit of merged write");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putFirst && bus_split_2_doPut$wget[173])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putOther && bus_split_2_doPut$wget[173] &&
	  bus_split_2_doPut$wget[0] &&
	  bus_split_2_flitLeft > 8'd1)
	$display("splitWrite - Expecting more write data flits");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putOther && bus_split_2_doPut$wget[173] &&
	  bus_split_2_doPut$wget[0] &&
	  bus_split_2_flitLeft > 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putOther && bus_split_2_doPut$wget[173] &&
	  !bus_split_2_doPut$wget[0] &&
	  bus_split_2_flitLeft == 8'd1)
	$display("splitWrite - Expecting last write data flit");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putOther && bus_split_2_doPut$wget[173] &&
	  !bus_split_2_doPut$wget[0] &&
	  bus_split_2_flitLeft == 8'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putOther && !bus_split_2_doPut$wget[173])
	$display("splitWrite - Expecting OtherFlit of merged write");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_putOther && !bus_split_2_doPut$wget[173])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_awug_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_split_2_wug_warnDoPut)
	$display("WARNING: %m - putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitrate &&
	  IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1904 &&
	  IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1905)
	$display("mkFairOneHotArbiter: next method should not be run with no pending request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitrate &&
	  IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1904 &&
	  IF_NOT_bus_1_arbiter_firstHot_872_873_AND_bus__ETC___d1905)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail)
	begin
	  v__h99176 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail)
	$display("%0t -- %m error: input#%0d ",
		 v__h99176,
		 $signed(32'd0),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_1)
	begin
	  v__h99581 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_1)
	$display("%0t -- %m error: input#%0d ",
		 v__h99581,
		 $signed(32'd1),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_1) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_input_first_flit &&
	  WILL_FIRE_RL_bus_1_input_follow_flit)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 262, column 32: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit] and\n  [RL_bus_1_input_follow_flit] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_1_input_first_flit ||
	   WILL_FIRE_RL_bus_1_input_follow_flit) &&
	  (WILL_FIRE_RL_bus_1_input_first_flit_1 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_1))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit,\n  RL_bus_1_input_follow_flit] and [RL_bus_1_input_first_flit_1,\n  RL_bus_1_input_follow_flit_1] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_input_first_flit_1 &&
	  WILL_FIRE_RL_bus_1_input_follow_flit_1)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_1] and\n  [RL_bus_1_input_follow_flit_1] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeR &&
	  WILL_FIRE_RL_boot_rom_axi4_deburster_inSerial_takeB)
	$display("Error: \"../..//libs/BlueStuff/AXI/AXI4_Utils.bsv\", line 480, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_boot_rom_axi4_deburster_inSerial_takeR] and\n  [RL_boot_rom_axi4_deburster_inSerial_takeB] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeR &&
	  WILL_FIRE_RL_mem0_controller_axi4_deburster_inSerial_takeB)
	$display("Error: \"../..//libs/BlueStuff/AXI/AXI4_Utils.bsv\", line 480, column 28: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_mem0_controller_axi4_deburster_inSerial_takeR] and\n  [RL_mem0_controller_axi4_deburster_inSerial_takeB] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete_initial)
	$display("  SoC address map:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete_initial)
	$display("  Boot ROM:        0x%0h .. 0x%0h",
		 soc_map$m_boot_rom_addr_range[127:64],
		 addr_lim__h134402);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete_initial)
	$display("  Mem0 Controller: 0x%0h .. 0x%0h",
		 soc_map$m_mem0_controller_addr_range[127:64],
		 addr_lim__h134430);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete_initial)
	$display("  UART0:           0x%0h .. 0x%0h",
		 soc_map$m_uart0_addr_range[127:64],
		 addr_lim__h134456);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete_initial)
	begin
	  v__h134634 = $stime;
	  #0;
	end
    v__h134628 = v__h134634 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete_initial)
	$display("%0d:%m.rl_reset_complete_initial", v__h134628);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_output_selected &&
	  WILL_FIRE_RL_bus_1_output_selected_1)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_output_selected] and\n  [RL_bus_1_output_selected_1] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_1_output_selected ||
	   WILL_FIRE_RL_bus_1_output_selected_1) &&
	  WILL_FIRE_RL_bus_1_output_selected_2)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_output_selected,\n  RL_bus_1_output_selected_1] and [RL_bus_1_output_selected_2] ) fired in the\n  same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_1_output_selected ||
	   WILL_FIRE_RL_bus_1_output_selected_1 ||
	   WILL_FIRE_RL_bus_1_output_selected_2) &&
	  WILL_FIRE_RL_bus_1_dflt_output_selected)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_output_selected,\n  RL_bus_1_output_selected_1, RL_bus_1_output_selected_2] and\n  [RL_bus_1_dflt_output_selected] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitrate_1 &&
	  IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2178)
	$display("mkFairOneHotArbiter: next method should not be run with no pending request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitrate_1 &&
	  IF_NOT_bus_1_arbiter_firstHot_1_117_118_AND_bu_ETC___d2178)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_2)
	begin
	  v__h117788 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_2)
	$display("%0t -- %m error: input#%0d ",
		 v__h117788,
		 $signed(32'd0),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_2) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2)
	begin
	  v__h118050 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2)
	$write("%0t -- %m error: input#%0d ",
	       v__h118050,
	       $signed(32'd0),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2 &&
	  bus_1_noRouteSlv_flitCount != 9'd0 &&
	  !bus_1_inputDest_0_1$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2 &&
	  (!(bus_1_noRouteSlv_flitCount != 9'd0) ||
	   bus_1_inputDest_0_1$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2 &&
	  bus_1_noRouteSlv_flitCount != 9'd0 &&
	  !bus_1_inputDest_0_1$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2 &&
	  (!(bus_1_noRouteSlv_flitCount != 9'd0) ||
	   bus_1_inputDest_0_1$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_2) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_3)
	begin
	  v__h118334 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_3)
	$display("%0t -- %m error: input#%0d ",
		 v__h118334,
		 $signed(32'd1),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_3) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3)
	begin
	  v__h118596 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3)
	$write("%0t -- %m error: input#%0d ",
	       v__h118596,
	       $signed(32'd1),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3 &&
	  boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	  !bus_1_inputDest_1_1$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3 &&
	  (!boot_rom_axi4_deburster_inShim_rff$EMPTY_N ||
	   bus_1_inputDest_1_1$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3 &&
	  boot_rom_axi4_deburster_inShim_rff$EMPTY_N &&
	  !bus_1_inputDest_1_1$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3 &&
	  (!boot_rom_axi4_deburster_inShim_rff$EMPTY_N ||
	   bus_1_inputDest_1_1$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_3) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_4)
	begin
	  v__h118880 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_4)
	$display("%0t -- %m error: input#%0d ",
		 v__h118880,
		 $signed(32'd2),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_4) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4)
	begin
	  v__h119142 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4)
	$write("%0t -- %m error: input#%0d ",
	       v__h119142,
	       $signed(32'd2),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4 &&
	  mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	  !bus_1_inputDest_2$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4 &&
	  (!mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ||
	   bus_1_inputDest_2$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4 &&
	  mem0_controller_axi4_deburster_inShim_rff$EMPTY_N &&
	  !bus_1_inputDest_2$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4 &&
	  (!mem0_controller_axi4_deburster_inShim_rff$EMPTY_N ||
	   bus_1_inputDest_2$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_4) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_5)
	begin
	  v__h119426 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_5)
	$display("%0t -- %m error: input#%0d ",
		 v__h119426,
		 $signed(32'd3),
		 "was selected but did not emit a request");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_arbitration_fail_5) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5)
	begin
	  v__h119688 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5)
	$write("%0t -- %m error: input#%0d ",
	       v__h119688,
	       $signed(32'd3),
	       "requested an invalid destination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5) $write("<V ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5 &&
	  uart0$RDY_slave_r_peek &&
	  !bus_1_inputDest_3$wget[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5 &&
	  (!uart0$RDY_slave_r_peek || bus_1_inputDest_3$wget[0]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5 &&
	  uart0$RDY_slave_r_peek &&
	  !bus_1_inputDest_3$wget[1])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5 &&
	  (!uart0$RDY_slave_r_peek || bus_1_inputDest_3$wget[1]))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5) $write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5) $write(" >");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5)
	$write(" (not a valid one-hot destination)", "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_legal_destination_fail_5) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_input_first_flit_3 &&
	  WILL_FIRE_RL_bus_1_input_follow_flit_3)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_3] and\n  [RL_bus_1_input_follow_flit_3] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_input_first_flit_4 &&
	  WILL_FIRE_RL_bus_1_input_follow_flit_4)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_4] and\n  [RL_bus_1_input_follow_flit_4] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start_initial)
	begin
	  v__h134280 = $stime;
	  #0;
	end
    v__h134274 = v__h134280 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start_initial)
	$display("%0d:%m.rl_reset_start_initial ...", v__h134274);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_input_first_flit_2 &&
	  WILL_FIRE_RL_bus_1_input_follow_flit_2)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_2] and\n  [RL_bus_1_input_follow_flit_2] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_1_input_first_flit_2 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_2) &&
	  (WILL_FIRE_RL_bus_1_input_first_flit_3 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_3))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_2,\n  RL_bus_1_input_follow_flit_2] and [RL_bus_1_input_first_flit_3,\n  RL_bus_1_input_follow_flit_3] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_1_input_first_flit_2 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_2 ||
	   WILL_FIRE_RL_bus_1_input_first_flit_3 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_3) &&
	  (WILL_FIRE_RL_bus_1_input_first_flit_4 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_4))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_2,\n  RL_bus_1_input_follow_flit_2, RL_bus_1_input_first_flit_3,\n  RL_bus_1_input_follow_flit_3] and [RL_bus_1_input_first_flit_4,\n  RL_bus_1_input_follow_flit_4] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_bus_1_input_first_flit_2 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_2 ||
	   WILL_FIRE_RL_bus_1_input_first_flit_3 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_3 ||
	   WILL_FIRE_RL_bus_1_input_first_flit_4 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_4) &&
	  (WILL_FIRE_RL_bus_1_input_first_flit_5 ||
	   WILL_FIRE_RL_bus_1_input_follow_flit_5))
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_2,\n  RL_bus_1_input_follow_flit_2, RL_bus_1_input_first_flit_3,\n  RL_bus_1_input_follow_flit_3, RL_bus_1_input_first_flit_4,\n  RL_bus_1_input_follow_flit_4] and [RL_bus_1_input_first_flit_5,\n  RL_bus_1_input_follow_flit_5] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_input_first_flit_5 &&
	  WILL_FIRE_RL_bus_1_input_follow_flit_5)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 263, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_input_first_flit_5] and\n  [RL_bus_1_input_follow_flit_5] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bus_1_output_selected_3 &&
	  WILL_FIRE_RL_bus_1_output_selected_4)
	$display("Error: \"../..//libs/BlueStuff/OneWayBus.bsv\", line 328, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_bus_1_output_selected_3] and\n  [RL_bus_1_output_selected_4] ) fired in the same clock cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkSoC_Top

