{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734146600438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734146600439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 19:23:20 2024 " "Processing started: Fri Dec 13 19:23:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734146600439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146600439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146600439 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146601188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734146601424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/extend.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_file.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALU.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUDecoder.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempreprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempreprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempreprocess " "Found entity 1: mempreprocess" {  } { { "mempreprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempreprocess.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempostprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempostprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempostprocess " "Found entity 1: mempostprocess" {  } { { "mempostprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempostprocess.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshare.sv 1 1 " "Found 1 design units, including 1 entities, in source file gshare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gshare " "Found entity 1: gshare" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndex.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndex " "Found entity 1: branchIndex" {  } { { "branchIndex.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndex.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTB.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB " "Found entity 1: BTB" {  } { { "BTB.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTB.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_status.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_status " "Found entity 1: register_status" {  } { { "register_status.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_status.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "infodecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file infodecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infodecoder " "Found entity 1: infodecoder" {  } { { "infodecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/infodecoder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodeextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeextend " "Found entity 1: decodeextend" {  } { { "decodeextend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob instructionValues.sv(33) " "Verilog HDL Declaration information at instructionValues.sv(33): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionValues.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionValues.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionValues " "Found entity 1: instructionValues" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROBrenamebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROBrenamebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROBrenamebuffer " "Found entity 1: ROBrenamebuffer" {  } { { "ROBrenamebuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ROBrenamebuffer.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBuffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file reorderBuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBuffer " "Found entity 1: reorderBuffer" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621674 ""} { "Info" "ISGN_ENTITY_NAME" "2 writeCommit " "Found entity 2: writeCommit" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchALU " "Found entity 1: branchALU" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob CDBArbiter.sv(48) " "Verilog HDL Declaration information at CDBArbiter.sv(48): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiter.sv 2 2 " "Found 2 design units, including 2 entities, in source file CDBArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 commonDataBus " "Found entity 1: commonDataBus" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621680 ""} { "Info" "ISGN_ENTITY_NAME" "2 CDBArbiter " "Found entity 2: CDBArbiter" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURStationEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURStationEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURStationEntry " "Found entity 1: ALURStationEntry" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRSEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRSEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRSEntry " "Found entity 1: branchRSEntry" {  } { { "branchRSEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRSEntry.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchTargetResolve.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchTargetResolve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchTargetResolve " "Found entity 1: branchTargetResolve" {  } { { "branchTargetResolve.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchTargetResolve.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUSelect.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUSelect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelect " "Found entity 1: ALUSelect" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchSelect.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchSelect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchSelect " "Found entity 1: branchSelect" {  } { { "branchSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchSelect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcMux.sv 1 1 " "Found 1 design units, including 1 entities, in source file srcMux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srcMux " "Found entity 1: srcMux" {  } { { "srcMux.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/srcMux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file imemTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imemTest " "Found entity 1: imemTest" {  } { { "imemTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imemTest.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCSelectLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PCSelectLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCSelectLogic " "Found entity 1: PCSelectLogic" {  } { { "PCSelectLogic.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/PCSelectLogic.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSArbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSArbiter " "Found entity 1: RSArbiter" {  } { { "RSArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSArbiter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INDEX index instrFetchUnit.sv(17) " "Verilog HDL Declaration information at instrFetchUnit.sv(17): object \"INDEX\" differs only in case from object \"index\" in the same scope" {  } { { "instrFetchUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrFetchUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrFetchUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrFetchUnit " "Found entity 1: instrFetchUnit" {  } { { "instrFetchUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "instr_decode.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionalUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file functionalUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 functionalUnit " "Found entity 1: functionalUnit" {  } { { "functionalUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob ALURS.sv(5) " "Verilog HDL Declaration information at ALURS.sv(5): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "ALURS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURS " "Found entity 1: ALURS" {  } { { "ALURS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob branchRS.sv(9) " "Verilog HDL Declaration information at branchRS.sv(9): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "branchRS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRS " "Found entity 1: branchRS" {  } { { "branchRS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renameStage.sv 1 1 " "Found 1 design units, including 1 entities, in source file renameStage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 renameStage " "Found entity 1: renameStage" {  } { { "renameStage.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfileTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileTest " "Found entity 1: regfileTest" {  } { { "regfileTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/regfileTest.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcSelectTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcSelectTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcSelectTest " "Found entity 1: pcSelectTest" {  } { { "pcSelectTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/pcSelectTest.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndexTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndexTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndexTest " "Found entity 1: branchIndexTest" {  } { { "branchIndexTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndexTest.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTBTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTBTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTBTest " "Found entity 1: BTBTest" {  } { { "BTBTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTBTest.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regStatusTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regStatusTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regStatusTest " "Found entity 1: regStatusTest" {  } { { "regStatusTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/regStatusTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFileTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFileTest " "Found entity 1: registerFileTest" {  } { { "registerFileTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/registerFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSArbiterTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSArbiterTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSArbiterTest " "Found entity 1: RSArbiterTest" {  } { { "RSArbiterTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSArbiterTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSTest " "Found entity 1: RSTest" {  } { { "RSTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSTest.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUSelectTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUSelectTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelectTest " "Found entity 1: ALUSelectTest" {  } { { "ALUSelectTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelectTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiterTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file CDBArbiterTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CDBArbiterTest " "Found entity 1: CDBArbiterTest" {  } { { "CDBArbiterTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiterTest.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob reorderBufferTest.sv(3) " "Verilog HDL Declaration information at reorderBufferTest.sv(3): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "reorderBufferTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBufferTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file reorderBufferTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBufferTest " "Found entity 1: reorderBufferTest" {  } { { "reorderBufferTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "robValue1 ROBValue1 RISCV.sv(97) " "Verilog HDL Declaration information at RISCV.sv(97): object \"robValue1\" differs only in case from object \"ROBValue1\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "robValue2 ROBValue2 RISCV.sv(97) " "Verilog HDL Declaration information at RISCV.sv(97): object \"robValue2\" differs only in case from object \"ROBValue2\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob RISCV.sv(27) " "Verilog HDL Declaration information at RISCV.sv(27): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV.sv 1 1 " "Found 1 design units, including 1 entities, in source file RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuSim.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpuSim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuSim " "Found entity 1: cpuSim" {  } { { "cpuSim.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/cpuSim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734146622034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeCommit writeCommit:inputBus " "Elaborating entity \"writeCommit\" for hierarchy \"writeCommit:inputBus\"" {  } { { "RISCV.sv" "inputBus" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commonDataBus commonDataBus:dataBus " "Elaborating entity \"commonDataBus\" for hierarchy \"commonDataBus:dataBus\"" {  } { { "RISCV.sv" "dataBus" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrFetchUnit instrFetchUnit:fetchStage " "Elaborating entity \"instrFetchUnit\" for hierarchy \"instrFetchUnit:fetchStage\"" {  } { { "RISCV.sv" "fetchStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSelectLogic instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect " "Elaborating entity \"PCSelectLogic\" for hierarchy \"instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\"" {  } { { "instrFetchUnit.sv" "pcSelect" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB instrFetchUnit:fetchStage\|BTB:branchTargetBuffer " "Elaborating entity \"BTB\" for hierarchy \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\"" {  } { { "instrFetchUnit.sv" "branchTargetBuffer" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gshare instrFetchUnit:fetchStage\|gshare:predictor " "Elaborating entity \"gshare\" for hierarchy \"instrFetchUnit:fetchStage\|gshare:predictor\"" {  } { { "instrFetchUnit.sv" "predictor" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622233 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 gshare.sv(46) " "Verilog HDL warning at gshare.sv(46): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734146622234 "|RISCV|instrFetchUnit:fetchStage|gshare:predictor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchIndex instrFetchUnit:fetchStage\|branchIndex:indexGen " "Elaborating entity \"branchIndex\" for hierarchy \"instrFetchUnit:fetchStage\|branchIndex:indexGen\"" {  } { { "instrFetchUnit.sv" "indexGen" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem instrFetchUnit:fetchStage\|imem:IMem " "Elaborating entity \"imem\" for hierarchy \"instrFetchUnit:fetchStage\|imem:IMem\"" {  } { { "instrFetchUnit.sv" "IMem" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622238 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 255 imem.sv(33) " "Verilog HDL warning at imem.sv(33): number of words (1) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.data_a 0 imem.sv(31) " "Net \"iMem.data_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.waddr_a 0 imem.sv(31) " "Net \"iMem.waddr_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.we_a 0 imem.sv(31) " "Net \"iMem.we_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decode instr_decode:decodeStage " "Elaborating entity \"instr_decode\" for hierarchy \"instr_decode:decodeStage\"" {  } { { "RISCV.sv" "decodeStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeextend instr_decode:decodeStage\|decodeextend:decodeExtender " "Elaborating entity \"decodeextend\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\"" {  } { { "instr_decode.sv" "decodeExtender" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infodecoder instr_decode:decodeStage\|decodeextend:decodeExtender\|infodecoder:maindecoder " "Elaborating entity \"infodecoder\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|infodecoder:maindecoder\"" {  } { { "decodeextend.sv" "maindecoder" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend instr_decode:decodeStage\|decodeextend:decodeExtender\|extend:extender " "Elaborating entity \"extend\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|extend:extender\"" {  } { { "decodeextend.sv" "extender" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder instr_decode:decodeStage\|decodeextend:decodeExtender\|ALUDecoder:ALUdecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|ALUDecoder:ALUdecoder\"" {  } { { "decodeextend.sv" "ALUdecoder" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file instr_decode:decodeStage\|register_file:regfile " "Elaborating entity \"register_file\" for hierarchy \"instr_decode:decodeStage\|register_file:regfile\"" {  } { { "instr_decode.sv" "regfile" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_status instr_decode:decodeStage\|register_status:regTable " "Elaborating entity \"register_status\" for hierarchy \"instr_decode:decodeStage\|register_status:regTable\"" {  } { { "instr_decode.sv" "regTable" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renameStage renameStage:instrRenameStage " "Elaborating entity \"renameStage\" for hierarchy \"renameStage:instrRenameStage\"" {  } { { "RISCV.sv" "instrRenameStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionValues renameStage:instrRenameStage\|instructionValues:valdet1 " "Elaborating entity \"instructionValues\" for hierarchy \"renameStage:instrRenameStage\|instructionValues:valdet1\"" {  } { { "renameStage.sv" "valdet1" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSArbiter renameStage:instrRenameStage\|RSArbiter:arbiter " "Elaborating entity \"RSArbiter\" for hierarchy \"renameStage:instrRenameStage\|RSArbiter:arbiter\"" {  } { { "renameStage.sv" "arbiter" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchTargetResolve renameStage:instrRenameStage\|branchTargetResolve:targetResolver " "Elaborating entity \"branchTargetResolve\" for hierarchy \"renameStage:instrRenameStage\|branchTargetResolve:targetResolver\"" {  } { { "renameStage.sv" "targetResolver" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURS ALURS:aluReservationStation " "Elaborating entity \"ALURS\" for hierarchy \"ALURS:aluReservationStation\"" {  } { { "RISCV.sv" "aluReservationStation" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURStationEntry ALURS:aluReservationStation\|ALURStationEntry:entry1 " "Elaborating entity \"ALURStationEntry\" for hierarchy \"ALURS:aluReservationStation\|ALURStationEntry:entry1\"" {  } { { "ALURS.sv" "entry1" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSelect ALURS:aluReservationStation\|ALUSelect:selectLogic " "Elaborating entity \"ALUSelect\" for hierarchy \"ALURS:aluReservationStation\|ALUSelect:selectLogic\"" {  } { { "ALURS.sv" "selectLogic" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622321 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUSelect.sv(63) " "Verilog HDL Case Statement warning at ALUSelect.sv(63): incomplete case statement has no default case item" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1734146622323 "|RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALUSelect.sv(63) " "Verilog HDL Case Statement information at ALUSelect.sv(63): all case item expressions in this case statement are onehot" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734146622323 "|RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:op1 " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:op1\"" {  } { { "ALURS.sv" "op1" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:rob " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:rob\"" {  } { { "ALURS.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:info " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:info\"" {  } { { "ALURS.sv" "info" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchRS branchRS:branchReservationStation " "Elaborating entity \"branchRS\" for hierarchy \"branchRS:branchReservationStation\"" {  } { { "RISCV.sv" "branchReservationStation" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchRSEntry branchRS:branchReservationStation\|branchRSEntry:entry1 " "Elaborating entity \"branchRSEntry\" for hierarchy \"branchRS:branchReservationStation\|branchRSEntry:entry1\"" {  } { { "branchRS.sv" "entry1" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchSelect branchRS:branchReservationStation\|branchSelect:selectLogic " "Elaborating entity \"branchSelect\" for hierarchy \"branchRS:branchReservationStation\|branchSelect:selectLogic\"" {  } { { "branchRS.sv" "selectLogic" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622367 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "branchSelect.sv(46) " "Verilog HDL Case Statement information at branchSelect.sv(46): all case item expressions in this case statement are onehot" {  } { { "branchSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchSelect.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734146622369 "|RISCV|branchRS:branchReservationStation|branchSelect:selectLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:op1 " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:op1\"" {  } { { "branchRS.sv" "op1" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:rob " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:rob\"" {  } { { "branchRS.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:info " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:info\"" {  } { { "branchRS.sv" "info" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionalUnit functionalUnit:executeStage " "Elaborating entity \"functionalUnit\" for hierarchy \"functionalUnit:executeStage\"" {  } { { "RISCV.sv" "executeStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchALU functionalUnit:executeStage\|branchALU:branchUnit " "Elaborating entity \"branchALU\" for hierarchy \"functionalUnit:executeStage\|branchALU:branchUnit\"" {  } { { "functionalUnit.sv" "branchUnit" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622413 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "misdirect branchALU.sv(52) " "Verilog HDL Always Construct warning at branchALU.sv(52): inferring latch(es) for variable \"misdirect\", which holds its previous value in one or more paths through the always construct" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734146622420 "|RISCV|functionalUnit:executeStage|branchALU:branchUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mispredict branchALU.sv(52) " "Verilog HDL Always Construct warning at branchALU.sv(52): inferring latch(es) for variable \"mispredict\", which holds its previous value in one or more paths through the always construct" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734146622420 "|RISCV|functionalUnit:executeStage|branchALU:branchUnit"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "branchALU.sv(52) " "SystemVerilog RTL Coding error at branchALU.sv(52): always_comb construct does not infer purely combinational logic." {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 52 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1734146622420 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "functionalUnit:executeStage\|branchALU:branchUnit " "Can't elaborate user hierarchy \"functionalUnit:executeStage\|branchALU:branchUnit\"" {  } { { "functionalUnit.sv" "branchUnit" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg " "Generated suppressed messages file /home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146622508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734146622659 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 19:23:42 2024 " "Processing ended: Fri Dec 13 19:23:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734146622659 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734146622659 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734146622659 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146622659 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146623536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734146600438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734146600439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 19:23:20 2024 " "Processing started: Fri Dec 13 19:23:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734146600439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146600439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146600439 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146601188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734146601424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/extend.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_file.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALU.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUDecoder.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempreprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempreprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempreprocess " "Found entity 1: mempreprocess" {  } { { "mempreprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempreprocess.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempostprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempostprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempostprocess " "Found entity 1: mempostprocess" {  } { { "mempostprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempostprocess.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshare.sv 1 1 " "Found 1 design units, including 1 entities, in source file gshare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gshare " "Found entity 1: gshare" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndex.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndex " "Found entity 1: branchIndex" {  } { { "branchIndex.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndex.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTB.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB " "Found entity 1: BTB" {  } { { "BTB.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTB.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_status.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_status " "Found entity 1: register_status" {  } { { "register_status.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_status.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "infodecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file infodecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infodecoder " "Found entity 1: infodecoder" {  } { { "infodecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/infodecoder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodeextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeextend " "Found entity 1: decodeextend" {  } { { "decodeextend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob instructionValues.sv(33) " "Verilog HDL Declaration information at instructionValues.sv(33): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionValues.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionValues.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionValues " "Found entity 1: instructionValues" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROBrenamebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROBrenamebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROBrenamebuffer " "Found entity 1: ROBrenamebuffer" {  } { { "ROBrenamebuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ROBrenamebuffer.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBuffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file reorderBuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBuffer " "Found entity 1: reorderBuffer" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621674 ""} { "Info" "ISGN_ENTITY_NAME" "2 writeCommit " "Found entity 2: writeCommit" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchALU " "Found entity 1: branchALU" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob CDBArbiter.sv(48) " "Verilog HDL Declaration information at CDBArbiter.sv(48): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiter.sv 2 2 " "Found 2 design units, including 2 entities, in source file CDBArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 commonDataBus " "Found entity 1: commonDataBus" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621680 ""} { "Info" "ISGN_ENTITY_NAME" "2 CDBArbiter " "Found entity 2: CDBArbiter" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURStationEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURStationEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURStationEntry " "Found entity 1: ALURStationEntry" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRSEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRSEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRSEntry " "Found entity 1: branchRSEntry" {  } { { "branchRSEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRSEntry.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchTargetResolve.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchTargetResolve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchTargetResolve " "Found entity 1: branchTargetResolve" {  } { { "branchTargetResolve.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchTargetResolve.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUSelect.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUSelect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelect " "Found entity 1: ALUSelect" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchSelect.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchSelect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchSelect " "Found entity 1: branchSelect" {  } { { "branchSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchSelect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcMux.sv 1 1 " "Found 1 design units, including 1 entities, in source file srcMux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srcMux " "Found entity 1: srcMux" {  } { { "srcMux.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/srcMux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file imemTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imemTest " "Found entity 1: imemTest" {  } { { "imemTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imemTest.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCSelectLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PCSelectLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCSelectLogic " "Found entity 1: PCSelectLogic" {  } { { "PCSelectLogic.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/PCSelectLogic.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSArbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSArbiter " "Found entity 1: RSArbiter" {  } { { "RSArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSArbiter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INDEX index instrFetchUnit.sv(17) " "Verilog HDL Declaration information at instrFetchUnit.sv(17): object \"INDEX\" differs only in case from object \"index\" in the same scope" {  } { { "instrFetchUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrFetchUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrFetchUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrFetchUnit " "Found entity 1: instrFetchUnit" {  } { { "instrFetchUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "instr_decode.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionalUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file functionalUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 functionalUnit " "Found entity 1: functionalUnit" {  } { { "functionalUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob ALURS.sv(5) " "Verilog HDL Declaration information at ALURS.sv(5): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "ALURS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURS " "Found entity 1: ALURS" {  } { { "ALURS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob branchRS.sv(9) " "Verilog HDL Declaration information at branchRS.sv(9): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "branchRS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRS " "Found entity 1: branchRS" {  } { { "branchRS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renameStage.sv 1 1 " "Found 1 design units, including 1 entities, in source file renameStage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 renameStage " "Found entity 1: renameStage" {  } { { "renameStage.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfileTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileTest " "Found entity 1: regfileTest" {  } { { "regfileTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/regfileTest.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcSelectTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcSelectTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcSelectTest " "Found entity 1: pcSelectTest" {  } { { "pcSelectTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/pcSelectTest.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndexTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndexTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndexTest " "Found entity 1: branchIndexTest" {  } { { "branchIndexTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndexTest.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTBTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTBTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTBTest " "Found entity 1: BTBTest" {  } { { "BTBTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTBTest.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regStatusTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regStatusTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regStatusTest " "Found entity 1: regStatusTest" {  } { { "regStatusTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/regStatusTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFileTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFileTest " "Found entity 1: registerFileTest" {  } { { "registerFileTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/registerFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSArbiterTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSArbiterTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSArbiterTest " "Found entity 1: RSArbiterTest" {  } { { "RSArbiterTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSArbiterTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSTest " "Found entity 1: RSTest" {  } { { "RSTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSTest.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUSelectTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUSelectTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelectTest " "Found entity 1: ALUSelectTest" {  } { { "ALUSelectTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelectTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiterTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file CDBArbiterTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CDBArbiterTest " "Found entity 1: CDBArbiterTest" {  } { { "CDBArbiterTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiterTest.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob reorderBufferTest.sv(3) " "Verilog HDL Declaration information at reorderBufferTest.sv(3): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "reorderBufferTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBufferTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file reorderBufferTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBufferTest " "Found entity 1: reorderBufferTest" {  } { { "reorderBufferTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "robValue1 ROBValue1 RISCV.sv(97) " "Verilog HDL Declaration information at RISCV.sv(97): object \"robValue1\" differs only in case from object \"ROBValue1\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "robValue2 ROBValue2 RISCV.sv(97) " "Verilog HDL Declaration information at RISCV.sv(97): object \"robValue2\" differs only in case from object \"ROBValue2\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob RISCV.sv(27) " "Verilog HDL Declaration information at RISCV.sv(27): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734146621748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV.sv 1 1 " "Found 1 design units, including 1 entities, in source file RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuSim.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpuSim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuSim " "Found entity 1: cpuSim" {  } { { "cpuSim.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/cpuSim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734146621751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146621751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734146622034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeCommit writeCommit:inputBus " "Elaborating entity \"writeCommit\" for hierarchy \"writeCommit:inputBus\"" {  } { { "RISCV.sv" "inputBus" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commonDataBus commonDataBus:dataBus " "Elaborating entity \"commonDataBus\" for hierarchy \"commonDataBus:dataBus\"" {  } { { "RISCV.sv" "dataBus" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrFetchUnit instrFetchUnit:fetchStage " "Elaborating entity \"instrFetchUnit\" for hierarchy \"instrFetchUnit:fetchStage\"" {  } { { "RISCV.sv" "fetchStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSelectLogic instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect " "Elaborating entity \"PCSelectLogic\" for hierarchy \"instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\"" {  } { { "instrFetchUnit.sv" "pcSelect" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB instrFetchUnit:fetchStage\|BTB:branchTargetBuffer " "Elaborating entity \"BTB\" for hierarchy \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\"" {  } { { "instrFetchUnit.sv" "branchTargetBuffer" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gshare instrFetchUnit:fetchStage\|gshare:predictor " "Elaborating entity \"gshare\" for hierarchy \"instrFetchUnit:fetchStage\|gshare:predictor\"" {  } { { "instrFetchUnit.sv" "predictor" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622233 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 gshare.sv(46) " "Verilog HDL warning at gshare.sv(46): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734146622234 "|RISCV|instrFetchUnit:fetchStage|gshare:predictor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchIndex instrFetchUnit:fetchStage\|branchIndex:indexGen " "Elaborating entity \"branchIndex\" for hierarchy \"instrFetchUnit:fetchStage\|branchIndex:indexGen\"" {  } { { "instrFetchUnit.sv" "indexGen" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem instrFetchUnit:fetchStage\|imem:IMem " "Elaborating entity \"imem\" for hierarchy \"instrFetchUnit:fetchStage\|imem:IMem\"" {  } { { "instrFetchUnit.sv" "IMem" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622238 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 255 imem.sv(33) " "Verilog HDL warning at imem.sv(33): number of words (1) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.data_a 0 imem.sv(31) " "Net \"iMem.data_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.waddr_a 0 imem.sv(31) " "Net \"iMem.waddr_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.we_a 0 imem.sv(31) " "Net \"iMem.we_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734146622240 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decode instr_decode:decodeStage " "Elaborating entity \"instr_decode\" for hierarchy \"instr_decode:decodeStage\"" {  } { { "RISCV.sv" "decodeStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeextend instr_decode:decodeStage\|decodeextend:decodeExtender " "Elaborating entity \"decodeextend\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\"" {  } { { "instr_decode.sv" "decodeExtender" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infodecoder instr_decode:decodeStage\|decodeextend:decodeExtender\|infodecoder:maindecoder " "Elaborating entity \"infodecoder\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|infodecoder:maindecoder\"" {  } { { "decodeextend.sv" "maindecoder" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend instr_decode:decodeStage\|decodeextend:decodeExtender\|extend:extender " "Elaborating entity \"extend\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|extend:extender\"" {  } { { "decodeextend.sv" "extender" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder instr_decode:decodeStage\|decodeextend:decodeExtender\|ALUDecoder:ALUdecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|ALUDecoder:ALUdecoder\"" {  } { { "decodeextend.sv" "ALUdecoder" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file instr_decode:decodeStage\|register_file:regfile " "Elaborating entity \"register_file\" for hierarchy \"instr_decode:decodeStage\|register_file:regfile\"" {  } { { "instr_decode.sv" "regfile" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_status instr_decode:decodeStage\|register_status:regTable " "Elaborating entity \"register_status\" for hierarchy \"instr_decode:decodeStage\|register_status:regTable\"" {  } { { "instr_decode.sv" "regTable" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renameStage renameStage:instrRenameStage " "Elaborating entity \"renameStage\" for hierarchy \"renameStage:instrRenameStage\"" {  } { { "RISCV.sv" "instrRenameStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionValues renameStage:instrRenameStage\|instructionValues:valdet1 " "Elaborating entity \"instructionValues\" for hierarchy \"renameStage:instrRenameStage\|instructionValues:valdet1\"" {  } { { "renameStage.sv" "valdet1" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSArbiter renameStage:instrRenameStage\|RSArbiter:arbiter " "Elaborating entity \"RSArbiter\" for hierarchy \"renameStage:instrRenameStage\|RSArbiter:arbiter\"" {  } { { "renameStage.sv" "arbiter" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchTargetResolve renameStage:instrRenameStage\|branchTargetResolve:targetResolver " "Elaborating entity \"branchTargetResolve\" for hierarchy \"renameStage:instrRenameStage\|branchTargetResolve:targetResolver\"" {  } { { "renameStage.sv" "targetResolver" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURS ALURS:aluReservationStation " "Elaborating entity \"ALURS\" for hierarchy \"ALURS:aluReservationStation\"" {  } { { "RISCV.sv" "aluReservationStation" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURStationEntry ALURS:aluReservationStation\|ALURStationEntry:entry1 " "Elaborating entity \"ALURStationEntry\" for hierarchy \"ALURS:aluReservationStation\|ALURStationEntry:entry1\"" {  } { { "ALURS.sv" "entry1" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSelect ALURS:aluReservationStation\|ALUSelect:selectLogic " "Elaborating entity \"ALUSelect\" for hierarchy \"ALURS:aluReservationStation\|ALUSelect:selectLogic\"" {  } { { "ALURS.sv" "selectLogic" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622321 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUSelect.sv(63) " "Verilog HDL Case Statement warning at ALUSelect.sv(63): incomplete case statement has no default case item" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1734146622323 "|RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALUSelect.sv(63) " "Verilog HDL Case Statement information at ALUSelect.sv(63): all case item expressions in this case statement are onehot" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734146622323 "|RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:op1 " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:op1\"" {  } { { "ALURS.sv" "op1" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:rob " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:rob\"" {  } { { "ALURS.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:info " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:info\"" {  } { { "ALURS.sv" "info" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchRS branchRS:branchReservationStation " "Elaborating entity \"branchRS\" for hierarchy \"branchRS:branchReservationStation\"" {  } { { "RISCV.sv" "branchReservationStation" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchRSEntry branchRS:branchReservationStation\|branchRSEntry:entry1 " "Elaborating entity \"branchRSEntry\" for hierarchy \"branchRS:branchReservationStation\|branchRSEntry:entry1\"" {  } { { "branchRS.sv" "entry1" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchSelect branchRS:branchReservationStation\|branchSelect:selectLogic " "Elaborating entity \"branchSelect\" for hierarchy \"branchRS:branchReservationStation\|branchSelect:selectLogic\"" {  } { { "branchRS.sv" "selectLogic" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622367 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "branchSelect.sv(46) " "Verilog HDL Case Statement information at branchSelect.sv(46): all case item expressions in this case statement are onehot" {  } { { "branchSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchSelect.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734146622369 "|RISCV|branchRS:branchReservationStation|branchSelect:selectLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:op1 " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:op1\"" {  } { { "branchRS.sv" "op1" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:rob " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:rob\"" {  } { { "branchRS.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:info " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:info\"" {  } { { "branchRS.sv" "info" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionalUnit functionalUnit:executeStage " "Elaborating entity \"functionalUnit\" for hierarchy \"functionalUnit:executeStage\"" {  } { { "RISCV.sv" "executeStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchALU functionalUnit:executeStage\|branchALU:branchUnit " "Elaborating entity \"branchALU\" for hierarchy \"functionalUnit:executeStage\|branchALU:branchUnit\"" {  } { { "functionalUnit.sv" "branchUnit" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622413 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "misdirect branchALU.sv(52) " "Verilog HDL Always Construct warning at branchALU.sv(52): inferring latch(es) for variable \"misdirect\", which holds its previous value in one or more paths through the always construct" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734146622420 "|RISCV|functionalUnit:executeStage|branchALU:branchUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mispredict branchALU.sv(52) " "Verilog HDL Always Construct warning at branchALU.sv(52): inferring latch(es) for variable \"mispredict\", which holds its previous value in one or more paths through the always construct" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734146622420 "|RISCV|functionalUnit:executeStage|branchALU:branchUnit"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "branchALU.sv(52) " "SystemVerilog RTL Coding error at branchALU.sv(52): always_comb construct does not infer purely combinational logic." {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 52 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1734146622420 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "functionalUnit:executeStage\|branchALU:branchUnit " "Can't elaborate user hierarchy \"functionalUnit:executeStage\|branchALU:branchUnit\"" {  } { { "functionalUnit.sv" "branchUnit" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734146622430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg " "Generated suppressed messages file /home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146622508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734146622659 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 19:23:42 2024 " "Processing ended: Fri Dec 13 19:23:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734146622659 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734146622659 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734146622659 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734146622659 ""}
