#######################################################
##  gemini_pss_constraint.pin
##  Copyright (c) 2023 Rapid Silicon
##  All Right Reserved.
#######################################################

###Slave AHB0 Interface
set_pin_loc "fpga_ahb_s0_haddr[0]"	"s0_haddr_0_i"
set_pin_loc "fpga_ahb_s0_haddr[1]"	"s0_haddr_1_i"
set_pin_loc "fpga_ahb_s0_haddr[2]"	"s0_haddr_2_i"
set_pin_loc "fpga_ahb_s0_haddr[3]"	"s0_haddr_3_i"
set_pin_loc "fpga_ahb_s0_haddr[4]"	"s0_haddr_4_i"
set_pin_loc "fpga_ahb_s0_haddr[5]"	"s0_haddr_5_i"
set_pin_loc "fpga_ahb_s0_haddr[6]"	"s0_haddr_6_i"
set_pin_loc "fpga_ahb_s0_haddr[7]"	"s0_haddr_7_i"
set_pin_loc "fpga_ahb_s0_haddr[8]"	"s0_haddr_8_i"
set_pin_loc "fpga_ahb_s0_haddr[9]"	"s0_haddr_9_i"
set_pin_loc "fpga_ahb_s0_haddr[10]"	"s0_haddr_10_i"
set_pin_loc "fpga_ahb_s0_haddr[11]"	"s0_haddr_11_i"
set_pin_loc "fpga_ahb_s0_haddr[12]"	"s0_haddr_12_i"
set_pin_loc "fpga_ahb_s0_haddr[13]"	"s0_haddr_13_i"
set_pin_loc "fpga_ahb_s0_haddr[14]"	"s0_haddr_14_i"
set_pin_loc "fpga_ahb_s0_haddr[15]"	"s0_haddr_15_i"
set_pin_loc "fpga_ahb_s0_haddr[16]"	"s0_haddr_16_i"
set_pin_loc "fpga_ahb_s0_haddr[17]"	"s0_haddr_17_i"
set_pin_loc "fpga_ahb_s0_haddr[18]"	"s0_haddr_18_i"
set_pin_loc "fpga_ahb_s0_haddr[19]"	"s0_haddr_19_i"
set_pin_loc "fpga_ahb_s0_haddr[20]"	"s0_haddr_20_i"
set_pin_loc "fpga_ahb_s0_haddr[21]"	"s0_haddr_21_i"
set_pin_loc "fpga_ahb_s0_haddr[22]"	"s0_haddr_22_i"
set_pin_loc "fpga_ahb_s0_haddr[23]"	"s0_haddr_23_i"
set_pin_loc "fpga_ahb_s0_haddr[24]"	"s0_haddr_24_i"
set_pin_loc "fpga_ahb_s0_haddr[25]"	"s0_haddr_25_i"
set_pin_loc "fpga_ahb_s0_haddr[26]"	"s0_haddr_26_i"
set_pin_loc "fpga_ahb_s0_haddr[27]"	"s0_haddr_27_i"
set_pin_loc "fpga_ahb_s0_haddr[28]"	"s0_haddr_28_i"
set_pin_loc "fpga_ahb_s0_haddr[29]"	"s0_haddr_29_i"
set_pin_loc "fpga_ahb_s0_haddr[30]"	"s0_haddr_30_i"
set_pin_loc "fpga_ahb_s0_haddr[31]"	"s0_haddr_31_i"

set_pin_loc "fpga_ahb_s0_hburst[0]"	"s0_hburst_i"
set_pin_loc "fpga_ahb_s0_hburst[1]"	"s0_hburst_1_i"
set_pin_loc "fpga_ahb_s0_hburst[2]"	"s0_hburst_2_i"

set_pin_loc "fpga_ahb_s0_hmastlock"	"s0_hmastlock_i"

set_pin_loc "fpga_ahb_s0_hprot[0]"	"s0_hprot_0_i"
set_pin_loc "fpga_ahb_s0_hprot[1]"	"s0_hprot_1_i"
set_pin_loc "fpga_ahb_s0_hprot[2]"	"s0_hprot_2_i"
set_pin_loc "fpga_ahb_s0_hprot[3]"	"s0_hprot_3_i"
set_pin_loc "fpga_ahb_s0_hrdata[0]"	"s0_hrdata_0_o"
set_pin_loc "fpga_ahb_s0_hrdata[1]"	"s0_hrdata_1_o"
set_pin_loc "fpga_ahb_s0_hrdata[2]"	"s0_hrdata_2_o"
set_pin_loc "fpga_ahb_s0_hrdata[3]"	"s0_hrdata_3_o"
set_pin_loc "fpga_ahb_s0_hrdata[4]"	"s0_hrdata_4_o"
set_pin_loc "fpga_ahb_s0_hrdata[5]"	"s0_hrdata_5_o"
set_pin_loc "fpga_ahb_s0_hrdata[6]"	"s0_hrdata_6_o"
set_pin_loc "fpga_ahb_s0_hrdata[7]"	"s0_hrdata_7_o"
set_pin_loc "fpga_ahb_s0_hrdata[8]"	"s0_hrdata_8_o"
set_pin_loc "fpga_ahb_s0_hrdata[9]"	"s0_hrdata_9_o"
set_pin_loc "fpga_ahb_s0_hrdata[10]"	"s0_hrdata_10_o"
set_pin_loc "fpga_ahb_s0_hrdata[11]"	"s0_hrdata_11_o"
set_pin_loc "fpga_ahb_s0_hrdata[12]"	"s0_hrdata_12_o"
set_pin_loc "fpga_ahb_s0_hrdata[13]"	"s0_hrdata_13_o"
set_pin_loc "fpga_ahb_s0_hrdata[14]"	"s0_hrdata_14_o"
set_pin_loc "fpga_ahb_s0_hrdata[15]"	"s0_hrdata_15_o"
set_pin_loc "fpga_ahb_s0_hrdata[16]"	"s0_hrdata_16_o"
set_pin_loc "fpga_ahb_s0_hrdata[17]"	"s0_hrdata_17_o"
set_pin_loc "fpga_ahb_s0_hrdata[18]"	"s0_hrdata_18_o"
set_pin_loc "fpga_ahb_s0_hrdata[19]"	"s0_hrdata_19_o"
set_pin_loc "fpga_ahb_s0_hrdata[20]"	"s0_hrdata_20_o"
set_pin_loc "fpga_ahb_s0_hrdata[21]"	"s0_hrdata_21_o"
set_pin_loc "fpga_ahb_s0_hrdata[22]"	"s0_hrdata_22_o"
set_pin_loc "fpga_ahb_s0_hrdata[23]"	"s0_hrdata_23_o"
set_pin_loc "fpga_ahb_s0_hrdata[24]"	"s0_hrdata_24_o"
set_pin_loc "fpga_ahb_s0_hrdata[25]"	"s0_hrdata_25_o"
set_pin_loc "fpga_ahb_s0_hrdata[26]"	"s0_hrdata_26_o"
set_pin_loc "fpga_ahb_s0_hrdata[27]"	"s0_hrdata_27_o"
set_pin_loc "fpga_ahb_s0_hrdata[28]"	"s0_hrdata_28_o"
set_pin_loc "fpga_ahb_s0_hrdata[29]"	"s0_hrdata_29_o"
set_pin_loc "fpga_ahb_s0_hrdata[30]"	"s0_hrdata_30_o"
set_pin_loc "fpga_ahb_s0_hrdata[31]"	"s0_hrdata_31_o"

set_pin_loc "fpga_ahb_s0_hready"	"s0_hready_o"
set_pin_loc "fpga_ahb_s0_hresp"	"s0_hresp_o"
set_pin_loc "fpga_ahb_s0_hsel"	"s0_hsel_i"

set_pin_loc "fpga_ahb_s0_hsize[0]"	"s0_hsize_0_i"
set_pin_loc "fpga_ahb_s0_hsize[1]"	"s0_hsize_1_i"
set_pin_loc "fpga_ahb_s0_hsize[2]"	"s0_hsize_2_i"

set_pin_loc "fpga_ahb_s0_htrans[0]"	"s0_htrans_0_i"
set_pin_loc "fpga_ahb_s0_htrans[1]"	"s0_htrans_1_i"

set_pin_loc "fpga_ahb_s0_hwbe[0]"	"s0_hwbe_0_i"
set_pin_loc "fpga_ahb_s0_hwbe[1]"	"s0_hwbe_1_i"
set_pin_loc "fpga_ahb_s0_hwbe[2]"	"s0_hwbe_2_i"
set_pin_loc "fpga_ahb_s0_hwbe[3]"	"s0_hwbe_3_i"

set_pin_loc "fpga_ahb_s0_hwdata[0]"	"s0_hwdata_0_i"
set_pin_loc "fpga_ahb_s0_hwdata[1]"	"s0_hwdata_1_i"
set_pin_loc "fpga_ahb_s0_hwdata[2]"	"s0_hwdata_2_i"
set_pin_loc "fpga_ahb_s0_hwdata[3]"	"s0_hwdata_3_i"
set_pin_loc "fpga_ahb_s0_hwdata[4]"	"s0_hwdata_4_i"
set_pin_loc "fpga_ahb_s0_hwdata[5]"	"s0_hwdata_5_i"
set_pin_loc "fpga_ahb_s0_hwdata[6]"	"s0_hwdata_6_i"
set_pin_loc "fpga_ahb_s0_hwdata[7]"	"s0_hwdata_7_i"
set_pin_loc "fpga_ahb_s0_hwdata[8]"	"s0_hwdata_8_i"
set_pin_loc "fpga_ahb_s0_hwdata[9]"	"s0_hwdata_9_i"
set_pin_loc "fpga_ahb_s0_hwdata[10]"	"s0_hwdata_10_i"
set_pin_loc "fpga_ahb_s0_hwdata[11]"	"s0_hwdata_11_i"
set_pin_loc "fpga_ahb_s0_hwdata[12]"	"s0_hwdata_12_i"
set_pin_loc "fpga_ahb_s0_hwdata[13]"	"s0_hwdata_13_i"
set_pin_loc "fpga_ahb_s0_hwdata[14]"	"s0_hwdata_14_i"
set_pin_loc "fpga_ahb_s0_hwdata[15]"	"s0_hwdata_15_i"
set_pin_loc "fpga_ahb_s0_hwdata[16]"	"s0_hwdata_16_i"
set_pin_loc "fpga_ahb_s0_hwdata[17]"	"s0_hwdata_17_i"
set_pin_loc "fpga_ahb_s0_hwdata[18]"	"s0_hwdata_18_i"
set_pin_loc "fpga_ahb_s0_hwdata[19]"	"s0_hwdata_19_i"
set_pin_loc "fpga_ahb_s0_hwdata[20]"	"s0_hwdata_20_i"
set_pin_loc "fpga_ahb_s0_hwdata[21]"	"s0_hwdata_21_i"
set_pin_loc "fpga_ahb_s0_hwdata[22]"	"s0_hwdata_22_i"
set_pin_loc "fpga_ahb_s0_hwdata[23]"	"s0_hwdata_23_i"
set_pin_loc "fpga_ahb_s0_hwdata[24]"	"s0_hwdata_24_i"
set_pin_loc "fpga_ahb_s0_hwdata[25]"	"s0_hwdata_25_i"
set_pin_loc "fpga_ahb_s0_hwdata[26]"	"s0_hwdata_26_i"
set_pin_loc "fpga_ahb_s0_hwdata[27]"	"s0_hwdata_27_i"
set_pin_loc "fpga_ahb_s0_hwdata[28]"	"s0_hwdata_28_i"
set_pin_loc "fpga_ahb_s0_hwdata[29]"	"s0_hwdata_29_i"
set_pin_loc "fpga_ahb_s0_hwdata[30]"	"s0_hwdata_30_i"
set_pin_loc "fpga_ahb_s0_hwdata[31]"	"s0_hwdata_31_i"

set_pin_loc "fpga_ahb_s0_hwrite"	"s0_hwrite_i"
set_pin_loc "rst_n_fpga_s"	"s0_hresetn_i"

###Master AXI0 Interface
set_pin_loc "fpga_axi_m0_ar_addr[0]"	"m0_araddr_0_o"
set_pin_loc "fpga_axi_m0_ar_addr[1]"	"m0_araddr_1_o"
set_pin_loc "fpga_axi_m0_ar_addr[2]"	"m0_araddr_2_o"
set_pin_loc "fpga_axi_m0_ar_addr[3]"	"m0_araddr_3_o"
set_pin_loc "fpga_axi_m0_ar_addr[4]"	"m0_araddr_4_o"
set_pin_loc "fpga_axi_m0_ar_addr[5]"	"m0_araddr_5_o"
set_pin_loc "fpga_axi_m0_ar_addr[6]"	"m0_araddr_6_o"
set_pin_loc "fpga_axi_m0_ar_addr[7]"	"m0_araddr_7_o"
set_pin_loc "fpga_axi_m0_ar_addr[8]"	"m0_araddr_8_o"
set_pin_loc "fpga_axi_m0_ar_addr[9]"	"m0_araddr_9_o"
set_pin_loc "fpga_axi_m0_ar_addr[10]"	"m0_araddr_10_o"
set_pin_loc "fpga_axi_m0_ar_addr[11]"	"m0_araddr_11_o"
set_pin_loc "fpga_axi_m0_ar_addr[12]"	"m0_araddr_12_o"
set_pin_loc "fpga_axi_m0_ar_addr[13]"	"m0_araddr_13_o"
set_pin_loc "fpga_axi_m0_ar_addr[14]"	"m0_araddr_14_o"
set_pin_loc "fpga_axi_m0_ar_addr[15]"	"m0_araddr_15_o"
set_pin_loc "fpga_axi_m0_ar_addr[16]"	"m0_araddr_16_o"
set_pin_loc "fpga_axi_m0_ar_addr[17]"	"m0_araddr_17_o"
set_pin_loc "fpga_axi_m0_ar_addr[18]"	"m0_araddr_18_o"
set_pin_loc "fpga_axi_m0_ar_addr[19]"	"m0_araddr_19_o"
set_pin_loc "fpga_axi_m0_ar_addr[20]"	"m0_araddr_20_o"
set_pin_loc "fpga_axi_m0_ar_addr[21]"	"m0_araddr_21_o"
set_pin_loc "fpga_axi_m0_ar_addr[22]"	"m0_araddr_22_o"
set_pin_loc "fpga_axi_m0_ar_addr[23]"	"m0_araddr_23_o"
set_pin_loc "fpga_axi_m0_ar_addr[24]"	"m0_araddr_24_o"
set_pin_loc "fpga_axi_m0_ar_addr[25]"	"m0_araddr_25_o"
set_pin_loc "fpga_axi_m0_ar_addr[26]"	"m0_araddr_26_o"
set_pin_loc "fpga_axi_m0_ar_addr[27]"	"m0_araddr_27_o"
set_pin_loc "fpga_axi_m0_ar_addr[28]"	"m0_araddr_28_o"
set_pin_loc "fpga_axi_m0_ar_addr[29]"	"m0_araddr_29_o"
set_pin_loc "fpga_axi_m0_ar_addr[30]"	"m0_araddr_30_o"
set_pin_loc "fpga_axi_m0_ar_addr[31]"	"m0_araddr_31_o"

set_pin_loc "fpga_axi_m0_ar_burst[0]"	"m0_arburst_0_o"
set_pin_loc "fpga_axi_m0_ar_burst[1]"	"m0_arburst_1_o"
set_pin_loc "fpga_axi_m0_ar_cache[0]"	"m0_arcache_0_o"
set_pin_loc "fpga_axi_m0_ar_cache[1]"	"m0_arcache_1_o"
set_pin_loc "fpga_axi_m0_ar_cache[2]"	"m0_arcache_2_o"
set_pin_loc "fpga_axi_m0_ar_cache[3]"	"m0_arcache_3_o"

set_pin_loc "fpga_axi_m0_ar_id[0]"	"m0_arid_0_o"
set_pin_loc "fpga_axi_m0_ar_id[1]"	"m0_arid_1_o"
set_pin_loc "fpga_axi_m0_ar_id[2]"	"m0_arid_2_o"
set_pin_loc "fpga_axi_m0_ar_id[3]"	"m0_arid_3_o"

set_pin_loc "fpga_axi_m0_ar_len[0]"	"m0_arlen_0_o"
set_pin_loc "fpga_axi_m0_ar_len[1]"	"m0_arlen_1_o"
set_pin_loc "fpga_axi_m0_ar_len[2]"	"m0_arlen_2_o"

set_pin_loc "fpga_axi_m0_ar_lock"	"m0_arlock_o"

set_pin_loc "fpga_axi_m0_ar_prot[0]"	"m0_arprot_0_o"
set_pin_loc "fpga_axi_m0_ar_prot[1]"	"m0_arprot_1_o"
set_pin_loc "fpga_axi_m0_ar_prot[2]"	"m0_arprot_2_o"

set_pin_loc "fpga_axi_m0_ar_ready"	"m0_arready_i"

set_pin_loc "fpga_axi_m0_ar_size[0]"	"m0_arsize_0_o"
set_pin_loc "fpga_axi_m0_ar_size[1]"	"m0_arsize_1_o"
set_pin_loc "fpga_axi_m0_ar_size[2]"	"m0_arsize_2_o"

set_pin_loc "fpga_axi_m0_ar_valid"	"m0_arvalid_o"

set_pin_loc "fpga_axi_m0_aw_addr[0]"	"m0_awaddr_0_o"
set_pin_loc "fpga_axi_m0_aw_addr[1]"	"m0_awaddr_1_o"
set_pin_loc "fpga_axi_m0_aw_addr[2]"	"m0_awaddr_2_o"
set_pin_loc "fpga_axi_m0_aw_addr[3]"	"m0_awaddr_3_o"
set_pin_loc "fpga_axi_m0_aw_addr[4]"	"m0_awaddr_4_o"
set_pin_loc "fpga_axi_m0_aw_addr[5]"	"m0_awaddr_5_o"
set_pin_loc "fpga_axi_m0_aw_addr[6]"	"m0_awaddr_6_o"
set_pin_loc "fpga_axi_m0_aw_addr[7]"	"m0_awaddr_7_o"
set_pin_loc "fpga_axi_m0_aw_addr[8]"	"m0_awaddr_8_o"
set_pin_loc "fpga_axi_m0_aw_addr[9]"	"m0_awaddr_9_o"
set_pin_loc "fpga_axi_m0_aw_addr[10]"	"m0_awaddr_10_o"
set_pin_loc "fpga_axi_m0_aw_addr[11]"	"m0_awaddr_11_o"
set_pin_loc "fpga_axi_m0_aw_addr[12]"	"m0_awaddr_12_o"
set_pin_loc "fpga_axi_m0_aw_addr[13]"	"m0_awaddr_13_o"
set_pin_loc "fpga_axi_m0_aw_addr[14]"	"m0_awaddr_14_o"
set_pin_loc "fpga_axi_m0_aw_addr[15]"	"m0_awaddr_15_o"
set_pin_loc "fpga_axi_m0_aw_addr[16]"	"m0_awaddr_16_o"
set_pin_loc "fpga_axi_m0_aw_addr[17]"	"m0_awaddr_17_o"
set_pin_loc "fpga_axi_m0_aw_addr[18]"	"m0_awaddr_18_o"
set_pin_loc "fpga_axi_m0_aw_addr[19]"	"m0_awaddr_19_o"
set_pin_loc "fpga_axi_m0_aw_addr[20]"	"m0_awaddr_20_o"
set_pin_loc "fpga_axi_m0_aw_addr[21]"	"m0_awaddr_21_o"
set_pin_loc "fpga_axi_m0_aw_addr[22]"	"m0_awaddr_22_o"
set_pin_loc "fpga_axi_m0_aw_addr[23]"	"m0_awaddr_23_o"
set_pin_loc "fpga_axi_m0_aw_addr[24]"	"m0_awaddr_24_o"
set_pin_loc "fpga_axi_m0_aw_addr[25]"	"m0_awaddr_25_o"
set_pin_loc "fpga_axi_m0_aw_addr[26]"	"m0_awaddr_26_o"
set_pin_loc "fpga_axi_m0_aw_addr[27]"	"m0_awaddr_27_o"
set_pin_loc "fpga_axi_m0_aw_addr[28]"	"m0_awaddr_28_o"
set_pin_loc "fpga_axi_m0_aw_addr[29]"	"m0_awaddr_29_o"
set_pin_loc "fpga_axi_m0_aw_addr[30]"	"m0_awaddr_30_o"
set_pin_loc "fpga_axi_m0_aw_addr[31]"	"m0_awaddr_31_o"

set_pin_loc "fpga_axi_m0_aw_burst[0]"	"m0_awburst_0_o"
set_pin_loc "fpga_axi_m0_aw_burst[1]"	"m0_awburst_1_o"

set_pin_loc "fpga_axi_m0_aw_cache[0]"	"m0_awcache_0_o"
set_pin_loc "fpga_axi_m0_aw_cache[1]"	"m0_awcache_1_o"
set_pin_loc "fpga_axi_m0_aw_cache[2]"	"m0_awcache_2_o"
set_pin_loc "fpga_axi_m0_aw_cache[3]"	"m0_awcache_3_o"

set_pin_loc "fpga_axi_m0_aw_id[0]"	"m0_awid_0_o"
set_pin_loc "fpga_axi_m0_aw_id[1]"	"m0_awid_1_o"
set_pin_loc "fpga_axi_m0_aw_id[2]"	"m0_awid_2_o"
set_pin_loc "fpga_axi_m0_aw_id[3]"	"m0_awid_3_o"

set_pin_loc "fpga_axi_m0_aw_len[0]"	"m0_awlen_0_o"
set_pin_loc "fpga_axi_m0_aw_len[1]"	"m0_awlen_1_o"
set_pin_loc "fpga_axi_m0_aw_len[2]"	"m0_awlen_2_o"

set_pin_loc "fpga_axi_m0_aw_lock"	"m0_awlock_o"

set_pin_loc "fpga_axi_m0_aw_prot[0]"	"m0_awprot_0_o"
set_pin_loc "fpga_axi_m0_aw_prot[1]"	"m0_awprot_1_o"
set_pin_loc "fpga_axi_m0_aw_prot[2]"	"m0_awprot_2_o"

set_pin_loc "fpga_axi_m0_aw_ready"	"m0_awready_i"

set_pin_loc "fpga_axi_m0_aw_size[0]"	"m0_awsize_0_o"
set_pin_loc "fpga_axi_m0_aw_size[1]"	"m0_awsize_1_o"
set_pin_loc "fpga_axi_m0_aw_size[2]"	"m0_awsize_2_o"

fpga_axi_m0_aw_valid"	"m0_awvalid_o"

set_pin_loc "fpga_axi_m0_b_id[0]"	"m0_bid_0_i"
set_pin_loc "fpga_axi_m0_b_id[1]"	"m0_bid_1_i"
set_pin_loc "fpga_axi_m0_b_id[2]"	"m0_bid_2_i"
set_pin_loc "fpga_axi_m0_b_id[3]"	"m0_bid_3_i"

set_pin_loc "fpga_axi_m0_b_ready"	"m0_bready_o"

set_pin_loc "fpga_axi_m0_b_resp[0]"	"m0_bresp_0_i"
set_pin_loc "fpga_axi_m0_b_resp[1]"	"m0_bresp_1_i"

set_pin_loc "fpga_axi_m0_b_valid"	"m0_bvalid_i"

set_pin_loc "fpga_axi_m0_r_data[0]"	"m0_rdata_0_i"
set_pin_loc "fpga_axi_m0_r_data[1]"	"m0_rdata_1_i"
set_pin_loc "fpga_axi_m0_r_data[2]"	"m0_rdata_2_i"
set_pin_loc "fpga_axi_m0_r_data[3]"	"m0_rdata_3_i"
set_pin_loc "fpga_axi_m0_r_data[4]"	"m0_rdata_4_i"
set_pin_loc "fpga_axi_m0_r_data[5]"	"m0_rdata_5_i"
set_pin_loc "fpga_axi_m0_r_data[6]"	"m0_rdata_6_i"
set_pin_loc "fpga_axi_m0_r_data[7]"	"m0_rdata_7_i"
set_pin_loc "fpga_axi_m0_r_data[8]"	"m0_rdata_8_i"
set_pin_loc "fpga_axi_m0_r_data[9]"	"m0_rdata_9_i"
set_pin_loc "fpga_axi_m0_r_data[10]"	"m0_rdata_10_i"
set_pin_loc "fpga_axi_m0_r_data[11]"	"m0_rdata_11_i"
set_pin_loc "fpga_axi_m0_r_data[12]"	"m0_rdata_12_i"
set_pin_loc "fpga_axi_m0_r_data[13]"	"m0_rdata_13_i"
set_pin_loc "fpga_axi_m0_r_data[14]"	"m0_rdata_14_i"
set_pin_loc "fpga_axi_m0_r_data[15]"	"m0_rdata_15_i"
set_pin_loc "fpga_axi_m0_r_data[16]"	"m0_rdata_16_i"
set_pin_loc "fpga_axi_m0_r_data[17]"	"m0_rdata_17_i"
set_pin_loc "fpga_axi_m0_r_data[18]"	"m0_rdata_18_i"
set_pin_loc "fpga_axi_m0_r_data[19]"	"m0_rdata_19_i"
set_pin_loc "fpga_axi_m0_r_data[20]"	"m0_rdata_20_i"
set_pin_loc "fpga_axi_m0_r_data[21]"	"m0_rdata_21_i"
set_pin_loc "fpga_axi_m0_r_data[22]"	"m0_rdata_22_i"
set_pin_loc "fpga_axi_m0_r_data[23]"	"m0_rdata_23_i"
set_pin_loc "fpga_axi_m0_r_data[24]"	"m0_rdata_24_i"
set_pin_loc "fpga_axi_m0_r_data[25]"	"m0_rdata_25_i"
set_pin_loc "fpga_axi_m0_r_data[26]"	"m0_rdata_26_i"
set_pin_loc "fpga_axi_m0_r_data[27]"	"m0_rdata_27_i"
set_pin_loc "fpga_axi_m0_r_data[28]"	"m0_rdata_28_i"
set_pin_loc "fpga_axi_m0_r_data[29]"	"m0_rdata_29_i"
set_pin_loc "fpga_axi_m0_r_data[30]"	"m0_rdata_30_i"
set_pin_loc "fpga_axi_m0_r_data[31]"	"m0_rdata_31_i"
set_pin_loc "fpga_axi_m0_r_data[32]"	"m0_rdata_32_i"
set_pin_loc "fpga_axi_m0_r_data[33]"	"m0_rdata_33_i"
set_pin_loc "fpga_axi_m0_r_data[34]"	"m0_rdata_34_i"
set_pin_loc "fpga_axi_m0_r_data[35]"	"m0_rdata_35_i"
set_pin_loc "fpga_axi_m0_r_data[36]"	"m0_rdata_36_i"
set_pin_loc "fpga_axi_m0_r_data[37]"	"m0_rdata_37_i"
set_pin_loc "fpga_axi_m0_r_data[38]"	"m0_rdata_38_i"
set_pin_loc "fpga_axi_m0_r_data[39]"	"m0_rdata_39_i"
set_pin_loc "fpga_axi_m0_r_data[40]"	"m0_rdata_40_i"
set_pin_loc "fpga_axi_m0_r_data[41]"	"m0_rdata_41_i"
set_pin_loc "fpga_axi_m0_r_data[42]"	"m0_rdata_42_i"
set_pin_loc "fpga_axi_m0_r_data[43]"	"m0_rdata_43_i"
set_pin_loc "fpga_axi_m0_r_data[44]"	"m0_rdata_44_i"
set_pin_loc "fpga_axi_m0_r_data[45]"	"m0_rdata_45_i"
set_pin_loc "fpga_axi_m0_r_data[46]"	"m0_rdata_46_i"
set_pin_loc "fpga_axi_m0_r_data[47]"	"m0_rdata_47_i"
set_pin_loc "fpga_axi_m0_r_data[48]"	"m0_rdata_48_i"
set_pin_loc "fpga_axi_m0_r_data[49]"	"m0_rdata_49_i"
set_pin_loc "fpga_axi_m0_r_data[50]"	"m0_rdata_50_i"
set_pin_loc "fpga_axi_m0_r_data[51]"	"m0_rdata_51_i"
set_pin_loc "fpga_axi_m0_r_data[52]"	"m0_rdata_52_i"
set_pin_loc "fpga_axi_m0_r_data[53]"	"m0_rdata_53_i"
set_pin_loc "fpga_axi_m0_r_data[54]"	"m0_rdata_54_i"
set_pin_loc "fpga_axi_m0_r_data[55]"	"m0_rdata_55_i"
set_pin_loc "fpga_axi_m0_r_data[56]"	"m0_rdata_56_i"
set_pin_loc "fpga_axi_m0_r_data[57]"	"m0_rdata_57_i"
set_pin_loc "fpga_axi_m0_r_data[58]"	"m0_rdata_58_i"
set_pin_loc "fpga_axi_m0_r_data[59]"	"m0_rdata_59_i"
set_pin_loc "fpga_axi_m0_r_data[60]"	"m0_rdata_60_i"
set_pin_loc "fpga_axi_m0_r_data[61]"	"m0_rdata_61_i"
set_pin_loc "fpga_axi_m0_r_data[62]"	"m0_rdata_62_i"
set_pin_loc "fpga_axi_m0_r_data[63]"	"m0_rdata_63_i"

set_pin_loc "fpga_axi_m0_r_id[0]"	"m0_rid_0_i"
set_pin_loc "fpga_axi_m0_r_id[1]"	"m0_rid_1_i"
set_pin_loc "fpga_axi_m0_r_id[2]"	"m0_rid_2_i"
set_pin_loc "fpga_axi_m0_r_id[3]"	"m0_rid_3_i"
set_pin_loc "fpga_axi_m0_r_last"	"m0_rlast_i"

set_pin_loc "fpga_axi_m0_r_ready"	"m0_rready_o"

set_pin_loc "fpga_axi_m0_r_resp[0]"	"m0_rresp_0_i"
set_pin_loc "fpga_axi_m0_r_resp[1]"	"m0_rresp_1_i"

set_pin_loc "fpga_axi_m0_r_valid"	"m0_rvalid_i"

set_pin_loc "fpga_axi_m0_w_data[0]"	"m0_wdata_0_o"
set_pin_loc "fpga_axi_m0_w_data[1]"	"m0_wdata_1_o"
set_pin_loc "fpga_axi_m0_w_data[2]"	"m0_wdata_2_o"
set_pin_loc "fpga_axi_m0_w_data[3]"	"m0_wdata_3_o"
set_pin_loc "fpga_axi_m0_w_data[4]"	"m0_wdata_4_o"
set_pin_loc "fpga_axi_m0_w_data[5]"	"m0_wdata_5_o"
set_pin_loc "fpga_axi_m0_w_data[6]"	"m0_wdata_6_o"
set_pin_loc "fpga_axi_m0_w_data[7]"	"m0_wdata_7_o"
set_pin_loc "fpga_axi_m0_w_data[8]"	"m0_wdata_8_o"
set_pin_loc "fpga_axi_m0_w_data[9]"	"m0_wdata_9_o"
set_pin_loc "fpga_axi_m0_w_data[10]"	"m0_wdata_10_o"
set_pin_loc "fpga_axi_m0_w_data[11]"	"m0_wdata_11_o"
set_pin_loc "fpga_axi_m0_w_data[12]"	"m0_wdata_12_o"
set_pin_loc "fpga_axi_m0_w_data[13]"	"m0_wdata_13_o"
set_pin_loc "fpga_axi_m0_w_data[14]"	"m0_wdata_14_o"
set_pin_loc "fpga_axi_m0_w_data[15]"	"m0_wdata_15_o"
set_pin_loc "fpga_axi_m0_w_data[16]"	"m0_wdata_16_o"
set_pin_loc "fpga_axi_m0_w_data[17]"	"m0_wdata_17_o"
set_pin_loc "fpga_axi_m0_w_data[18]"	"m0_wdata_18_o"
set_pin_loc "fpga_axi_m0_w_data[19]"	"m0_wdata_19_o"
set_pin_loc "fpga_axi_m0_w_data[20]"	"m0_wdata_20_o"
set_pin_loc "fpga_axi_m0_w_data[21]"	"m0_wdata_21_o"
set_pin_loc "fpga_axi_m0_w_data[22]"	"m0_wdata_22_o"
set_pin_loc "fpga_axi_m0_w_data[23]"	"m0_wdata_23_o"
set_pin_loc "fpga_axi_m0_w_data[24]"	"m0_wdata_24_o"
set_pin_loc "fpga_axi_m0_w_data[25]"	"m0_wdata_25_o"
set_pin_loc "fpga_axi_m0_w_data[26]"	"m0_wdata_26_o"
set_pin_loc "fpga_axi_m0_w_data[27]"	"m0_wdata_27_o"
set_pin_loc "fpga_axi_m0_w_data[28]"	"m0_wdata_28_o"
set_pin_loc "fpga_axi_m0_w_data[29]"	"m0_wdata_29_o"
set_pin_loc "fpga_axi_m0_w_data[30]"	"m0_wdata_30_o"
set_pin_loc "fpga_axi_m0_w_data[31]"	"m0_wdata_31_o"
set_pin_loc "fpga_axi_m0_w_data[32]"	"m0_wdata_32_o"
set_pin_loc "fpga_axi_m0_w_data[33]"	"m0_wdata_33_o"
set_pin_loc "fpga_axi_m0_w_data[34]"	"m0_wdata_34_o"
set_pin_loc "fpga_axi_m0_w_data[35]"	"m0_wdata_35_o"
set_pin_loc "fpga_axi_m0_w_data[36]"	"m0_wdata_36_o"
set_pin_loc "fpga_axi_m0_w_data[37]"	"m0_wdata_37_o"
set_pin_loc "fpga_axi_m0_w_data[38]"	"m0_wdata_38_o"
set_pin_loc "fpga_axi_m0_w_data[39]"	"m0_wdata_39_o"
set_pin_loc "fpga_axi_m0_w_data[40]"	"m0_wdata_40_o"
set_pin_loc "fpga_axi_m0_w_data[41]"	"m0_wdata_41_o"
set_pin_loc "fpga_axi_m0_w_data[42]"	"m0_wdata_42_o"
set_pin_loc "fpga_axi_m0_w_data[43]"	"m0_wdata_43_o"
set_pin_loc "fpga_axi_m0_w_data[44]"	"m0_wdata_44_o"
set_pin_loc "fpga_axi_m0_w_data[45]"	"m0_wdata_45_o"
set_pin_loc "fpga_axi_m0_w_data[46]"	"m0_wdata_46_o"
set_pin_loc "fpga_axi_m0_w_data[47]"	"m0_wdata_47_o"
set_pin_loc "fpga_axi_m0_w_data[48]"	"m0_wdata_48_o"
set_pin_loc "fpga_axi_m0_w_data[49]"	"m0_wdata_49_o"
set_pin_loc "fpga_axi_m0_w_data[50]"	"m0_wdata_50_o"
set_pin_loc "fpga_axi_m0_w_data[51]"	"m0_wdata_51_o"
set_pin_loc "fpga_axi_m0_w_data[52]"	"m0_wdata_52_o"
set_pin_loc "fpga_axi_m0_w_data[53]"	"m0_wdata_53_o"
set_pin_loc "fpga_axi_m0_w_data[54]"	"m0_wdata_54_o"
set_pin_loc "fpga_axi_m0_w_data[55]"	"m0_wdata_55_o"
set_pin_loc "fpga_axi_m0_w_data[56]"	"m0_wdata_56_o"
set_pin_loc "fpga_axi_m0_w_data[57]"	"m0_wdata_57_o"
set_pin_loc "fpga_axi_m0_w_data[58]"	"m0_wdata_58_o"
set_pin_loc "fpga_axi_m0_w_data[59]"	"m0_wdata_59_o"
set_pin_loc "fpga_axi_m0_w_data[60]"	"m0_wdata_60_o"
set_pin_loc "fpga_axi_m0_w_data[61]"	"m0_wdata_61_o"
set_pin_loc "fpga_axi_m0_w_data[62]"	"m0_wdata_62_o"
set_pin_loc "fpga_axi_m0_w_data[63]"	"m0_wdata_63_o"

set_pin_loc "fpga_axi_m0_w_last"	"m0_wlast_o"
set_pin_loc "fpga_axi_m0_w_ready"	"m0_wready_i"

set_pin_loc "fpga_axi_m0_w_strb[0]"	"m0_wstrb_0_o"
set_pin_loc "fpga_axi_m0_w_strb[1]"	"m0_wstrb_1_o"
set_pin_loc "fpga_axi_m0_w_strb[2]"	"m0_wstrb_2_o"
set_pin_loc "fpga_axi_m0_w_strb[3]"	"m0_wstrb_3_o"
set_pin_loc "fpga_axi_m0_w_strb[4]"	"m0_wstrb_4_o"
set_pin_loc "fpga_axi_m0_w_strb[5]"	"m0_wstrb_5_o"
set_pin_loc "fpga_axi_m0_w_strb[6]"	"m0_wstrb_6_o"
set_pin_loc "fpga_axi_m0_w_strb[7]"	"m0_wstrb_7_o"

set_pin_loc "fpga_axi_m0_w_valid"	"m0_wvalid_o"
set_pin_loc "rst_n_fpga0"	"m0_aresetn_i"

###Master AXI1 Interface
set_pin_loc "fpga_axi_m1_ar_addr[0]"	"m1_araddr_0_o"
set_pin_loc "fpga_axi_m1_ar_addr[1]"	"m1_araddr_1_o"
set_pin_loc "fpga_axi_m1_ar_addr[2]"	"m1_araddr_2_o"
set_pin_loc "fpga_axi_m1_ar_addr[3]"	"m1_araddr_3_o"
set_pin_loc "fpga_axi_m1_ar_addr[4]"	"m1_araddr_4_o"
set_pin_loc "fpga_axi_m1_ar_addr[5]"	"m1_araddr_5_o"
set_pin_loc "fpga_axi_m1_ar_addr[6]"	"m1_araddr_6_o"
set_pin_loc "fpga_axi_m1_ar_addr[7]"	"m1_araddr_7_o"
set_pin_loc "fpga_axi_m1_ar_addr[8]"	"m1_araddr_8_o"
set_pin_loc "fpga_axi_m1_ar_addr[9]"	"m1_araddr_9_o"
set_pin_loc "fpga_axi_m1_ar_addr[10]"	"m1_araddr_10_o"
set_pin_loc "fpga_axi_m1_ar_addr[11]"	"m1_araddr_11_o"
set_pin_loc "fpga_axi_m1_ar_addr[12]"	"m1_araddr_12_o"
set_pin_loc "fpga_axi_m1_ar_addr[13]"	"m1_araddr_13_o"
set_pin_loc "fpga_axi_m1_ar_addr[14]"	"m1_araddr_14_o"
set_pin_loc "fpga_axi_m1_ar_addr[15]"	"m1_araddr_15_o"
set_pin_loc "fpga_axi_m1_ar_addr[16]"	"m1_araddr_16_o"
set_pin_loc "fpga_axi_m1_ar_addr[17]"	"m1_araddr_17_o"
set_pin_loc "fpga_axi_m1_ar_addr[18]"	"m1_araddr_18_o"
set_pin_loc "fpga_axi_m1_ar_addr[19]"	"m1_araddr_19_o"
set_pin_loc "fpga_axi_m1_ar_addr[20]"	"m1_araddr_20_o"
set_pin_loc "fpga_axi_m1_ar_addr[21]"	"m1_araddr_21_o"
set_pin_loc "fpga_axi_m1_ar_addr[22]"	"m1_araddr_22_o"
set_pin_loc "fpga_axi_m1_ar_addr[23]"	"m1_araddr_23_o"
set_pin_loc "fpga_axi_m1_ar_addr[24]"	"m1_araddr_24_o"
set_pin_loc "fpga_axi_m1_ar_addr[25]"	"m1_araddr_25_o"
set_pin_loc "fpga_axi_m1_ar_addr[26]"	"m1_araddr_26_o"
set_pin_loc "fpga_axi_m1_ar_addr[27]"	"m1_araddr_27_o"
set_pin_loc "fpga_axi_m1_ar_addr[28]"	"m1_araddr_28_o"
set_pin_loc "fpga_axi_m1_ar_addr[29]"	"m1_araddr_29_o"
set_pin_loc "fpga_axi_m1_ar_addr[30]"	"m1_araddr_30_o"
set_pin_loc "fpga_axi_m1_ar_addr[31]"	"m1_araddr_31_o"

set_pin_loc "fpga_axi_m1_ar_burst[0]"	"m1_arburst_0_o"
set_pin_loc "fpga_axi_m1_ar_burst[1]"	"m1_arburst_1_o"
set_pin_loc "fpga_axi_m1_ar_cache[0]"	"m1_arcache_0_o"

set_pin_loc "fpga_axi_m1_ar_cache[1]"	"m1_arcache_1_o"
set_pin_loc "fpga_axi_m1_ar_cache[2]"	"m1_arcache_2_o"
set_pin_loc "fpga_axi_m1_ar_cache[3]"	"m1_arcache_3_o"

set_pin_loc "fpga_axi_m1_ar_id[0]"	"m1_arid_0_o"
set_pin_loc "fpga_axi_m1_ar_id[1]"	"m1_arid_1_o"
set_pin_loc "fpga_axi_m1_ar_id[2]"	"m1_arid_2_o"
set_pin_loc "fpga_axi_m1_ar_id[3]"	"m1_arid_3_o"

set_pin_loc "fpga_axi_m1_ar_len[0]"	"m1_arlen_0_o"
set_pin_loc "fpga_axi_m1_ar_len[1]"	"m1_arlen_1_o"
set_pin_loc "fpga_axi_m1_ar_len[2]"	"m1_arlen_2_o"
set_pin_loc "fpga_axi_m1_ar_len[3]"	"m1_arlen_3_o"

set_pin_loc "fpga_axi_m1_ar_lock"	"m1_arlock_o"

set_pin_loc "fpga_axi_m1_ar_prot[0]"	"m1_arprot_0_o"
set_pin_loc "fpga_axi_m1_ar_prot[1]"	"m1_arprot_1_o"
set_pin_loc "fpga_axi_m1_ar_prot[2]"	"m1_arprot_2_o"

set_pin_loc "fpga_axi_m1_ar_ready"	"m1_arready_i"

set_pin_loc "fpga_axi_m1_ar_size[0]"	"m1_arsize_0_o"
set_pin_loc "fpga_axi_m1_ar_size[1]"	"m1_arsize_1_o"
set_pin_loc "fpga_axi_m1_ar_size[2]"	"m1_arsize_2_o"

set_pin_loc "fpga_axi_m1_ar_valid"	"m1_arvalid_o"
set_pin_loc "fpga_axi_m1_aw_addr[0]"	"m1_awaddr_0_o"

set_pin_loc "fpga_axi_m1_aw_addr[1]"	"m1_awaddr_1_o"
set_pin_loc "fpga_axi_m1_aw_addr[2]"	"m1_awaddr_2_o"
set_pin_loc "fpga_axi_m1_aw_addr[3]"	"m1_awaddr_3_o"
set_pin_loc "fpga_axi_m1_aw_addr[4]"	"m1_awaddr_4_o"
set_pin_loc "fpga_axi_m1_aw_addr[5]"	"m1_awaddr_5_o"
set_pin_loc "fpga_axi_m1_aw_addr[6]"	"m1_awaddr_6_o"
set_pin_loc "fpga_axi_m1_aw_addr[7]"	"m1_awaddr_7_o"
set_pin_loc "fpga_axi_m1_aw_addr[8]"	"m1_awaddr_8_o"
set_pin_loc "fpga_axi_m1_aw_addr[9]"	"m1_awaddr_9_o"
set_pin_loc "fpga_axi_m1_aw_addr[10]"	"m1_awaddr_10_o"
set_pin_loc "fpga_axi_m1_aw_addr[11]"	"m1_awaddr_11_o"
set_pin_loc "fpga_axi_m1_aw_addr[12]"	"m1_awaddr_12_o"
set_pin_loc "fpga_axi_m1_aw_addr[13]"	"m1_awaddr_13_o"
set_pin_loc "fpga_axi_m1_aw_addr[14]"	"m1_awaddr_14_o"
set_pin_loc "fpga_axi_m1_aw_addr[15]"	"m1_awaddr_15_o"
set_pin_loc "fpga_axi_m1_aw_addr[16]"	"m1_awaddr_16_o"
set_pin_loc "fpga_axi_m1_aw_addr[17]"	"m1_awaddr_17_o"
set_pin_loc "fpga_axi_m1_aw_addr[18]"	"m1_awaddr_18_o"
set_pin_loc "fpga_axi_m1_aw_addr[19]"	"m1_awaddr_19_o"
set_pin_loc "fpga_axi_m1_aw_addr[20]"	"m1_awaddr_20_o"
set_pin_loc "fpga_axi_m1_aw_addr[21]"	"m1_awaddr_21_o"
set_pin_loc "fpga_axi_m1_aw_addr[22]"	"m1_awaddr_22_o"
set_pin_loc "fpga_axi_m1_aw_addr[23]"	"m1_awaddr_23_o"
set_pin_loc "fpga_axi_m1_aw_addr[24]"	"m1_awaddr_24_o"
set_pin_loc "fpga_axi_m1_aw_addr[25]"	"m1_awaddr_25_o"
set_pin_loc "fpga_axi_m1_aw_addr[26]"	"m1_awaddr_26_o"
set_pin_loc "fpga_axi_m1_aw_addr[27]"	"m1_awaddr_27_o"
set_pin_loc "fpga_axi_m1_aw_addr[28]"	"m1_awaddr_28_o"
set_pin_loc "fpga_axi_m1_aw_addr[29]"	"m1_awaddr_29_o"
set_pin_loc "fpga_axi_m1_aw_addr[30]"	"m1_awaddr_30_o"
set_pin_loc "fpga_axi_m1_aw_addr[31]"	"m1_awaddr_31_o"

set_pin_loc "fpga_axi_m1_aw_burst[0]"	"m1_awburst_0_o"
set_pin_loc "fpga_axi_m1_aw_burst[1]"	"m1_awburst_1_o"

set_pin_loc "fpga_axi_m1_aw_cache[0]"	"m1_awcache_0_o"
set_pin_loc "fpga_axi_m1_aw_cache[1]"	"m1_awcache_1_o"
set_pin_loc "fpga_axi_m1_aw_cache[2]"	"m1_awcache_2_o"
set_pin_loc "fpga_axi_m1_aw_cache[3]"	"m1_awcache_3_o"

set_pin_loc "fpga_axi_m1_aw_id[0]"	"m1_awid_0_o"
set_pin_loc "fpga_axi_m1_aw_id[1]"	"m1_awid_1_o"
set_pin_loc "fpga_axi_m1_aw_id[2]"	"m1_awid_2_o"
set_pin_loc "fpga_axi_m1_aw_id[3]"	"m1_awid_3_o"

set_pin_loc "fpga_axi_m1_aw_len[0]"	"m1_awlen_0_o"
set_pin_loc "fpga_axi_m1_aw_len[1]"	"m1_awlen_1_o"
set_pin_loc "fpga_axi_m1_aw_len[2]"	"m1_awlen_2_o"
set_pin_loc "fpga_axi_m1_aw_len[3]"	"m1_awlen_3_o"

set_pin_loc "fpga_axi_m1_aw_lock"	"m1_awlock_o"

set_pin_loc "fpga_axi_m1_aw_prot[0]"	"m1_awprot_0_o"
set_pin_loc "fpga_axi_m1_aw_prot[1]"	"m1_awprot_1_o"
set_pin_loc "fpga_axi_m1_aw_prot[2]"	"m1_awprot_2_o"

set_pin_loc "fpga_axi_m1_aw_ready"	"m1_awready_i"

set_pin_loc "fpga_axi_m1_aw_size[0]"	"m1_awsize_0_o"
set_pin_loc "fpga_axi_m1_aw_size[1]"	"m1_awsize_1_o"
set_pin_loc "fpga_axi_m1_aw_size[2]"	"m1_awsize_2_o"

set_pin_loc "fpga_axi_m1_aw_valid"	"m1_awvalid_o"

set_pin_loc "fpga_axi_m1_b_id[0]"	"m1_bid_0_i"
set_pin_loc "fpga_axi_m1_b_id[1]"	"m1_bid_1_i"
set_pin_loc "fpga_axi_m1_b_id[2]"	"m1_bid_2_i"
set_pin_loc "fpga_axi_m1_b_id[3]"	"m1_bid_3_i"

set_pin_loc "fpga_axi_m1_b_ready"	"m1_bready_o"

set_pin_loc "fpga_axi_m1_b_resp[0]"	"m1_bresp_0_i"
set_pin_loc "fpga_axi_m1_b_resp[1]"	"m1_bresp_1_i"

set_pin_loc "fpga_axi_m1_b_valid"	"m1_bvalid_i"

set_pin_loc "fpga_axi_m1_r_data[0]"	"m1_rdata_0_i"
set_pin_loc "fpga_axi_m1_r_data[1]"	"m1_rdata_1_i"
set_pin_loc "fpga_axi_m1_r_data[2]"	"m1_rdata_2_i"
set_pin_loc "fpga_axi_m1_r_data[3]"	"m1_rdata_3_i"
set_pin_loc "fpga_axi_m1_r_data[4]"	"m1_rdata_4_i"
set_pin_loc "fpga_axi_m1_r_data[5]"	"m1_rdata_5_i"
set_pin_loc "fpga_axi_m1_r_data[6]"	"m1_rdata_6_i"
set_pin_loc "fpga_axi_m1_r_data[7]"	"m1_rdata_7_i"
set_pin_loc "fpga_axi_m1_r_data[8]"	"m1_rdata_8_i"
set_pin_loc "fpga_axi_m1_r_data[9]"	"m1_rdata_9_i"
set_pin_loc "fpga_axi_m1_r_data[10]"	"m1_rdata_10_i"
set_pin_loc "fpga_axi_m1_r_data[11]"	"m1_rdata_11_i"
set_pin_loc "fpga_axi_m1_r_data[12]"	"m1_rdata_12_i"
set_pin_loc "fpga_axi_m1_r_data[13]"	"m1_rdata_13_i"
set_pin_loc "fpga_axi_m1_r_data[14]"	"m1_rdata_14_i"
set_pin_loc "fpga_axi_m1_r_data[15]"	"m1_rdata_15_i"
set_pin_loc "fpga_axi_m1_r_data[16]"	"m1_rdata_16_i"
set_pin_loc "fpga_axi_m1_r_data[17]"	"m1_rdata_17_i"
set_pin_loc "fpga_axi_m1_r_data[18]"	"m1_rdata_18_i"
set_pin_loc "fpga_axi_m1_r_data[19]"	"m1_rdata_19_i"
set_pin_loc "fpga_axi_m1_r_data[20]"	"m1_rdata_20_i"
set_pin_loc "fpga_axi_m1_r_data[21]"	"m1_rdata_21_i"
set_pin_loc "fpga_axi_m1_r_data[22]"	"m1_rdata_22_i"
set_pin_loc "fpga_axi_m1_r_data[23]"	"m1_rdata_23_i"
set_pin_loc "fpga_axi_m1_r_data[24]"	"m1_rdata_24_i"
set_pin_loc "fpga_axi_m1_r_data[25]"	"m1_rdata_25_i"
set_pin_loc "fpga_axi_m1_r_data[26]"	"m1_rdata_26_i"
set_pin_loc "fpga_axi_m1_r_data[27]"	"m1_rdata_27_i"
set_pin_loc "fpga_axi_m1_r_data[28]"	"m1_rdata_28_i"
set_pin_loc "fpga_axi_m1_r_data[29]"	"m1_rdata_29_i"
set_pin_loc "fpga_axi_m1_r_data[30]"	"m1_rdata_30_i"
set_pin_loc "fpga_axi_m1_r_data[31]"	"m1_rdata_31_i"

set_pin_loc "fpga_axi_m1_r_id[0]"	"m1_rid_0_i"
set_pin_loc "fpga_axi_m1_r_id[1]"	"m1_rid_1_i"
set_pin_loc "fpga_axi_m1_r_id[2]"	"m1_rid_2_i"
set_pin_loc "fpga_axi_m1_r_id[3]"	"m1_rid_3_i"

set_pin_loc "fpga_axi_m1_r_last"	"m1_rlast_i"
set_pin_loc "fpga_axi_m1_r_ready"	"m1_rready_o"

set_pin_loc "fpga_axi_m1_r_resp[0]"	"m1_rresp_0_i"
set_pin_loc "fpga_axi_m1_r_resp[1]"	"m1_rresp_1_i"

set_pin_loc "fpga_axi_m1_r_valid"	"m1_rvalid_i"

set_pin_loc "fpga_axi_m1_w_data[0]"	"m1_wdata_0_o"
set_pin_loc "fpga_axi_m1_w_data[1]"	"m1_wdata_1_o"
set_pin_loc "fpga_axi_m1_w_data[2]"	"m1_wdata_2_o"
set_pin_loc "fpga_axi_m1_w_data[3]"	"m1_wdata_3_o"
set_pin_loc "fpga_axi_m1_w_data[4]"	"m1_wdata_4_o"
set_pin_loc "fpga_axi_m1_w_data[5]"	"m1_wdata_5_o"
set_pin_loc "fpga_axi_m1_w_data[6]"	"m1_wdata_6_o"
set_pin_loc "fpga_axi_m1_w_data[7]"	"m1_wdata_7_o"
set_pin_loc "fpga_axi_m1_w_data[8]"	"m1_wdata_8_o"
set_pin_loc "fpga_axi_m1_w_data[9]"	"m1_wdata_9_o"
set_pin_loc "fpga_axi_m1_w_data[10]"	"m1_wdata_10_o"
set_pin_loc "fpga_axi_m1_w_data[11]"	"m1_wdata_11_o"
set_pin_loc "fpga_axi_m1_w_data[12]"	"m1_wdata_12_o"
set_pin_loc "fpga_axi_m1_w_data[13]"	"m1_wdata_13_o"
set_pin_loc "fpga_axi_m1_w_data[14]"	"m1_wdata_14_o"
set_pin_loc "fpga_axi_m1_w_data[15]"	"m1_wdata_15_o"
set_pin_loc "fpga_axi_m1_w_data[16]"	"m1_wdata_16_o"
set_pin_loc "fpga_axi_m1_w_data[17]"	"m1_wdata_17_o"
set_pin_loc "fpga_axi_m1_w_data[18]"	"m1_wdata_18_o"
set_pin_loc "fpga_axi_m1_w_data[19]"	"m1_wdata_19_o"
set_pin_loc "fpga_axi_m1_w_data[20]"	"m1_wdata_20_o"
set_pin_loc "fpga_axi_m1_w_data[21]"	"m1_wdata_21_o"
set_pin_loc "fpga_axi_m1_w_data[22]"	"m1_wdata_22_o"
set_pin_loc "fpga_axi_m1_w_data[23]"	"m1_wdata_23_o"
set_pin_loc "fpga_axi_m1_w_data[24]"	"m1_wdata_24_o"
set_pin_loc "fpga_axi_m1_w_data[25]"	"m1_wdata_25_o"
set_pin_loc "fpga_axi_m1_w_data[26]"	"m1_wdata_26_o"
set_pin_loc "fpga_axi_m1_w_data[27]"	"m1_wdata_27_o"
set_pin_loc "fpga_axi_m1_w_data[28]"	"m1_wdata_28_o"
set_pin_loc "fpga_axi_m1_w_data[29]"	"m1_wdata_29_o"
set_pin_loc "fpga_axi_m1_w_data[30]"	"m1_wdata_30_o"
set_pin_loc "fpga_axi_m1_w_data[31]"	"m1_wdata_31_o"

set_pin_loc "fpga_axi_m1_w_last"	"m1_wlast_o"
set_pin_loc "fpga_axi_m1_w_ready"	"m1_wready_i"

set_pin_loc "fpga_axi_m1_w_strb[0]"	"m1_wstrb_0_o"
set_pin_loc "fpga_axi_m1_w_strb[1]"	"m1_wstrb_1_o"
set_pin_loc "fpga_axi_m1_w_strb[2]"	"m1_wstrb_2_o"
set_pin_loc "fpga_axi_m1_w_strb[3]"	"m1_wstrb_3_o"

set_pin_loc "fpga_axi_m1_w_valid"	"m1_wvalid_o"
set_pin_loc "rst_n_fpga1"	"m1_aresetn_i"

set_pin_loc "fpga_irq_src[0]"	"cpu_irq_0_o"
set_pin_loc "fpga_irq_src[1]"	"cpu_irq_1_o"
set_pin_loc "fpga_irq_src[2]"	"cpu_irq_2_o"
set_pin_loc "fpga_irq_src[3]"	"cpu_irq_3_o"
set_pin_loc "fpga_irq_src[4]"	"cpu_irq_4_o"
set_pin_loc "fpga_irq_src[5]"	"cpu_irq_5_o"
set_pin_loc "fpga_irq_src[6]"	"cpu_irq_6_o"
set_pin_loc "fpga_irq_src[7]"	"cpu_irq_7_o"
set_pin_loc "fpga_irq_src[8]"	"cpu_irq_8_o"
set_pin_loc "fpga_irq_src[9]"	"cpu_irq_9_o"
set_pin_loc "fpga_irq_src[10]"	"cpu_irq_10_o"
set_pin_loc "fpga_irq_src[11]"	"cpu_irq_11_o"
set_pin_loc "fpga_irq_src[12]"	"cpu_irq_12_o"
set_pin_loc "fpga_irq_src[13]"	"cpu_irq_13_o"
set_pin_loc "fpga_irq_src[14]"	"cpu_irq_14_o"
set_pin_loc "fpga_irq_src[15]"	"cpu_irq_15_o"

set_pin_loc "rst_n_fpga_fabric_irq"	"irq_rst_n_o"

set_pin_loc "dma_ack_fpga[0]"	"dma_ack_0_i"
set_pin_loc "dma_ack_fpga[1]"	"dma_ack_1_i"
set_pin_loc "dma_ack_fpga[2]"	"dma_ack_2_i"
set_pin_loc "dma_ack_fpga[3]"	"dma_ack_3_i"

set_pin_loc "dma_req_fpga[0]"	"dma_req_0_o"
set_pin_loc "dma_req_fpga[1]"	"dma_req_1_o"
set_pin_loc "dma_req_fpga[2]"	"dma_req_2_o"
set_pin_loc "dma_req_fpga[3]"	"dma_req_3_o"

set_pin_loc "rst_n_fpga_fabric_dma"	"dma_rst_n_o"
set_pin_loc "rst_n_fpga_fabric_gpio	gpio_rst_n_o"

set_pin_loc "fpga_irq_set[0]"	"rsvd_3_irq_i"
set_pin_loc "fpga_irq_set[1]"	"timer_irq_i"
set_pin_loc "fpga_irq_set[2]"	"usb_irq_i"
set_pin_loc "fpga_irq_set[3]"	"eth_irq_i"
set_pin_loc "fpga_irq_set[4]"	"uart0_irq_i"
set_pin_loc "fpga_irq_set[5]"	"uart1_irq_i"
set_pin_loc "fpga_irq_set[6]"	"spi_irq_i"
set_pin_loc "fpga_irq_set[7]"	"i2c_irq_i"
set_pin_loc "fpga_irq_set[8]"	"gpio_irq_i"
set_pin_loc "fpga_irq_set[9]"	"dma_irq_i"
set_pin_loc "fpga_irq_set[10]"	"ddr_irq_i"
set_pin_loc "fpga_irq_set[11]"	"rsvd_0_irq_i"
set_pin_loc "fpga_irq_set[12]"	"rsvd_1_irq_i"
set_pin_loc "fpga_irq_set[13]"	"fpga0_mb_irq_i"
set_pin_loc "fpga_irq_set[14]"	"fpga1_mb_irq_i"
set_pin_loc "fpga_irq_set[15]"	"pufcc_irq_i"
set_pin_loc "fpga_irq_set[15]"	"pufcc_irq_i"
