#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5bcc7c457040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5bcc7c3e4de0 .param/l "ACCEPT_REQ" 0 3 15, C4<000>;
P_0x5bcc7c3e4e20 .param/l "LOOKUP" 0 3 16, C4<001>;
P_0x5bcc7c3e4e60 .param/l "LRU_BITS" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x5bcc7c3e4ea0 .param/l "NUM_ENTRIES" 0 3 8, +C4<00000000000000000000000001000000>;
P_0x5bcc7c3e4ee0 .param/l "NUM_SETS" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x5bcc7c3e4f20 .param/l "NUM_WAYS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5bcc7c3e4f60 .param/l "PTW_PENDING" 0 3 18, C4<011>;
P_0x5bcc7c3e4fa0 .param/l "PTW_REQ" 0 3 17, C4<010>;
P_0x5bcc7c3e4fe0 .param/l "RESPOND" 0 3 20, C4<101>;
P_0x5bcc7c3e5020 .param/l "SET_INDEX_BITS" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5bcc7c3e5060 .param/l "UPDATE" 0 3 19, C4<100>;
S_0x5bcc7c455630 .scope module, "test_integrated_memory_ptw" "test_integrated_memory_ptw" 4 7;
 .timescale 0 0;
v0x5bcc7c479df0_0 .var/i "active_translations", 31 0;
v0x5bcc7c479ef0_0 .var "clk", 0 0;
v0x5bcc7c47a000_0 .var "expected_pte", 31 0;
v0x5bcc7c47a0a0 .array "expected_ptes", 7 0, 31 0;
v0x5bcc7c47a160_0 .var/i "i", 31 0;
v0x5bcc7c47a290_0 .net "mem_addr", 31 0, v0x5bcc7c477de0_0;  1 drivers
v0x5bcc7c47a3a0_0 .net "mem_data", 31 0, v0x5bcc7c475e10_0;  1 drivers
v0x5bcc7c47a4b0_0 .net "mem_req_ready", 0 0, v0x5bcc7c475ef0_0;  1 drivers
v0x5bcc7c47a5a0_0 .net "mem_req_valid", 0 0, v0x5bcc7c478070_0;  1 drivers
v0x5bcc7c47a640_0 .net "mem_resp_ready", 0 0, v0x5bcc7c478140_0;  1 drivers
v0x5bcc7c47a730_0 .net "mem_resp_valid", 0 0, v0x5bcc7c476130_0;  1 drivers
v0x5bcc7c47a820_0 .net "ptw_pte_o", 31 0, v0x5bcc7c478380_0;  1 drivers
v0x5bcc7c47a8e0_0 .net "ptw_req_ready_o", 0 0, v0x5bcc7c478420_0;  1 drivers
v0x5bcc7c47a980_0 .var "ptw_req_valid_i", 0 0;
v0x5bcc7c47aa20_0 .var "ptw_resp_ready_i", 0 0;
v0x5bcc7c47aac0_0 .net "ptw_resp_valid_o", 0 0, v0x5bcc7c478640_0;  1 drivers
v0x5bcc7c47ab60_0 .var "ptw_vaddr_i", 31 0;
v0x5bcc7c47ac00_0 .var "received_pte", 31 0;
v0x5bcc7c47aca0_0 .var "rst", 0 0;
v0x5bcc7c47ad90_0 .var/i "test_failed", 31 0;
v0x5bcc7c47ae30_0 .var/i "test_passed", 31 0;
v0x5bcc7c47aef0 .array "test_vaddrs", 7 0, 31 0;
v0x5bcc7c47afb0_0 .var/i "total_cycles", 31 0;
E_0x5bcc7c3c5540 .event edge, v0x5bcc7c475fb0_0;
S_0x5bcc7c459b00 .scope task, "integrated_translate" "integrated_translate" 4 87, 4 87 0, S_0x5bcc7c455630;
 .timescale 0 0;
v0x5bcc7c3f0d10_0 .var "pte_result", 31 0;
v0x5bcc7c3f3770_0 .var "vaddr", 31 0;
E_0x5bcc7c3c6170 .event posedge, v0x5bcc7c4759f0_0;
TD_test_integrated_memory_ptw.integrated_translate ;
    %vpi_call/w 4 92 "$display", "  [INTEGRATED] Starting translation for vaddr=0x%08h", v0x5bcc7c3f3770_0 {0 0 0};
    %vpi_call/w 4 93 "$display", "    VPN1=%d, VPN0=%d", &PV<v0x5bcc7c3f3770_0, 22, 10>, &PV<v0x5bcc7c3f3770_0, 12, 10> {0 0 0};
T_0.0 ;
    %load/vec4 v0x5bcc7c47a8e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5bcc7c3c6170;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc7c47a980_0, 0, 1;
    %load/vec4 v0x5bcc7c3f3770_0;
    %store/vec4 v0x5bcc7c47ab60_0, 0, 32;
T_0.2 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c47a8e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47a980_0, 0, 1;
    %vpi_call/w 4 108 "$display", "  [INTEGRATED] PTW request sent, waiting for completion..." {0 0 0};
T_0.3 ;
    %load/vec4 v0x5bcc7c47aac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c47a5a0_0;
    %load/vec4 v0x5bcc7c47a4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call/w 4 116 "$display", "    [MEM_ACCESS] Reading from addr=0x%08h", v0x5bcc7c47a290_0 {0 0 0};
T_0.5 ;
    %load/vec4 v0x5bcc7c47a730_0;
    %load/vec4 v0x5bcc7c47a640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %vpi_call/w 4 119 "$display", "    [MEM_ACCESS] Got data=0x%08h", v0x5bcc7c47a3a0_0 {0 0 0};
T_0.7 ;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v0x5bcc7c47a820_0;
    %store/vec4 v0x5bcc7c3f0d10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc7c47aa20_0, 0, 1;
T_0.9 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c47aac0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47aa20_0, 0, 1;
    %wait E_0x5bcc7c3c6170;
    %vpi_call/w 4 136 "$display", "  [INTEGRATED] Translation complete: pte=0x%08h", v0x5bcc7c3f0d10_0 {0 0 0};
    %end;
S_0x5bcc7c475170 .scope module, "mem_inst" "memory" 4 38, 5 4 0, S_0x5bcc7c455630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req_valid_i";
    .port_info 3 /OUTPUT 1 "mem_req_ready_o";
    .port_info 4 /INPUT 32 "mem_addr_i";
    .port_info 5 /OUTPUT 1 "mem_resp_valid_o";
    .port_info 6 /INPUT 1 "mem_resp_ready_i";
    .port_info 7 /OUTPUT 32 "mem_data_o";
P_0x5bcc7c475370 .param/l "IDLE" 0 5 24, C4<00>;
P_0x5bcc7c4753b0 .param/l "MEM_ADDR_WIDTH" 0 5 21, +C4<00000000000000000000000000001010>;
P_0x5bcc7c4753f0 .param/l "MEM_SIZE" 0 5 20, +C4<00000000000000000000010000000000>;
P_0x5bcc7c475430 .param/l "READ_ACCESS" 0 5 25, C4<01>;
P_0x5bcc7c475470 .param/l "RESPOND" 0 5 26, C4<10>;
v0x5bcc7c3f7fc0_0 .net *"_ivl_3", 29 0, L_0x5bcc7c48ab60;  1 drivers
v0x5bcc7c3e0ff0_0 .net *"_ivl_4", 31 0, L_0x5bcc7c48ac30;  1 drivers
L_0x7ea7dfe9f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c3e14a0_0 .net *"_ivl_7", 1 0, L_0x7ea7dfe9f018;  1 drivers
L_0x7ea7dfe9f060 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c3e1bb0_0 .net/2u *"_ivl_8", 31 0, L_0x7ea7dfe9f060;  1 drivers
v0x5bcc7c3e3680_0 .net "addr_valid", 0 0, L_0x5bcc7c49adb0;  1 drivers
v0x5bcc7c4759f0_0 .net "clk", 0 0, v0x5bcc7c479ef0_0;  1 drivers
v0x5bcc7c475ab0_0 .var/i "i", 31 0;
v0x5bcc7c475b90 .array "mem", 1023 0, 31 0;
v0x5bcc7c475c50_0 .net "mem_addr_i", 31 0, v0x5bcc7c477de0_0;  alias, 1 drivers
v0x5bcc7c475d30_0 .var "mem_addr_reg", 31 0;
v0x5bcc7c475e10_0 .var "mem_data_o", 31 0;
v0x5bcc7c475ef0_0 .var "mem_req_ready_o", 0 0;
v0x5bcc7c475fb0_0 .net "mem_req_valid_i", 0 0, v0x5bcc7c478070_0;  alias, 1 drivers
v0x5bcc7c476070_0 .net "mem_resp_ready_i", 0 0, v0x5bcc7c478140_0;  alias, 1 drivers
v0x5bcc7c476130_0 .var "mem_resp_valid_o", 0 0;
v0x5bcc7c4761f0_0 .var "next_state", 1 0;
v0x5bcc7c4762d0_0 .net "rst", 0 0, v0x5bcc7c47aca0_0;  1 drivers
v0x5bcc7c4764a0_0 .var "state", 1 0;
v0x5bcc7c476580_0 .net "word_index", 9 0, L_0x5bcc7c48aa60;  1 drivers
E_0x5bcc7c3150b0 .event edge, v0x5bcc7c4764a0_0, v0x5bcc7c475fb0_0, v0x5bcc7c476070_0;
L_0x5bcc7c48aa60 .part v0x5bcc7c475d30_0, 2, 10;
L_0x5bcc7c48ab60 .part v0x5bcc7c475d30_0, 2, 30;
L_0x5bcc7c48ac30 .concat [ 30 2 0 0], L_0x5bcc7c48ab60, L_0x7ea7dfe9f018;
L_0x5bcc7c49adb0 .cmp/gt 32, L_0x7ea7dfe9f060, L_0x5bcc7c48ac30;
S_0x5bcc7c476760 .scope module, "ptw_inst" "ptw" 4 50, 6 219 0, S_0x5bcc7c455630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5bcc7c2f2c40 .param/l "ACCEPT_REQ" 0 6 249, C4<000>;
P_0x5bcc7c2f2c80 .param/l "READ_LEVEL1" 0 6 250, C4<001>;
P_0x5bcc7c2f2cc0 .param/l "READ_LEVEL2" 0 6 252, C4<011>;
P_0x5bcc7c2f2d00 .param/l "RESPOND" 0 6 254, C4<101>;
P_0x5bcc7c2f2d40 .param/l "SATP_PPN" 0 6 246, C4<00000000000000000000010000000000>;
P_0x5bcc7c2f2d80 .param/l "WAIT_LEVEL1" 0 6 251, C4<010>;
P_0x5bcc7c2f2dc0 .param/l "WAIT_LEVEL2" 0 6 253, C4<100>;
v0x5bcc7c476dd0_0 .net *"_ivl_10", 31 0, L_0x5bcc7c49b2e0;  1 drivers
L_0x7ea7dfe9f138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c476ed0_0 .net *"_ivl_13", 19 0, L_0x7ea7dfe9f138;  1 drivers
v0x5bcc7c476fb0_0 .net *"_ivl_17", 21 0, L_0x5bcc7c49b5e0;  1 drivers
L_0x7ea7dfe9f180 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c4770a0_0 .net/2u *"_ivl_18", 9 0, L_0x7ea7dfe9f180;  1 drivers
v0x5bcc7c477180_0 .net *"_ivl_20", 31 0, L_0x5bcc7c49b6c0;  1 drivers
L_0x7ea7dfe9f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c4772b0_0 .net/2u *"_ivl_22", 1 0, L_0x7ea7dfe9f1c8;  1 drivers
v0x5bcc7c477390_0 .net *"_ivl_24", 11 0, L_0x5bcc7c49b800;  1 drivers
v0x5bcc7c477470_0 .net *"_ivl_26", 31 0, L_0x5bcc7c49b990;  1 drivers
L_0x7ea7dfe9f210 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c477550_0 .net *"_ivl_29", 19 0, L_0x7ea7dfe9f210;  1 drivers
L_0x7ea7dfe9f0a8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c477630_0 .net/2u *"_ivl_4", 31 0, L_0x7ea7dfe9f0a8;  1 drivers
L_0x7ea7dfe9f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c477710_0 .net/2u *"_ivl_6", 1 0, L_0x7ea7dfe9f0f0;  1 drivers
v0x5bcc7c4777f0_0 .net *"_ivl_8", 11 0, L_0x5bcc7c49b170;  1 drivers
v0x5bcc7c4778d0_0 .net "clk", 0 0, v0x5bcc7c479ef0_0;  alias, 1 drivers
v0x5bcc7c477970_0 .var "level1_pte", 31 0;
v0x5bcc7c477a30_0 .net "level1_pte_addr", 31 0, L_0x5bcc7c49b4a0;  1 drivers
v0x5bcc7c477b10_0 .var "level2_pte", 31 0;
v0x5bcc7c477bf0_0 .net "level2_pte_addr", 31 0, L_0x5bcc7c49bad0;  1 drivers
v0x5bcc7c477de0_0 .var "mem_addr_o", 31 0;
v0x5bcc7c477ed0_0 .net "mem_data_i", 31 0, v0x5bcc7c475e10_0;  alias, 1 drivers
v0x5bcc7c477fa0_0 .net "mem_req_ready_i", 0 0, v0x5bcc7c475ef0_0;  alias, 1 drivers
v0x5bcc7c478070_0 .var "mem_req_valid_o", 0 0;
v0x5bcc7c478140_0 .var "mem_resp_ready_o", 0 0;
v0x5bcc7c478210_0 .net "mem_resp_valid_i", 0 0, v0x5bcc7c476130_0;  alias, 1 drivers
v0x5bcc7c4782e0_0 .var "next_state", 2 0;
v0x5bcc7c478380_0 .var "ptw_pte_o", 31 0;
v0x5bcc7c478420_0 .var "ptw_req_ready_o", 0 0;
v0x5bcc7c4784c0_0 .net "ptw_req_valid_i", 0 0, v0x5bcc7c47a980_0;  1 drivers
v0x5bcc7c478580_0 .net "ptw_resp_ready_i", 0 0, v0x5bcc7c47aa20_0;  1 drivers
v0x5bcc7c478640_0 .var "ptw_resp_valid_o", 0 0;
v0x5bcc7c478700_0 .net "ptw_vaddr_i", 31 0, v0x5bcc7c47ab60_0;  1 drivers
v0x5bcc7c4787e0_0 .net "rst", 0 0, v0x5bcc7c47aca0_0;  alias, 1 drivers
v0x5bcc7c4788b0_0 .var "state", 2 0;
v0x5bcc7c478970_0 .var "vaddr_reg", 31 0;
v0x5bcc7c478a50_0 .net "vpn0", 9 0, L_0x5bcc7c49aff0;  1 drivers
v0x5bcc7c478b30_0 .net "vpn1", 9 0, L_0x5bcc7c49af50;  1 drivers
E_0x5bcc7c460940/0 .event edge, v0x5bcc7c4788b0_0, v0x5bcc7c4784c0_0, v0x5bcc7c478420_0, v0x5bcc7c475ef0_0;
E_0x5bcc7c460940/1 .event edge, v0x5bcc7c475fb0_0, v0x5bcc7c476130_0, v0x5bcc7c476070_0, v0x5bcc7c475e10_0;
E_0x5bcc7c460940/2 .event edge, v0x5bcc7c478580_0, v0x5bcc7c478640_0;
E_0x5bcc7c460940 .event/or E_0x5bcc7c460940/0, E_0x5bcc7c460940/1, E_0x5bcc7c460940/2;
L_0x5bcc7c49af50 .part v0x5bcc7c478970_0, 22, 10;
L_0x5bcc7c49aff0 .part v0x5bcc7c478970_0, 12, 10;
L_0x5bcc7c49b170 .concat [ 2 10 0 0], L_0x7ea7dfe9f0f0, L_0x5bcc7c49af50;
L_0x5bcc7c49b2e0 .concat [ 12 20 0 0], L_0x5bcc7c49b170, L_0x7ea7dfe9f138;
L_0x5bcc7c49b4a0 .arith/sum 32, L_0x7ea7dfe9f0a8, L_0x5bcc7c49b2e0;
L_0x5bcc7c49b5e0 .part v0x5bcc7c477970_0, 10, 22;
L_0x5bcc7c49b6c0 .concat [ 10 22 0 0], L_0x7ea7dfe9f180, L_0x5bcc7c49b5e0;
L_0x5bcc7c49b800 .concat [ 2 10 0 0], L_0x7ea7dfe9f1c8, L_0x5bcc7c49aff0;
L_0x5bcc7c49b990 .concat [ 12 20 0 0], L_0x5bcc7c49b800, L_0x7ea7dfe9f210;
L_0x5bcc7c49bad0 .arith/sum 32, L_0x5bcc7c49b6c0, L_0x5bcc7c49b990;
S_0x5bcc7c478dd0 .scope task, "reset_system" "reset_system" 4 73, 4 73 0, S_0x5bcc7c455630;
 .timescale 0 0;
TD_test_integrated_memory_ptw.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc7c47aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47a980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47aa20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47ab60_0, 0, 32;
    %wait E_0x5bcc7c3c6170;
    %wait E_0x5bcc7c3c6170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47aca0_0, 0, 1;
    %wait E_0x5bcc7c3c6170;
    %vpi_call/w 4 83 "$display", "System reset completed" {0 0 0};
    %end;
S_0x5bcc7c478f60 .scope task, "verify_detailed_walk" "verify_detailed_walk" 4 163, 4 163 0, S_0x5bcc7c455630;
 .timescale 0 0;
v0x5bcc7c4791d0_0 .var/i "access_count", 31 0;
v0x5bcc7c4792d0 .array "captured_addrs", 3 0, 31 0;
v0x5bcc7c479390 .array "captured_data", 3 0, 31 0;
v0x5bcc7c479430_0 .var "exp_final_pte", 31 0;
v0x5bcc7c479510_0 .var "exp_l1_addr", 31 0;
v0x5bcc7c479640_0 .var "exp_l1_pte", 31 0;
v0x5bcc7c479720_0 .var "exp_l2_addr", 31 0;
v0x5bcc7c479800_0 .var "test_name", 255 0;
v0x5bcc7c4798e0_0 .var "vaddr", 31 0;
E_0x5bcc7c460bb0 .event edge, v0x5bcc7c478640_0;
TD_test_integrated_memory_ptw.verify_detailed_walk ;
    %vpi_call/w 4 175 "$display", "\012=== Detailed Walk [%s] ===", v0x5bcc7c479800_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "Testing vaddr=0x%08h", v0x5bcc7c4798e0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c4791d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc7c47a980_0, 0, 1;
    %load/vec4 v0x5bcc7c4798e0_0;
    %store/vec4 v0x5bcc7c47ab60_0, 0, 32;
    %wait E_0x5bcc7c3c6170;
    %wait E_0x5bcc7c3c6170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47a980_0, 0, 1;
    %fork t_1, S_0x5bcc7c478f60;
    %fork t_2, S_0x5bcc7c478f60;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_2.10 ;
    %load/vec4 v0x5bcc7c47aac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_0x5bcc7c460bb0;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x5bcc7c47a820_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc7c47aa20_0, 0, 1;
    %wait E_0x5bcc7c3c6170;
    %wait E_0x5bcc7c3c6170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c47aa20_0, 0, 1;
    %end;
t_2 ;
T_2.12 ;
    %load/vec4 v0x5bcc7c47aac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c47a5a0_0;
    %load/vec4 v0x5bcc7c47a4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x5bcc7c47a290_0;
    %ix/getv/s 4, v0x5bcc7c4791d0_0;
    %store/vec4a v0x5bcc7c4792d0, 4, 0;
    %vpi_call/w 4 205 "$display", "  Memory Access %d: addr=0x%08h", v0x5bcc7c4791d0_0, v0x5bcc7c47a290_0 {0 0 0};
T_2.14 ;
    %load/vec4 v0x5bcc7c47a730_0;
    %load/vec4 v0x5bcc7c47a640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x5bcc7c47a3a0_0;
    %ix/getv/s 4, v0x5bcc7c4791d0_0;
    %store/vec4a v0x5bcc7c479390, 4, 0;
    %vpi_call/w 4 209 "$display", "  Memory Response %d: data=0x%08h", v0x5bcc7c4791d0_0, v0x5bcc7c47a3a0_0 {0 0 0};
    %load/vec4 v0x5bcc7c4791d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c4791d0_0, 0, 32;
T_2.16 ;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x5bcc7c478f60;
t_0 ;
    %vpi_call/w 4 217 "$display", "  Final PTE: 0x%08h (expected: 0x%08h)", v0x5bcc7c47ac00_0, v0x5bcc7c479430_0 {0 0 0};
    %load/vec4 v0x5bcc7c4791d0_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %vpi_call/w 4 220 "$display", "  L1 Access - Addr: 0x%08h (expected: 0x%08h), Data: 0x%08h (expected: 0x%08h)", &A<v0x5bcc7c4792d0, 0>, v0x5bcc7c479510_0, &A<v0x5bcc7c479390, 0>, v0x5bcc7c479640_0 {0 0 0};
T_2.18 ;
    %load/vec4 v0x5bcc7c4791d0_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.20, 5;
    %vpi_call/w 4 225 "$display", "  L2 Access - Addr: 0x%08h (expected: 0x%08h)", &A<v0x5bcc7c4792d0, 1>, v0x5bcc7c479720_0 {0 0 0};
T_2.20 ;
    %load/vec4 v0x5bcc7c47ac00_0;
    %load/vec4 v0x5bcc7c479430_0;
    %cmp/e;
    %jmp/0xz  T_2.22, 4;
    %vpi_call/w 4 231 "$display", "PASS [%s]: Complete page walk successful", v0x5bcc7c479800_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call/w 4 234 "$display", "ERROR [%s]: Page walk failed", v0x5bcc7c479800_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
T_2.23 ;
    %end;
S_0x5bcc7c4799c0 .scope task, "verify_translation" "verify_translation" 4 140, 4 140 0, S_0x5bcc7c455630;
 .timescale 0 0;
v0x5bcc7c479b50_0 .var "exp_pte", 31 0;
v0x5bcc7c479c50_0 .var "test_name", 255 0;
v0x5bcc7c479d30_0 .var "vaddr", 31 0;
TD_test_integrated_memory_ptw.verify_translation ;
    %vpi_call/w 4 146 "$display", "\012--- Testing [%s] ---", v0x5bcc7c479c50_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "Virtual Address: 0x%08h", v0x5bcc7c479d30_0 {0 0 0};
    %load/vec4 v0x5bcc7c479d30_0;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %load/vec4 v0x5bcc7c47ac00_0;
    %load/vec4 v0x5bcc7c479b50_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 6;
    %vpi_call/w 4 150 "$display", "ERROR [%s]: Translation mismatch", v0x5bcc7c479c50_0 {0 0 0};
    %vpi_call/w 4 151 "$display", "  VAddr:    0x%08h", v0x5bcc7c479d30_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Expected: 0x%08h", v0x5bcc7c479b50_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "  Got:      0x%08h", v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 4 156 "$display", "PASS [%s]: vaddr=0x%08h -> pte=0x%08h", v0x5bcc7c479c50_0, v0x5bcc7c479d30_0, v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
T_3.25 ;
    %end;
S_0x5bcc7c4551c0 .scope module, "tlb" "tlb" 7 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /OUTPUT 1 "req_ready_o";
    .port_info 4 /INPUT 32 "vaddr_i";
    .port_info 5 /INPUT 1 "access_type_i";
    .port_info 6 /OUTPUT 1 "resp_valid_o";
    .port_info 7 /INPUT 1 "resp_ready_i";
    .port_info 8 /OUTPUT 32 "paddr_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /OUTPUT 1 "fault_o";
    .port_info 11 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 12 /INPUT 1 "ptw_req_ready_i";
    .port_info 13 /OUTPUT 32 "ptw_vaddr_o";
    .port_info 14 /INPUT 1 "ptw_resp_valid_i";
    .port_info 15 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 16 /INPUT 32 "ptw_pte_i";
L_0x5bcc7c49cc30 .functor AND 1, v0x5bcc7c47b730_0, L_0x5bcc7c49ddd0, C4<1>, C4<1>;
L_0x5bcc7c49ccd0 .functor AND 1, L_0x5bcc7c49cc30, L_0x5bcc7c49c940, C4<1>, C4<1>;
v0x5bcc7c483680_0 .array/port v0x5bcc7c483680, 0;
L_0x5bcc7c4a0910 .functor BUFZ 1, v0x5bcc7c483680_0, C4<0>, C4<0>, C4<0>;
v0x5bcc7c483680_1 .array/port v0x5bcc7c483680, 1;
L_0x5bcc7c4a0a20 .functor BUFZ 1, v0x5bcc7c483680_1, C4<0>, C4<0>, C4<0>;
v0x5bcc7c483680_2 .array/port v0x5bcc7c483680, 2;
L_0x5bcc7c4a0c00 .functor BUFZ 1, v0x5bcc7c483680_2, C4<0>, C4<0>, C4<0>;
v0x5bcc7c483680_3 .array/port v0x5bcc7c483680, 3;
L_0x5bcc7c4a0d10 .functor BUFZ 1, v0x5bcc7c483680_3, C4<0>, C4<0>, C4<0>;
v0x5bcc7c4837a0_0 .array/port v0x5bcc7c4837a0, 0;
L_0x5bcc7c4a0f00 .functor BUFZ 20, v0x5bcc7c4837a0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c4837a0_1 .array/port v0x5bcc7c4837a0, 1;
L_0x5bcc7c4a1010 .functor BUFZ 20, v0x5bcc7c4837a0_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c4837a0_2 .array/port v0x5bcc7c4837a0, 2;
L_0x5bcc7c4a1210 .functor BUFZ 20, v0x5bcc7c4837a0_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c4837a0_3 .array/port v0x5bcc7c4837a0, 3;
L_0x5bcc7c4a1320 .functor BUFZ 20, v0x5bcc7c4837a0_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c483450_0 .array/port v0x5bcc7c483450, 0;
L_0x5bcc7c4a1530 .functor BUFZ 20, v0x5bcc7c483450_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c483450_1 .array/port v0x5bcc7c483450, 1;
L_0x5bcc7c4a1640 .functor BUFZ 20, v0x5bcc7c483450_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c483450_2 .array/port v0x5bcc7c483450, 2;
L_0x5bcc7c4a1860 .functor BUFZ 20, v0x5bcc7c483450_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c483450_3 .array/port v0x5bcc7c483450, 3;
L_0x5bcc7c4a1970 .functor BUFZ 20, v0x5bcc7c483450_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5bcc7c4832e0_0 .array/port v0x5bcc7c4832e0, 0;
L_0x5bcc7c4a1ba0 .functor BUFZ 2, v0x5bcc7c4832e0_0, C4<00>, C4<00>, C4<00>;
v0x5bcc7c4832e0_1 .array/port v0x5bcc7c4832e0, 1;
L_0x5bcc7c4a1cb0 .functor BUFZ 2, v0x5bcc7c4832e0_1, C4<00>, C4<00>, C4<00>;
v0x5bcc7c4832e0_2 .array/port v0x5bcc7c4832e0, 2;
L_0x5bcc7c4a1a80 .functor BUFZ 2, v0x5bcc7c4832e0_2, C4<00>, C4<00>, C4<00>;
v0x5bcc7c4832e0_3 .array/port v0x5bcc7c4832e0, 3;
L_0x5bcc7c4a1ef0 .functor BUFZ 2, v0x5bcc7c4832e0_3, C4<00>, C4<00>, C4<00>;
v0x5bcc7c483170_0 .array/port v0x5bcc7c483170, 0;
L_0x5bcc7c4a2140 .functor BUFZ 4, v0x5bcc7c483170_0, C4<0000>, C4<0000>, C4<0000>;
v0x5bcc7c483170_1 .array/port v0x5bcc7c483170, 1;
L_0x5bcc7c4a2200 .functor BUFZ 4, v0x5bcc7c483170_1, C4<0000>, C4<0000>, C4<0000>;
v0x5bcc7c483170_2 .array/port v0x5bcc7c483170, 2;
L_0x5bcc7c4a2410 .functor BUFZ 4, v0x5bcc7c483170_2, C4<0000>, C4<0000>, C4<0000>;
v0x5bcc7c483170_3 .array/port v0x5bcc7c483170, 3;
L_0x5bcc7c4a24d0 .functor BUFZ 4, v0x5bcc7c483170_3, C4<0000>, C4<0000>, C4<0000>;
v0x5bcc7c4878d0_0 .net *"_ivl_21", 0 0, L_0x5bcc7c49cc30;  1 drivers
v0x5bcc7c4879b0_0 .net *"_ivl_23", 0 0, L_0x5bcc7c49c940;  1 drivers
v0x5bcc7c487a70_0 .net *"_ivl_26", 3 0, L_0x5bcc7c49ce80;  1 drivers
v0x5bcc7c487b60_0 .net *"_ivl_28", 3 0, L_0x5bcc7c49cf20;  1 drivers
L_0x7ea7dfe9f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c487c40_0 .net *"_ivl_31", 1 0, L_0x7ea7dfe9f258;  1 drivers
L_0x7ea7dfe9f2a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c487d70_0 .net/2u *"_ivl_32", 3 0, L_0x7ea7dfe9f2a0;  1 drivers
o0x7ea7dfeeefd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c487e50_0 .net "access_type_i", 0 0, o0x7ea7dfeeefd8;  0 drivers
v0x5bcc7c487f10_0 .var "access_type_reg", 0 0;
o0x7ea7dfee9038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c487fb0_0 .net "clk", 0 0, o0x7ea7dfee9038;  0 drivers
v0x5bcc7c488050_0 .var "fault_o", 0 0;
v0x5bcc7c4880f0_0 .net "hit", 0 0, L_0x5bcc7c49ddd0;  1 drivers
v0x5bcc7c4881e0_0 .var "hit_o", 0 0;
v0x5bcc7c4882a0_0 .net "hit_perms", 1 0, L_0x5bcc7c49fe30;  1 drivers
v0x5bcc7c488360_0 .net "hit_ppn", 19 0, L_0x5bcc7c49ee20;  1 drivers
v0x5bcc7c488400_0 .net "hit_way", 1 0, L_0x5bcc7c49e820;  1 drivers
v0x5bcc7c4884f0_0 .net "lookup_en", 0 0, v0x5bcc7c47b690_0;  1 drivers
v0x5bcc7c488590_0 .net "lru_update_en", 0 0, v0x5bcc7c47b730_0;  1 drivers
v0x5bcc7c488770_0 .net "max_lru_value", 3 0, v0x5bcc7c481340_0;  1 drivers
v0x5bcc7c488840_0 .net "next_state", 2 0, v0x5bcc7c47b7f0_0;  1 drivers
v0x5bcc7c488910_0 .var "paddr_o", 31 0;
v0x5bcc7c4889b0_0 .net "page_offset", 11 0, L_0x5bcc7c49dc20;  1 drivers
v0x5bcc7c488aa0_0 .net "perm_fault", 0 0, L_0x5bcc7c4a0850;  1 drivers
v0x5bcc7c488b90_0 .var "pte_reg", 31 0;
o0x7ea7dfeef0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5bcc7c488c50_0 .net "ptw_pte_i", 31 0, o0x7ea7dfeef0c8;  0 drivers
o0x7ea7dfee9158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c488d30_0 .net "ptw_req_ready_i", 0 0, o0x7ea7dfee9158;  0 drivers
v0x5bcc7c488dd0_0 .net "ptw_req_valid_o", 0 0, v0x5bcc7c47baa0_0;  1 drivers
v0x5bcc7c488ea0_0 .net "ptw_resp_ready_o", 0 0, v0x5bcc7c47bb60_0;  1 drivers
o0x7ea7dfee91e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c488f70_0 .net "ptw_resp_valid_i", 0 0, o0x7ea7dfee91e8;  0 drivers
v0x5bcc7c489040_0 .var "ptw_vaddr_o", 31 0;
v0x5bcc7c4890e0 .array "rd_lru_count", 3 0;
v0x5bcc7c4890e0_0 .net v0x5bcc7c4890e0 0, 3 0, v0x5bcc7c483170_0; 1 drivers
v0x5bcc7c4890e0_1 .net v0x5bcc7c4890e0 1, 3 0, v0x5bcc7c483170_1; 1 drivers
v0x5bcc7c4890e0_2 .net v0x5bcc7c4890e0 2, 3 0, v0x5bcc7c483170_2; 1 drivers
v0x5bcc7c4890e0_3 .net v0x5bcc7c4890e0 3, 3 0, v0x5bcc7c483170_3; 1 drivers
v0x5bcc7c489210 .array "rd_perms", 3 0;
v0x5bcc7c489210_0 .net v0x5bcc7c489210 0, 1 0, v0x5bcc7c4832e0_0; 1 drivers
v0x5bcc7c489210_1 .net v0x5bcc7c489210 1, 1 0, v0x5bcc7c4832e0_1; 1 drivers
v0x5bcc7c489210_2 .net v0x5bcc7c489210 2, 1 0, v0x5bcc7c4832e0_2; 1 drivers
v0x5bcc7c489210_3 .net v0x5bcc7c489210 3, 1 0, v0x5bcc7c4832e0_3; 1 drivers
v0x5bcc7c489380 .array "rd_ppn", 3 0;
v0x5bcc7c489380_0 .net v0x5bcc7c489380 0, 19 0, v0x5bcc7c483450_0; 1 drivers
v0x5bcc7c489380_1 .net v0x5bcc7c489380 1, 19 0, v0x5bcc7c483450_1; 1 drivers
v0x5bcc7c489380_2 .net v0x5bcc7c489380 2, 19 0, v0x5bcc7c483450_2; 1 drivers
v0x5bcc7c489380_3 .net v0x5bcc7c489380 3, 19 0, v0x5bcc7c483450_3; 1 drivers
v0x5bcc7c4894f0 .array "rd_valid", 3 0;
v0x5bcc7c4894f0_0 .net v0x5bcc7c4894f0 0, 0 0, v0x5bcc7c483680_0; 1 drivers
v0x5bcc7c4894f0_1 .net v0x5bcc7c4894f0 1, 0 0, v0x5bcc7c483680_1; 1 drivers
v0x5bcc7c4894f0_2 .net v0x5bcc7c4894f0 2, 0 0, v0x5bcc7c483680_2; 1 drivers
v0x5bcc7c4894f0_3 .net v0x5bcc7c4894f0 3, 0 0, v0x5bcc7c483680_3; 1 drivers
v0x5bcc7c489850 .array "rd_vpn", 3 0;
v0x5bcc7c489850_0 .net v0x5bcc7c489850 0, 19 0, v0x5bcc7c4837a0_0; 1 drivers
v0x5bcc7c489850_1 .net v0x5bcc7c489850 1, 19 0, v0x5bcc7c4837a0_1; 1 drivers
v0x5bcc7c489850_2 .net v0x5bcc7c489850 2, 19 0, v0x5bcc7c4837a0_2; 1 drivers
v0x5bcc7c489850_3 .net v0x5bcc7c489850 3, 19 0, v0x5bcc7c4837a0_3; 1 drivers
v0x5bcc7c4899c0_0 .net "replace_way", 1 0, v0x5bcc7c481510_0;  1 drivers
v0x5bcc7c489ab0_0 .net "req_ready_o", 0 0, v0x5bcc7c47bce0_0;  1 drivers
o0x7ea7dfee9248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c489b80_0 .net "req_valid_i", 0 0, o0x7ea7dfee9248;  0 drivers
o0x7ea7dfee9278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c489c50_0 .net "resp_ready_i", 0 0, o0x7ea7dfee9278;  0 drivers
v0x5bcc7c489d20_0 .net "resp_valid_o", 0 0, v0x5bcc7c47bf20_0;  1 drivers
o0x7ea7dfee92d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bcc7c489df0_0 .net "rst", 0 0, o0x7ea7dfee92d8;  0 drivers
v0x5bcc7c489ee0_0 .net "set_index", 3 0, L_0x5bcc7c49db80;  1 drivers
v0x5bcc7c489f80_0 .net "state", 2 0, v0x5bcc7c47c0a0_0;  1 drivers
v0x5bcc7c48a020_0 .net "update_en", 0 0, v0x5bcc7c47c180_0;  1 drivers
o0x7ea7dfeef4e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5bcc7c48a0f0_0 .net "vaddr_i", 31 0, o0x7ea7dfeef4e8;  0 drivers
v0x5bcc7c48a190_0 .var "vaddr_reg", 31 0;
v0x5bcc7c48a260_0 .net "vpn", 19 0, L_0x5bcc7c49da90;  1 drivers
v0x5bcc7c48a330_0 .var "wr_en", 0 0;
v0x5bcc7c48a400_0 .var "wr_lru_count", 3 0;
v0x5bcc7c48a4d0_0 .var "wr_perms", 1 0;
v0x5bcc7c48a5a0_0 .var "wr_ppn", 19 0;
v0x5bcc7c48a670_0 .var "wr_valid", 0 0;
v0x5bcc7c48a740_0 .var "wr_vpn", 19 0;
v0x5bcc7c48a810_0 .var "wr_way", 1 0;
L_0x5bcc7c49c940 .reduce/nor L_0x5bcc7c4a0850;
L_0x5bcc7c49ce80 .array/port v0x5bcc7c4890e0, L_0x5bcc7c49cf20;
L_0x5bcc7c49cf20 .concat [ 2 2 0 0], L_0x5bcc7c49e820, L_0x7ea7dfe9f258;
L_0x5bcc7c49d060 .arith/sum 4, L_0x5bcc7c49ce80, L_0x7ea7dfe9f2a0;
S_0x5bcc7c47b090 .scope module, "controller" "tlb_controller" 7 74, 8 3 0, S_0x5bcc7c4551c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /INPUT 1 "resp_ready_i";
    .port_info 4 /OUTPUT 1 "req_ready_o";
    .port_info 5 /OUTPUT 1 "resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_req_ready_i";
    .port_info 7 /INPUT 1 "ptw_resp_valid_i";
    .port_info 8 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 9 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 10 /INPUT 1 "hit";
    .port_info 11 /INPUT 1 "perm_fault";
    .port_info 12 /OUTPUT 1 "lookup_en";
    .port_info 13 /OUTPUT 1 "update_en";
    .port_info 14 /OUTPUT 1 "lru_update_en";
    .port_info 15 /OUTPUT 3 "state";
    .port_info 16 /OUTPUT 3 "next_state";
v0x5bcc7c47b4f0_0 .net "clk", 0 0, o0x7ea7dfee9038;  alias, 0 drivers
v0x5bcc7c47b5d0_0 .net "hit", 0 0, L_0x5bcc7c49ddd0;  alias, 1 drivers
v0x5bcc7c47b690_0 .var "lookup_en", 0 0;
v0x5bcc7c47b730_0 .var "lru_update_en", 0 0;
v0x5bcc7c47b7f0_0 .var "next_state", 2 0;
v0x5bcc7c47b920_0 .net "perm_fault", 0 0, L_0x5bcc7c4a0850;  alias, 1 drivers
v0x5bcc7c47b9e0_0 .net "ptw_req_ready_i", 0 0, o0x7ea7dfee9158;  alias, 0 drivers
v0x5bcc7c47baa0_0 .var "ptw_req_valid_o", 0 0;
v0x5bcc7c47bb60_0 .var "ptw_resp_ready_o", 0 0;
v0x5bcc7c47bc20_0 .net "ptw_resp_valid_i", 0 0, o0x7ea7dfee91e8;  alias, 0 drivers
v0x5bcc7c47bce0_0 .var "req_ready_o", 0 0;
v0x5bcc7c47bda0_0 .net "req_valid_i", 0 0, o0x7ea7dfee9248;  alias, 0 drivers
v0x5bcc7c47be60_0 .net "resp_ready_i", 0 0, o0x7ea7dfee9278;  alias, 0 drivers
v0x5bcc7c47bf20_0 .var "resp_valid_o", 0 0;
v0x5bcc7c47bfe0_0 .net "rst", 0 0, o0x7ea7dfee92d8;  alias, 0 drivers
v0x5bcc7c47c0a0_0 .var "state", 2 0;
v0x5bcc7c47c180_0 .var "update_en", 0 0;
E_0x5bcc7c460e30/0 .event edge, v0x5bcc7c47c0a0_0, v0x5bcc7c47bda0_0, v0x5bcc7c47b5d0_0, v0x5bcc7c47b920_0;
E_0x5bcc7c460e30/1 .event edge, v0x5bcc7c47b9e0_0, v0x5bcc7c47bc20_0, v0x5bcc7c47be60_0;
E_0x5bcc7c460e30 .event/or E_0x5bcc7c460e30/0, E_0x5bcc7c460e30/1;
E_0x5bcc7c47b490 .event posedge, v0x5bcc7c47b4f0_0;
S_0x5bcc7c47c570 .scope module, "lookup" "tlb_lookup" 7 119, 9 6 0, S_0x5bcc7c4551c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "vaddr";
    .port_info 1 /INPUT 1 "access_type";
    .port_info 2 /INPUT 4 "tlb_valid";
    .port_info 3 /INPUT 80 "tlb_vpn";
    .port_info 4 /INPUT 80 "tlb_ppn";
    .port_info 5 /INPUT 8 "tlb_perms";
    .port_info 6 /OUTPUT 20 "vpn";
    .port_info 7 /OUTPUT 4 "set_index";
    .port_info 8 /OUTPUT 12 "page_offset";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 2 "hit_way";
    .port_info 11 /OUTPUT 20 "hit_ppn";
    .port_info 12 /OUTPUT 2 "hit_perms";
    .port_info 13 /OUTPUT 1 "perm_fault";
L_0x7ea7dfe9f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5bcc7c49e6c0 .functor XNOR 1, v0x5bcc7c487f10_0, L_0x7ea7dfe9f4e0, C4<0>, C4<0>;
L_0x5bcc7c4a02f0 .functor AND 1, L_0x5bcc7c49e6c0, L_0x5bcc7c4a0200, C4<1>, C4<1>;
L_0x7ea7dfe9f528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5bcc7c4a0400 .functor XNOR 1, v0x5bcc7c487f10_0, L_0x7ea7dfe9f528, C4<0>, C4<0>;
L_0x5bcc7c4a0710 .functor AND 1, L_0x5bcc7c4a0400, L_0x5bcc7c4a0670, C4<1>, C4<1>;
L_0x5bcc7c4a0850 .functor OR 1, L_0x5bcc7c4a02f0, L_0x5bcc7c4a0710, C4<0>, C4<0>;
v0x5bcc7c47d9e0_0 .net *"_ivl_102", 0 0, L_0x5bcc7c4a04c0;  1 drivers
v0x5bcc7c47dae0_0 .net *"_ivl_104", 0 0, L_0x5bcc7c4a0670;  1 drivers
v0x5bcc7c47dba0_0 .net *"_ivl_106", 0 0, L_0x5bcc7c4a0710;  1 drivers
v0x5bcc7c47dc40_0 .net *"_ivl_18", 0 0, L_0x5bcc7c49df00;  1 drivers
L_0x7ea7dfe9f2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47dd20_0 .net/2u *"_ivl_19", 1 0, L_0x7ea7dfe9f2e8;  1 drivers
v0x5bcc7c47de50_0 .net *"_ivl_22", 0 0, L_0x5bcc7c49dfe0;  1 drivers
L_0x7ea7dfe9f330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47df30_0 .net/2u *"_ivl_23", 1 0, L_0x7ea7dfe9f330;  1 drivers
v0x5bcc7c47e010_0 .net *"_ivl_26", 0 0, L_0x5bcc7c49e110;  1 drivers
L_0x7ea7dfe9f378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47e0f0_0 .net/2u *"_ivl_27", 1 0, L_0x7ea7dfe9f378;  1 drivers
v0x5bcc7c47e1d0_0 .net *"_ivl_30", 0 0, L_0x5bcc7c49e230;  1 drivers
L_0x7ea7dfe9f3c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47e2b0_0 .net/2u *"_ivl_31", 1 0, L_0x7ea7dfe9f3c0;  1 drivers
L_0x7ea7dfe9f408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47e390_0 .net/2u *"_ivl_33", 1 0, L_0x7ea7dfe9f408;  1 drivers
v0x5bcc7c47e470_0 .net *"_ivl_35", 1 0, L_0x5bcc7c49e360;  1 drivers
v0x5bcc7c47e550_0 .net *"_ivl_37", 1 0, L_0x5bcc7c49e490;  1 drivers
v0x5bcc7c47e630_0 .net *"_ivl_39", 1 0, L_0x5bcc7c49e620;  1 drivers
v0x5bcc7c47e710_0 .net *"_ivl_44", 0 0, L_0x5bcc7c49e9f0;  1 drivers
v0x5bcc7c47e7f0_0 .net *"_ivl_47", 0 0, L_0x5bcc7c49eb10;  1 drivers
v0x5bcc7c47e9e0_0 .net *"_ivl_50", 0 0, L_0x5bcc7c49ebb0;  1 drivers
v0x5bcc7c47eac0_0 .net *"_ivl_53", 0 0, L_0x5bcc7c49ece0;  1 drivers
L_0x7ea7dfe9f450 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47eba0_0 .net/2u *"_ivl_55", 19 0, L_0x7ea7dfe9f450;  1 drivers
v0x5bcc7c47ec80_0 .net *"_ivl_57", 19 0, L_0x5bcc7c49ed80;  1 drivers
v0x5bcc7c47ed60_0 .net *"_ivl_59", 19 0, L_0x5bcc7c49ef60;  1 drivers
v0x5bcc7c47ee40_0 .net *"_ivl_61", 19 0, L_0x5bcc7c49f0a0;  1 drivers
v0x5bcc7c47ef20_0 .net *"_ivl_66", 0 0, L_0x5bcc7c49f380;  1 drivers
v0x5bcc7c47f000_0 .net *"_ivl_69", 0 0, L_0x5bcc7c49f4e0;  1 drivers
v0x5bcc7c47f0e0_0 .net *"_ivl_72", 0 0, L_0x5bcc7c49f580;  1 drivers
v0x5bcc7c47f1c0_0 .net *"_ivl_75", 0 0, L_0x5bcc7c49f6f0;  1 drivers
L_0x7ea7dfe9f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc7c47f2a0_0 .net/2u *"_ivl_77", 1 0, L_0x7ea7dfe9f498;  1 drivers
v0x5bcc7c47f380_0 .net *"_ivl_79", 1 0, L_0x5bcc7c49f8a0;  1 drivers
v0x5bcc7c47f460_0 .net *"_ivl_81", 1 0, L_0x5bcc7c49fac0;  1 drivers
v0x5bcc7c47f540_0 .net *"_ivl_83", 1 0, L_0x5bcc7c49fc00;  1 drivers
v0x5bcc7c47f620_0 .net/2u *"_ivl_87", 0 0, L_0x7ea7dfe9f4e0;  1 drivers
v0x5bcc7c47f700_0 .net *"_ivl_89", 0 0, L_0x5bcc7c49e6c0;  1 drivers
v0x5bcc7c47f9d0_0 .net *"_ivl_92", 0 0, L_0x5bcc7c4a0060;  1 drivers
v0x5bcc7c47fab0_0 .net *"_ivl_94", 0 0, L_0x5bcc7c4a0200;  1 drivers
v0x5bcc7c47fb70_0 .net *"_ivl_96", 0 0, L_0x5bcc7c4a02f0;  1 drivers
v0x5bcc7c47fc30_0 .net/2u *"_ivl_97", 0 0, L_0x7ea7dfe9f528;  1 drivers
v0x5bcc7c47fd10_0 .net *"_ivl_99", 0 0, L_0x5bcc7c4a0400;  1 drivers
v0x5bcc7c47fdd0_0 .net "access_type", 0 0, v0x5bcc7c487f10_0;  1 drivers
v0x5bcc7c47fe90_0 .net "hit", 0 0, L_0x5bcc7c49ddd0;  alias, 1 drivers
v0x5bcc7c47ff30_0 .net "hit_perms", 1 0, L_0x5bcc7c49fe30;  alias, 1 drivers
v0x5bcc7c47fff0_0 .net "hit_ppn", 19 0, L_0x5bcc7c49ee20;  alias, 1 drivers
v0x5bcc7c4800d0_0 .net "hit_way", 1 0, L_0x5bcc7c49e820;  alias, 1 drivers
v0x5bcc7c4801b0_0 .net "match", 3 0, L_0x5bcc7c49d720;  1 drivers
v0x5bcc7c480290_0 .net "page_offset", 11 0, L_0x5bcc7c49dc20;  alias, 1 drivers
v0x5bcc7c480370_0 .net "perm_fault", 0 0, L_0x5bcc7c4a0850;  alias, 1 drivers
v0x5bcc7c480440_0 .net "set_index", 3 0, L_0x5bcc7c49db80;  alias, 1 drivers
v0x5bcc7c480500 .array "tlb_perms", 3 0;
v0x5bcc7c480500_0 .net v0x5bcc7c480500 0, 1 0, L_0x5bcc7c4a1ba0; 1 drivers
v0x5bcc7c480500_1 .net v0x5bcc7c480500 1, 1 0, L_0x5bcc7c4a1cb0; 1 drivers
v0x5bcc7c480500_2 .net v0x5bcc7c480500 2, 1 0, L_0x5bcc7c4a1a80; 1 drivers
v0x5bcc7c480500_3 .net v0x5bcc7c480500 3, 1 0, L_0x5bcc7c4a1ef0; 1 drivers
v0x5bcc7c480670 .array "tlb_ppn", 3 0;
v0x5bcc7c480670_0 .net v0x5bcc7c480670 0, 19 0, L_0x5bcc7c4a1530; 1 drivers
v0x5bcc7c480670_1 .net v0x5bcc7c480670 1, 19 0, L_0x5bcc7c4a1640; 1 drivers
v0x5bcc7c480670_2 .net v0x5bcc7c480670 2, 19 0, L_0x5bcc7c4a1860; 1 drivers
v0x5bcc7c480670_3 .net v0x5bcc7c480670 3, 19 0, L_0x5bcc7c4a1970; 1 drivers
v0x5bcc7c4807e0 .array "tlb_valid", 3 0;
v0x5bcc7c4807e0_0 .net v0x5bcc7c4807e0 0, 0 0, L_0x5bcc7c4a0910; 1 drivers
v0x5bcc7c4807e0_1 .net v0x5bcc7c4807e0 1, 0 0, L_0x5bcc7c4a0a20; 1 drivers
v0x5bcc7c4807e0_2 .net v0x5bcc7c4807e0 2, 0 0, L_0x5bcc7c4a0c00; 1 drivers
v0x5bcc7c4807e0_3 .net v0x5bcc7c4807e0 3, 0 0, L_0x5bcc7c4a0d10; 1 drivers
v0x5bcc7c480930 .array "tlb_vpn", 3 0;
v0x5bcc7c480930_0 .net v0x5bcc7c480930 0, 19 0, L_0x5bcc7c4a0f00; 1 drivers
v0x5bcc7c480930_1 .net v0x5bcc7c480930 1, 19 0, L_0x5bcc7c4a1010; 1 drivers
v0x5bcc7c480930_2 .net v0x5bcc7c480930 2, 19 0, L_0x5bcc7c4a1210; 1 drivers
v0x5bcc7c480930_3 .net v0x5bcc7c480930 3, 19 0, L_0x5bcc7c4a1320; 1 drivers
v0x5bcc7c480aa0_0 .net "vaddr", 31 0, v0x5bcc7c48a190_0;  1 drivers
v0x5bcc7c480b80_0 .net "vpn", 19 0, L_0x5bcc7c49da90;  alias, 1 drivers
L_0x5bcc7c49d720 .concat8 [ 1 1 1 1], L_0x5bcc7c49d100, L_0x5bcc7c49d460, L_0x5bcc7c49d650, L_0x5bcc7c49d980;
L_0x5bcc7c49da90 .part v0x5bcc7c48a190_0, 12, 20;
L_0x5bcc7c49db80 .part v0x5bcc7c48a190_0, 12, 4;
L_0x5bcc7c49dc20 .part v0x5bcc7c48a190_0, 0, 12;
L_0x5bcc7c49ddd0 .reduce/or L_0x5bcc7c49d720;
L_0x5bcc7c49df00 .part L_0x5bcc7c49d720, 0, 1;
L_0x5bcc7c49dfe0 .part L_0x5bcc7c49d720, 1, 1;
L_0x5bcc7c49e110 .part L_0x5bcc7c49d720, 2, 1;
L_0x5bcc7c49e230 .part L_0x5bcc7c49d720, 3, 1;
L_0x5bcc7c49e360 .functor MUXZ 2, L_0x7ea7dfe9f408, L_0x7ea7dfe9f3c0, L_0x5bcc7c49e230, C4<>;
L_0x5bcc7c49e490 .functor MUXZ 2, L_0x5bcc7c49e360, L_0x7ea7dfe9f378, L_0x5bcc7c49e110, C4<>;
L_0x5bcc7c49e620 .functor MUXZ 2, L_0x5bcc7c49e490, L_0x7ea7dfe9f330, L_0x5bcc7c49dfe0, C4<>;
L_0x5bcc7c49e820 .functor MUXZ 2, L_0x5bcc7c49e620, L_0x7ea7dfe9f2e8, L_0x5bcc7c49df00, C4<>;
L_0x5bcc7c49e9f0 .part L_0x5bcc7c49d720, 0, 1;
L_0x5bcc7c49eb10 .part L_0x5bcc7c49d720, 1, 1;
L_0x5bcc7c49ebb0 .part L_0x5bcc7c49d720, 2, 1;
L_0x5bcc7c49ece0 .part L_0x5bcc7c49d720, 3, 1;
L_0x5bcc7c49ed80 .functor MUXZ 20, L_0x7ea7dfe9f450, L_0x5bcc7c4a1970, L_0x5bcc7c49ece0, C4<>;
L_0x5bcc7c49ef60 .functor MUXZ 20, L_0x5bcc7c49ed80, L_0x5bcc7c4a1860, L_0x5bcc7c49ebb0, C4<>;
L_0x5bcc7c49f0a0 .functor MUXZ 20, L_0x5bcc7c49ef60, L_0x5bcc7c4a1640, L_0x5bcc7c49eb10, C4<>;
L_0x5bcc7c49ee20 .functor MUXZ 20, L_0x5bcc7c49f0a0, L_0x5bcc7c4a1530, L_0x5bcc7c49e9f0, C4<>;
L_0x5bcc7c49f380 .part L_0x5bcc7c49d720, 0, 1;
L_0x5bcc7c49f4e0 .part L_0x5bcc7c49d720, 1, 1;
L_0x5bcc7c49f580 .part L_0x5bcc7c49d720, 2, 1;
L_0x5bcc7c49f6f0 .part L_0x5bcc7c49d720, 3, 1;
L_0x5bcc7c49f8a0 .functor MUXZ 2, L_0x7ea7dfe9f498, L_0x5bcc7c4a1ef0, L_0x5bcc7c49f6f0, C4<>;
L_0x5bcc7c49fac0 .functor MUXZ 2, L_0x5bcc7c49f8a0, L_0x5bcc7c4a1a80, L_0x5bcc7c49f580, C4<>;
L_0x5bcc7c49fc00 .functor MUXZ 2, L_0x5bcc7c49fac0, L_0x5bcc7c4a1cb0, L_0x5bcc7c49f4e0, C4<>;
L_0x5bcc7c49fe30 .functor MUXZ 2, L_0x5bcc7c49fc00, L_0x5bcc7c4a1ba0, L_0x5bcc7c49f380, C4<>;
L_0x5bcc7c4a0060 .part L_0x5bcc7c49fe30, 0, 1;
L_0x5bcc7c4a0200 .reduce/nor L_0x5bcc7c4a0060;
L_0x5bcc7c4a04c0 .part L_0x5bcc7c49fe30, 1, 1;
L_0x5bcc7c4a0670 .reduce/nor L_0x5bcc7c4a04c0;
S_0x5bcc7c47c880 .scope generate, "match_gen[0]" "match_gen[0]" 9 36, 9 36 0, S_0x5bcc7c47c570;
 .timescale 0 0;
P_0x5bcc7c47ca80 .param/l "i" 0 9 36, +C4<00>;
L_0x5bcc7c49d100 .functor AND 1, L_0x5bcc7c4a0910, L_0x5bcc7c49d220, C4<1>, C4<1>;
v0x5bcc7c47cb60_0 .net *"_ivl_2", 0 0, L_0x5bcc7c49d220;  1 drivers
v0x5bcc7c47cc20_0 .net *"_ivl_5", 0 0, L_0x5bcc7c49d100;  1 drivers
L_0x5bcc7c49d220 .cmp/eq 20, L_0x5bcc7c4a0f00, L_0x5bcc7c49da90;
S_0x5bcc7c47cce0 .scope generate, "match_gen[1]" "match_gen[1]" 9 36, 9 36 0, S_0x5bcc7c47c570;
 .timescale 0 0;
P_0x5bcc7c47cf00 .param/l "i" 0 9 36, +C4<01>;
L_0x5bcc7c49d460 .functor AND 1, L_0x5bcc7c4a0a20, L_0x5bcc7c49d390, C4<1>, C4<1>;
v0x5bcc7c47cfc0_0 .net *"_ivl_2", 0 0, L_0x5bcc7c49d390;  1 drivers
v0x5bcc7c47d080_0 .net *"_ivl_5", 0 0, L_0x5bcc7c49d460;  1 drivers
L_0x5bcc7c49d390 .cmp/eq 20, L_0x5bcc7c4a1010, L_0x5bcc7c49da90;
S_0x5bcc7c47d140 .scope generate, "match_gen[2]" "match_gen[2]" 9 36, 9 36 0, S_0x5bcc7c47c570;
 .timescale 0 0;
P_0x5bcc7c47d340 .param/l "i" 0 9 36, +C4<010>;
L_0x5bcc7c49d650 .functor AND 1, L_0x5bcc7c4a0c00, L_0x5bcc7c49d580, C4<1>, C4<1>;
v0x5bcc7c47d400_0 .net *"_ivl_2", 0 0, L_0x5bcc7c49d580;  1 drivers
v0x5bcc7c47d4c0_0 .net *"_ivl_5", 0 0, L_0x5bcc7c49d650;  1 drivers
L_0x5bcc7c49d580 .cmp/eq 20, L_0x5bcc7c4a1210, L_0x5bcc7c49da90;
S_0x5bcc7c47d580 .scope generate, "match_gen[3]" "match_gen[3]" 9 36, 9 36 0, S_0x5bcc7c47c570;
 .timescale 0 0;
P_0x5bcc7c47d780 .param/l "i" 0 9 36, +C4<011>;
L_0x5bcc7c49d980 .functor AND 1, L_0x5bcc7c4a0d10, L_0x5bcc7c49d8e0, C4<1>, C4<1>;
v0x5bcc7c47d860_0 .net *"_ivl_2", 0 0, L_0x5bcc7c49d8e0;  1 drivers
v0x5bcc7c47d920_0 .net *"_ivl_5", 0 0, L_0x5bcc7c49d980;  1 drivers
L_0x5bcc7c49d8e0 .cmp/eq 20, L_0x5bcc7c4a1320, L_0x5bcc7c49da90;
S_0x5bcc7c480e20 .scope module, "lru" "tlb_lru" 7 137, 10 6 0, S_0x5bcc7c4551c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "lru_count";
    .port_info 1 /OUTPUT 2 "replace_way";
    .port_info 2 /OUTPUT 4 "max_lru_value";
v0x5bcc7c4810d0_0 .var/i "i", 31 0;
v0x5bcc7c4811d0 .array "lru_count", 3 0;
v0x5bcc7c4811d0_0 .net v0x5bcc7c4811d0 0, 3 0, L_0x5bcc7c4a2140; 1 drivers
v0x5bcc7c4811d0_1 .net v0x5bcc7c4811d0 1, 3 0, L_0x5bcc7c4a2200; 1 drivers
v0x5bcc7c4811d0_2 .net v0x5bcc7c4811d0 2, 3 0, L_0x5bcc7c4a2410; 1 drivers
v0x5bcc7c4811d0_3 .net v0x5bcc7c4811d0 3, 3 0, L_0x5bcc7c4a24d0; 1 drivers
v0x5bcc7c481340_0 .var "max_lru_value", 3 0;
v0x5bcc7c481430_0 .var "min_lru_value", 3 0;
v0x5bcc7c481510_0 .var "replace_way", 1 0;
E_0x5bcc7c481030/0 .event edge, v0x5bcc7c4811d0_0, v0x5bcc7c4811d0_1, v0x5bcc7c4811d0_2, v0x5bcc7c4811d0_3;
E_0x5bcc7c481030/1 .event edge, v0x5bcc7c481430_0, v0x5bcc7c481340_0;
E_0x5bcc7c481030 .event/or E_0x5bcc7c481030/0, E_0x5bcc7c481030/1;
S_0x5bcc7c4816c0 .scope module, "storage" "tlb_storage" 7 95, 11 6 0, S_0x5bcc7c4551c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd_set_index";
    .port_info 3 /OUTPUT 4 "rd_valid";
    .port_info 4 /OUTPUT 80 "rd_vpn";
    .port_info 5 /OUTPUT 80 "rd_ppn";
    .port_info 6 /OUTPUT 8 "rd_perms";
    .port_info 7 /OUTPUT 16 "rd_lru_count";
    .port_info 8 /INPUT 1 "wr_en";
    .port_info 9 /INPUT 4 "wr_set_index";
    .port_info 10 /INPUT 2 "wr_way";
    .port_info 11 /INPUT 1 "wr_valid";
    .port_info 12 /INPUT 20 "wr_vpn";
    .port_info 13 /INPUT 20 "wr_ppn";
    .port_info 14 /INPUT 2 "wr_perms";
    .port_info 15 /INPUT 4 "wr_lru_count";
    .port_info 16 /INPUT 1 "lru_update_en";
    .port_info 17 /INPUT 4 "lru_set_index";
    .port_info 18 /INPUT 2 "lru_way";
    .port_info 19 /INPUT 4 "lru_value";
v0x5bcc7c482c80_0 .net "clk", 0 0, o0x7ea7dfee9038;  alias, 0 drivers
v0x5bcc7c482d40_0 .net "lru_set_index", 3 0, L_0x5bcc7c49db80;  alias, 1 drivers
v0x5bcc7c482e10_0 .net "lru_update_en", 0 0, L_0x5bcc7c49ccd0;  1 drivers
v0x5bcc7c482ee0_0 .net "lru_value", 3 0, L_0x5bcc7c49d060;  1 drivers
v0x5bcc7c482fa0_0 .net "lru_way", 1 0, L_0x5bcc7c49e820;  alias, 1 drivers
v0x5bcc7c4830b0_0 .var/i "r", 31 0;
v0x5bcc7c483170 .array "rd_lru_count", 3 0, 3 0;
v0x5bcc7c4832e0 .array "rd_perms", 3 0, 1 0;
v0x5bcc7c483450 .array "rd_ppn", 3 0, 19 0;
v0x5bcc7c4835c0_0 .net "rd_set_index", 3 0, L_0x5bcc7c49db80;  alias, 1 drivers
v0x5bcc7c483680 .array "rd_valid", 3 0, 0 0;
v0x5bcc7c4837a0 .array "rd_vpn", 3 0, 19 0;
v0x5bcc7c483910_0 .net "rst", 0 0, o0x7ea7dfee92d8;  alias, 0 drivers
v0x5bcc7c4839e0 .array "tlb_lru_count", 63 0, 3 0;
v0x5bcc7c484490 .array "tlb_perms", 63 0, 1 0;
v0x5bcc7c484f60 .array "tlb_ppn", 63 0, 19 0;
v0x5bcc7c485a30 .array "tlb_valid", 63 0, 0 0;
v0x5bcc7c4864e0 .array "tlb_vpn", 63 0, 19 0;
v0x5bcc7c486fb0_0 .net "wr_en", 0 0, v0x5bcc7c48a330_0;  1 drivers
v0x5bcc7c487070_0 .net "wr_lru_count", 3 0, v0x5bcc7c48a400_0;  1 drivers
v0x5bcc7c487150_0 .net "wr_perms", 1 0, v0x5bcc7c48a4d0_0;  1 drivers
v0x5bcc7c487230_0 .net "wr_ppn", 19 0, v0x5bcc7c48a5a0_0;  1 drivers
v0x5bcc7c487310_0 .net "wr_set_index", 3 0, L_0x5bcc7c49db80;  alias, 1 drivers
v0x5bcc7c4873d0_0 .net "wr_valid", 0 0, v0x5bcc7c48a670_0;  1 drivers
v0x5bcc7c487490_0 .net "wr_vpn", 19 0, v0x5bcc7c48a740_0;  1 drivers
v0x5bcc7c487570_0 .net "wr_way", 1 0, v0x5bcc7c48a810_0;  1 drivers
v0x5bcc7c485a30_0 .array/port v0x5bcc7c485a30, 0;
v0x5bcc7c485a30_1 .array/port v0x5bcc7c485a30, 1;
v0x5bcc7c485a30_2 .array/port v0x5bcc7c485a30, 2;
E_0x5bcc7c481a90/0 .event edge, v0x5bcc7c480440_0, v0x5bcc7c485a30_0, v0x5bcc7c485a30_1, v0x5bcc7c485a30_2;
v0x5bcc7c485a30_3 .array/port v0x5bcc7c485a30, 3;
v0x5bcc7c485a30_4 .array/port v0x5bcc7c485a30, 4;
v0x5bcc7c485a30_5 .array/port v0x5bcc7c485a30, 5;
v0x5bcc7c485a30_6 .array/port v0x5bcc7c485a30, 6;
E_0x5bcc7c481a90/1 .event edge, v0x5bcc7c485a30_3, v0x5bcc7c485a30_4, v0x5bcc7c485a30_5, v0x5bcc7c485a30_6;
v0x5bcc7c485a30_7 .array/port v0x5bcc7c485a30, 7;
v0x5bcc7c485a30_8 .array/port v0x5bcc7c485a30, 8;
v0x5bcc7c485a30_9 .array/port v0x5bcc7c485a30, 9;
v0x5bcc7c485a30_10 .array/port v0x5bcc7c485a30, 10;
E_0x5bcc7c481a90/2 .event edge, v0x5bcc7c485a30_7, v0x5bcc7c485a30_8, v0x5bcc7c485a30_9, v0x5bcc7c485a30_10;
v0x5bcc7c485a30_11 .array/port v0x5bcc7c485a30, 11;
v0x5bcc7c485a30_12 .array/port v0x5bcc7c485a30, 12;
v0x5bcc7c485a30_13 .array/port v0x5bcc7c485a30, 13;
v0x5bcc7c485a30_14 .array/port v0x5bcc7c485a30, 14;
E_0x5bcc7c481a90/3 .event edge, v0x5bcc7c485a30_11, v0x5bcc7c485a30_12, v0x5bcc7c485a30_13, v0x5bcc7c485a30_14;
v0x5bcc7c485a30_15 .array/port v0x5bcc7c485a30, 15;
v0x5bcc7c485a30_16 .array/port v0x5bcc7c485a30, 16;
v0x5bcc7c485a30_17 .array/port v0x5bcc7c485a30, 17;
v0x5bcc7c485a30_18 .array/port v0x5bcc7c485a30, 18;
E_0x5bcc7c481a90/4 .event edge, v0x5bcc7c485a30_15, v0x5bcc7c485a30_16, v0x5bcc7c485a30_17, v0x5bcc7c485a30_18;
v0x5bcc7c485a30_19 .array/port v0x5bcc7c485a30, 19;
v0x5bcc7c485a30_20 .array/port v0x5bcc7c485a30, 20;
v0x5bcc7c485a30_21 .array/port v0x5bcc7c485a30, 21;
v0x5bcc7c485a30_22 .array/port v0x5bcc7c485a30, 22;
E_0x5bcc7c481a90/5 .event edge, v0x5bcc7c485a30_19, v0x5bcc7c485a30_20, v0x5bcc7c485a30_21, v0x5bcc7c485a30_22;
v0x5bcc7c485a30_23 .array/port v0x5bcc7c485a30, 23;
v0x5bcc7c485a30_24 .array/port v0x5bcc7c485a30, 24;
v0x5bcc7c485a30_25 .array/port v0x5bcc7c485a30, 25;
v0x5bcc7c485a30_26 .array/port v0x5bcc7c485a30, 26;
E_0x5bcc7c481a90/6 .event edge, v0x5bcc7c485a30_23, v0x5bcc7c485a30_24, v0x5bcc7c485a30_25, v0x5bcc7c485a30_26;
v0x5bcc7c485a30_27 .array/port v0x5bcc7c485a30, 27;
v0x5bcc7c485a30_28 .array/port v0x5bcc7c485a30, 28;
v0x5bcc7c485a30_29 .array/port v0x5bcc7c485a30, 29;
v0x5bcc7c485a30_30 .array/port v0x5bcc7c485a30, 30;
E_0x5bcc7c481a90/7 .event edge, v0x5bcc7c485a30_27, v0x5bcc7c485a30_28, v0x5bcc7c485a30_29, v0x5bcc7c485a30_30;
v0x5bcc7c485a30_31 .array/port v0x5bcc7c485a30, 31;
v0x5bcc7c485a30_32 .array/port v0x5bcc7c485a30, 32;
v0x5bcc7c485a30_33 .array/port v0x5bcc7c485a30, 33;
v0x5bcc7c485a30_34 .array/port v0x5bcc7c485a30, 34;
E_0x5bcc7c481a90/8 .event edge, v0x5bcc7c485a30_31, v0x5bcc7c485a30_32, v0x5bcc7c485a30_33, v0x5bcc7c485a30_34;
v0x5bcc7c485a30_35 .array/port v0x5bcc7c485a30, 35;
v0x5bcc7c485a30_36 .array/port v0x5bcc7c485a30, 36;
v0x5bcc7c485a30_37 .array/port v0x5bcc7c485a30, 37;
v0x5bcc7c485a30_38 .array/port v0x5bcc7c485a30, 38;
E_0x5bcc7c481a90/9 .event edge, v0x5bcc7c485a30_35, v0x5bcc7c485a30_36, v0x5bcc7c485a30_37, v0x5bcc7c485a30_38;
v0x5bcc7c485a30_39 .array/port v0x5bcc7c485a30, 39;
v0x5bcc7c485a30_40 .array/port v0x5bcc7c485a30, 40;
v0x5bcc7c485a30_41 .array/port v0x5bcc7c485a30, 41;
v0x5bcc7c485a30_42 .array/port v0x5bcc7c485a30, 42;
E_0x5bcc7c481a90/10 .event edge, v0x5bcc7c485a30_39, v0x5bcc7c485a30_40, v0x5bcc7c485a30_41, v0x5bcc7c485a30_42;
v0x5bcc7c485a30_43 .array/port v0x5bcc7c485a30, 43;
v0x5bcc7c485a30_44 .array/port v0x5bcc7c485a30, 44;
v0x5bcc7c485a30_45 .array/port v0x5bcc7c485a30, 45;
v0x5bcc7c485a30_46 .array/port v0x5bcc7c485a30, 46;
E_0x5bcc7c481a90/11 .event edge, v0x5bcc7c485a30_43, v0x5bcc7c485a30_44, v0x5bcc7c485a30_45, v0x5bcc7c485a30_46;
v0x5bcc7c485a30_47 .array/port v0x5bcc7c485a30, 47;
v0x5bcc7c485a30_48 .array/port v0x5bcc7c485a30, 48;
v0x5bcc7c485a30_49 .array/port v0x5bcc7c485a30, 49;
v0x5bcc7c485a30_50 .array/port v0x5bcc7c485a30, 50;
E_0x5bcc7c481a90/12 .event edge, v0x5bcc7c485a30_47, v0x5bcc7c485a30_48, v0x5bcc7c485a30_49, v0x5bcc7c485a30_50;
v0x5bcc7c485a30_51 .array/port v0x5bcc7c485a30, 51;
v0x5bcc7c485a30_52 .array/port v0x5bcc7c485a30, 52;
v0x5bcc7c485a30_53 .array/port v0x5bcc7c485a30, 53;
v0x5bcc7c485a30_54 .array/port v0x5bcc7c485a30, 54;
E_0x5bcc7c481a90/13 .event edge, v0x5bcc7c485a30_51, v0x5bcc7c485a30_52, v0x5bcc7c485a30_53, v0x5bcc7c485a30_54;
v0x5bcc7c485a30_55 .array/port v0x5bcc7c485a30, 55;
v0x5bcc7c485a30_56 .array/port v0x5bcc7c485a30, 56;
v0x5bcc7c485a30_57 .array/port v0x5bcc7c485a30, 57;
v0x5bcc7c485a30_58 .array/port v0x5bcc7c485a30, 58;
E_0x5bcc7c481a90/14 .event edge, v0x5bcc7c485a30_55, v0x5bcc7c485a30_56, v0x5bcc7c485a30_57, v0x5bcc7c485a30_58;
v0x5bcc7c485a30_59 .array/port v0x5bcc7c485a30, 59;
v0x5bcc7c485a30_60 .array/port v0x5bcc7c485a30, 60;
v0x5bcc7c485a30_61 .array/port v0x5bcc7c485a30, 61;
v0x5bcc7c485a30_62 .array/port v0x5bcc7c485a30, 62;
E_0x5bcc7c481a90/15 .event edge, v0x5bcc7c485a30_59, v0x5bcc7c485a30_60, v0x5bcc7c485a30_61, v0x5bcc7c485a30_62;
v0x5bcc7c485a30_63 .array/port v0x5bcc7c485a30, 63;
v0x5bcc7c4864e0_0 .array/port v0x5bcc7c4864e0, 0;
v0x5bcc7c4864e0_1 .array/port v0x5bcc7c4864e0, 1;
v0x5bcc7c4864e0_2 .array/port v0x5bcc7c4864e0, 2;
E_0x5bcc7c481a90/16 .event edge, v0x5bcc7c485a30_63, v0x5bcc7c4864e0_0, v0x5bcc7c4864e0_1, v0x5bcc7c4864e0_2;
v0x5bcc7c4864e0_3 .array/port v0x5bcc7c4864e0, 3;
v0x5bcc7c4864e0_4 .array/port v0x5bcc7c4864e0, 4;
v0x5bcc7c4864e0_5 .array/port v0x5bcc7c4864e0, 5;
v0x5bcc7c4864e0_6 .array/port v0x5bcc7c4864e0, 6;
E_0x5bcc7c481a90/17 .event edge, v0x5bcc7c4864e0_3, v0x5bcc7c4864e0_4, v0x5bcc7c4864e0_5, v0x5bcc7c4864e0_6;
v0x5bcc7c4864e0_7 .array/port v0x5bcc7c4864e0, 7;
v0x5bcc7c4864e0_8 .array/port v0x5bcc7c4864e0, 8;
v0x5bcc7c4864e0_9 .array/port v0x5bcc7c4864e0, 9;
v0x5bcc7c4864e0_10 .array/port v0x5bcc7c4864e0, 10;
E_0x5bcc7c481a90/18 .event edge, v0x5bcc7c4864e0_7, v0x5bcc7c4864e0_8, v0x5bcc7c4864e0_9, v0x5bcc7c4864e0_10;
v0x5bcc7c4864e0_11 .array/port v0x5bcc7c4864e0, 11;
v0x5bcc7c4864e0_12 .array/port v0x5bcc7c4864e0, 12;
v0x5bcc7c4864e0_13 .array/port v0x5bcc7c4864e0, 13;
v0x5bcc7c4864e0_14 .array/port v0x5bcc7c4864e0, 14;
E_0x5bcc7c481a90/19 .event edge, v0x5bcc7c4864e0_11, v0x5bcc7c4864e0_12, v0x5bcc7c4864e0_13, v0x5bcc7c4864e0_14;
v0x5bcc7c4864e0_15 .array/port v0x5bcc7c4864e0, 15;
v0x5bcc7c4864e0_16 .array/port v0x5bcc7c4864e0, 16;
v0x5bcc7c4864e0_17 .array/port v0x5bcc7c4864e0, 17;
v0x5bcc7c4864e0_18 .array/port v0x5bcc7c4864e0, 18;
E_0x5bcc7c481a90/20 .event edge, v0x5bcc7c4864e0_15, v0x5bcc7c4864e0_16, v0x5bcc7c4864e0_17, v0x5bcc7c4864e0_18;
v0x5bcc7c4864e0_19 .array/port v0x5bcc7c4864e0, 19;
v0x5bcc7c4864e0_20 .array/port v0x5bcc7c4864e0, 20;
v0x5bcc7c4864e0_21 .array/port v0x5bcc7c4864e0, 21;
v0x5bcc7c4864e0_22 .array/port v0x5bcc7c4864e0, 22;
E_0x5bcc7c481a90/21 .event edge, v0x5bcc7c4864e0_19, v0x5bcc7c4864e0_20, v0x5bcc7c4864e0_21, v0x5bcc7c4864e0_22;
v0x5bcc7c4864e0_23 .array/port v0x5bcc7c4864e0, 23;
v0x5bcc7c4864e0_24 .array/port v0x5bcc7c4864e0, 24;
v0x5bcc7c4864e0_25 .array/port v0x5bcc7c4864e0, 25;
v0x5bcc7c4864e0_26 .array/port v0x5bcc7c4864e0, 26;
E_0x5bcc7c481a90/22 .event edge, v0x5bcc7c4864e0_23, v0x5bcc7c4864e0_24, v0x5bcc7c4864e0_25, v0x5bcc7c4864e0_26;
v0x5bcc7c4864e0_27 .array/port v0x5bcc7c4864e0, 27;
v0x5bcc7c4864e0_28 .array/port v0x5bcc7c4864e0, 28;
v0x5bcc7c4864e0_29 .array/port v0x5bcc7c4864e0, 29;
v0x5bcc7c4864e0_30 .array/port v0x5bcc7c4864e0, 30;
E_0x5bcc7c481a90/23 .event edge, v0x5bcc7c4864e0_27, v0x5bcc7c4864e0_28, v0x5bcc7c4864e0_29, v0x5bcc7c4864e0_30;
v0x5bcc7c4864e0_31 .array/port v0x5bcc7c4864e0, 31;
v0x5bcc7c4864e0_32 .array/port v0x5bcc7c4864e0, 32;
v0x5bcc7c4864e0_33 .array/port v0x5bcc7c4864e0, 33;
v0x5bcc7c4864e0_34 .array/port v0x5bcc7c4864e0, 34;
E_0x5bcc7c481a90/24 .event edge, v0x5bcc7c4864e0_31, v0x5bcc7c4864e0_32, v0x5bcc7c4864e0_33, v0x5bcc7c4864e0_34;
v0x5bcc7c4864e0_35 .array/port v0x5bcc7c4864e0, 35;
v0x5bcc7c4864e0_36 .array/port v0x5bcc7c4864e0, 36;
v0x5bcc7c4864e0_37 .array/port v0x5bcc7c4864e0, 37;
v0x5bcc7c4864e0_38 .array/port v0x5bcc7c4864e0, 38;
E_0x5bcc7c481a90/25 .event edge, v0x5bcc7c4864e0_35, v0x5bcc7c4864e0_36, v0x5bcc7c4864e0_37, v0x5bcc7c4864e0_38;
v0x5bcc7c4864e0_39 .array/port v0x5bcc7c4864e0, 39;
v0x5bcc7c4864e0_40 .array/port v0x5bcc7c4864e0, 40;
v0x5bcc7c4864e0_41 .array/port v0x5bcc7c4864e0, 41;
v0x5bcc7c4864e0_42 .array/port v0x5bcc7c4864e0, 42;
E_0x5bcc7c481a90/26 .event edge, v0x5bcc7c4864e0_39, v0x5bcc7c4864e0_40, v0x5bcc7c4864e0_41, v0x5bcc7c4864e0_42;
v0x5bcc7c4864e0_43 .array/port v0x5bcc7c4864e0, 43;
v0x5bcc7c4864e0_44 .array/port v0x5bcc7c4864e0, 44;
v0x5bcc7c4864e0_45 .array/port v0x5bcc7c4864e0, 45;
v0x5bcc7c4864e0_46 .array/port v0x5bcc7c4864e0, 46;
E_0x5bcc7c481a90/27 .event edge, v0x5bcc7c4864e0_43, v0x5bcc7c4864e0_44, v0x5bcc7c4864e0_45, v0x5bcc7c4864e0_46;
v0x5bcc7c4864e0_47 .array/port v0x5bcc7c4864e0, 47;
v0x5bcc7c4864e0_48 .array/port v0x5bcc7c4864e0, 48;
v0x5bcc7c4864e0_49 .array/port v0x5bcc7c4864e0, 49;
v0x5bcc7c4864e0_50 .array/port v0x5bcc7c4864e0, 50;
E_0x5bcc7c481a90/28 .event edge, v0x5bcc7c4864e0_47, v0x5bcc7c4864e0_48, v0x5bcc7c4864e0_49, v0x5bcc7c4864e0_50;
v0x5bcc7c4864e0_51 .array/port v0x5bcc7c4864e0, 51;
v0x5bcc7c4864e0_52 .array/port v0x5bcc7c4864e0, 52;
v0x5bcc7c4864e0_53 .array/port v0x5bcc7c4864e0, 53;
v0x5bcc7c4864e0_54 .array/port v0x5bcc7c4864e0, 54;
E_0x5bcc7c481a90/29 .event edge, v0x5bcc7c4864e0_51, v0x5bcc7c4864e0_52, v0x5bcc7c4864e0_53, v0x5bcc7c4864e0_54;
v0x5bcc7c4864e0_55 .array/port v0x5bcc7c4864e0, 55;
v0x5bcc7c4864e0_56 .array/port v0x5bcc7c4864e0, 56;
v0x5bcc7c4864e0_57 .array/port v0x5bcc7c4864e0, 57;
v0x5bcc7c4864e0_58 .array/port v0x5bcc7c4864e0, 58;
E_0x5bcc7c481a90/30 .event edge, v0x5bcc7c4864e0_55, v0x5bcc7c4864e0_56, v0x5bcc7c4864e0_57, v0x5bcc7c4864e0_58;
v0x5bcc7c4864e0_59 .array/port v0x5bcc7c4864e0, 59;
v0x5bcc7c4864e0_60 .array/port v0x5bcc7c4864e0, 60;
v0x5bcc7c4864e0_61 .array/port v0x5bcc7c4864e0, 61;
v0x5bcc7c4864e0_62 .array/port v0x5bcc7c4864e0, 62;
E_0x5bcc7c481a90/31 .event edge, v0x5bcc7c4864e0_59, v0x5bcc7c4864e0_60, v0x5bcc7c4864e0_61, v0x5bcc7c4864e0_62;
v0x5bcc7c4864e0_63 .array/port v0x5bcc7c4864e0, 63;
v0x5bcc7c484f60_0 .array/port v0x5bcc7c484f60, 0;
v0x5bcc7c484f60_1 .array/port v0x5bcc7c484f60, 1;
v0x5bcc7c484f60_2 .array/port v0x5bcc7c484f60, 2;
E_0x5bcc7c481a90/32 .event edge, v0x5bcc7c4864e0_63, v0x5bcc7c484f60_0, v0x5bcc7c484f60_1, v0x5bcc7c484f60_2;
v0x5bcc7c484f60_3 .array/port v0x5bcc7c484f60, 3;
v0x5bcc7c484f60_4 .array/port v0x5bcc7c484f60, 4;
v0x5bcc7c484f60_5 .array/port v0x5bcc7c484f60, 5;
v0x5bcc7c484f60_6 .array/port v0x5bcc7c484f60, 6;
E_0x5bcc7c481a90/33 .event edge, v0x5bcc7c484f60_3, v0x5bcc7c484f60_4, v0x5bcc7c484f60_5, v0x5bcc7c484f60_6;
v0x5bcc7c484f60_7 .array/port v0x5bcc7c484f60, 7;
v0x5bcc7c484f60_8 .array/port v0x5bcc7c484f60, 8;
v0x5bcc7c484f60_9 .array/port v0x5bcc7c484f60, 9;
v0x5bcc7c484f60_10 .array/port v0x5bcc7c484f60, 10;
E_0x5bcc7c481a90/34 .event edge, v0x5bcc7c484f60_7, v0x5bcc7c484f60_8, v0x5bcc7c484f60_9, v0x5bcc7c484f60_10;
v0x5bcc7c484f60_11 .array/port v0x5bcc7c484f60, 11;
v0x5bcc7c484f60_12 .array/port v0x5bcc7c484f60, 12;
v0x5bcc7c484f60_13 .array/port v0x5bcc7c484f60, 13;
v0x5bcc7c484f60_14 .array/port v0x5bcc7c484f60, 14;
E_0x5bcc7c481a90/35 .event edge, v0x5bcc7c484f60_11, v0x5bcc7c484f60_12, v0x5bcc7c484f60_13, v0x5bcc7c484f60_14;
v0x5bcc7c484f60_15 .array/port v0x5bcc7c484f60, 15;
v0x5bcc7c484f60_16 .array/port v0x5bcc7c484f60, 16;
v0x5bcc7c484f60_17 .array/port v0x5bcc7c484f60, 17;
v0x5bcc7c484f60_18 .array/port v0x5bcc7c484f60, 18;
E_0x5bcc7c481a90/36 .event edge, v0x5bcc7c484f60_15, v0x5bcc7c484f60_16, v0x5bcc7c484f60_17, v0x5bcc7c484f60_18;
v0x5bcc7c484f60_19 .array/port v0x5bcc7c484f60, 19;
v0x5bcc7c484f60_20 .array/port v0x5bcc7c484f60, 20;
v0x5bcc7c484f60_21 .array/port v0x5bcc7c484f60, 21;
v0x5bcc7c484f60_22 .array/port v0x5bcc7c484f60, 22;
E_0x5bcc7c481a90/37 .event edge, v0x5bcc7c484f60_19, v0x5bcc7c484f60_20, v0x5bcc7c484f60_21, v0x5bcc7c484f60_22;
v0x5bcc7c484f60_23 .array/port v0x5bcc7c484f60, 23;
v0x5bcc7c484f60_24 .array/port v0x5bcc7c484f60, 24;
v0x5bcc7c484f60_25 .array/port v0x5bcc7c484f60, 25;
v0x5bcc7c484f60_26 .array/port v0x5bcc7c484f60, 26;
E_0x5bcc7c481a90/38 .event edge, v0x5bcc7c484f60_23, v0x5bcc7c484f60_24, v0x5bcc7c484f60_25, v0x5bcc7c484f60_26;
v0x5bcc7c484f60_27 .array/port v0x5bcc7c484f60, 27;
v0x5bcc7c484f60_28 .array/port v0x5bcc7c484f60, 28;
v0x5bcc7c484f60_29 .array/port v0x5bcc7c484f60, 29;
v0x5bcc7c484f60_30 .array/port v0x5bcc7c484f60, 30;
E_0x5bcc7c481a90/39 .event edge, v0x5bcc7c484f60_27, v0x5bcc7c484f60_28, v0x5bcc7c484f60_29, v0x5bcc7c484f60_30;
v0x5bcc7c484f60_31 .array/port v0x5bcc7c484f60, 31;
v0x5bcc7c484f60_32 .array/port v0x5bcc7c484f60, 32;
v0x5bcc7c484f60_33 .array/port v0x5bcc7c484f60, 33;
v0x5bcc7c484f60_34 .array/port v0x5bcc7c484f60, 34;
E_0x5bcc7c481a90/40 .event edge, v0x5bcc7c484f60_31, v0x5bcc7c484f60_32, v0x5bcc7c484f60_33, v0x5bcc7c484f60_34;
v0x5bcc7c484f60_35 .array/port v0x5bcc7c484f60, 35;
v0x5bcc7c484f60_36 .array/port v0x5bcc7c484f60, 36;
v0x5bcc7c484f60_37 .array/port v0x5bcc7c484f60, 37;
v0x5bcc7c484f60_38 .array/port v0x5bcc7c484f60, 38;
E_0x5bcc7c481a90/41 .event edge, v0x5bcc7c484f60_35, v0x5bcc7c484f60_36, v0x5bcc7c484f60_37, v0x5bcc7c484f60_38;
v0x5bcc7c484f60_39 .array/port v0x5bcc7c484f60, 39;
v0x5bcc7c484f60_40 .array/port v0x5bcc7c484f60, 40;
v0x5bcc7c484f60_41 .array/port v0x5bcc7c484f60, 41;
v0x5bcc7c484f60_42 .array/port v0x5bcc7c484f60, 42;
E_0x5bcc7c481a90/42 .event edge, v0x5bcc7c484f60_39, v0x5bcc7c484f60_40, v0x5bcc7c484f60_41, v0x5bcc7c484f60_42;
v0x5bcc7c484f60_43 .array/port v0x5bcc7c484f60, 43;
v0x5bcc7c484f60_44 .array/port v0x5bcc7c484f60, 44;
v0x5bcc7c484f60_45 .array/port v0x5bcc7c484f60, 45;
v0x5bcc7c484f60_46 .array/port v0x5bcc7c484f60, 46;
E_0x5bcc7c481a90/43 .event edge, v0x5bcc7c484f60_43, v0x5bcc7c484f60_44, v0x5bcc7c484f60_45, v0x5bcc7c484f60_46;
v0x5bcc7c484f60_47 .array/port v0x5bcc7c484f60, 47;
v0x5bcc7c484f60_48 .array/port v0x5bcc7c484f60, 48;
v0x5bcc7c484f60_49 .array/port v0x5bcc7c484f60, 49;
v0x5bcc7c484f60_50 .array/port v0x5bcc7c484f60, 50;
E_0x5bcc7c481a90/44 .event edge, v0x5bcc7c484f60_47, v0x5bcc7c484f60_48, v0x5bcc7c484f60_49, v0x5bcc7c484f60_50;
v0x5bcc7c484f60_51 .array/port v0x5bcc7c484f60, 51;
v0x5bcc7c484f60_52 .array/port v0x5bcc7c484f60, 52;
v0x5bcc7c484f60_53 .array/port v0x5bcc7c484f60, 53;
v0x5bcc7c484f60_54 .array/port v0x5bcc7c484f60, 54;
E_0x5bcc7c481a90/45 .event edge, v0x5bcc7c484f60_51, v0x5bcc7c484f60_52, v0x5bcc7c484f60_53, v0x5bcc7c484f60_54;
v0x5bcc7c484f60_55 .array/port v0x5bcc7c484f60, 55;
v0x5bcc7c484f60_56 .array/port v0x5bcc7c484f60, 56;
v0x5bcc7c484f60_57 .array/port v0x5bcc7c484f60, 57;
v0x5bcc7c484f60_58 .array/port v0x5bcc7c484f60, 58;
E_0x5bcc7c481a90/46 .event edge, v0x5bcc7c484f60_55, v0x5bcc7c484f60_56, v0x5bcc7c484f60_57, v0x5bcc7c484f60_58;
v0x5bcc7c484f60_59 .array/port v0x5bcc7c484f60, 59;
v0x5bcc7c484f60_60 .array/port v0x5bcc7c484f60, 60;
v0x5bcc7c484f60_61 .array/port v0x5bcc7c484f60, 61;
v0x5bcc7c484f60_62 .array/port v0x5bcc7c484f60, 62;
E_0x5bcc7c481a90/47 .event edge, v0x5bcc7c484f60_59, v0x5bcc7c484f60_60, v0x5bcc7c484f60_61, v0x5bcc7c484f60_62;
v0x5bcc7c484f60_63 .array/port v0x5bcc7c484f60, 63;
v0x5bcc7c484490_0 .array/port v0x5bcc7c484490, 0;
v0x5bcc7c484490_1 .array/port v0x5bcc7c484490, 1;
v0x5bcc7c484490_2 .array/port v0x5bcc7c484490, 2;
E_0x5bcc7c481a90/48 .event edge, v0x5bcc7c484f60_63, v0x5bcc7c484490_0, v0x5bcc7c484490_1, v0x5bcc7c484490_2;
v0x5bcc7c484490_3 .array/port v0x5bcc7c484490, 3;
v0x5bcc7c484490_4 .array/port v0x5bcc7c484490, 4;
v0x5bcc7c484490_5 .array/port v0x5bcc7c484490, 5;
v0x5bcc7c484490_6 .array/port v0x5bcc7c484490, 6;
E_0x5bcc7c481a90/49 .event edge, v0x5bcc7c484490_3, v0x5bcc7c484490_4, v0x5bcc7c484490_5, v0x5bcc7c484490_6;
v0x5bcc7c484490_7 .array/port v0x5bcc7c484490, 7;
v0x5bcc7c484490_8 .array/port v0x5bcc7c484490, 8;
v0x5bcc7c484490_9 .array/port v0x5bcc7c484490, 9;
v0x5bcc7c484490_10 .array/port v0x5bcc7c484490, 10;
E_0x5bcc7c481a90/50 .event edge, v0x5bcc7c484490_7, v0x5bcc7c484490_8, v0x5bcc7c484490_9, v0x5bcc7c484490_10;
v0x5bcc7c484490_11 .array/port v0x5bcc7c484490, 11;
v0x5bcc7c484490_12 .array/port v0x5bcc7c484490, 12;
v0x5bcc7c484490_13 .array/port v0x5bcc7c484490, 13;
v0x5bcc7c484490_14 .array/port v0x5bcc7c484490, 14;
E_0x5bcc7c481a90/51 .event edge, v0x5bcc7c484490_11, v0x5bcc7c484490_12, v0x5bcc7c484490_13, v0x5bcc7c484490_14;
v0x5bcc7c484490_15 .array/port v0x5bcc7c484490, 15;
v0x5bcc7c484490_16 .array/port v0x5bcc7c484490, 16;
v0x5bcc7c484490_17 .array/port v0x5bcc7c484490, 17;
v0x5bcc7c484490_18 .array/port v0x5bcc7c484490, 18;
E_0x5bcc7c481a90/52 .event edge, v0x5bcc7c484490_15, v0x5bcc7c484490_16, v0x5bcc7c484490_17, v0x5bcc7c484490_18;
v0x5bcc7c484490_19 .array/port v0x5bcc7c484490, 19;
v0x5bcc7c484490_20 .array/port v0x5bcc7c484490, 20;
v0x5bcc7c484490_21 .array/port v0x5bcc7c484490, 21;
v0x5bcc7c484490_22 .array/port v0x5bcc7c484490, 22;
E_0x5bcc7c481a90/53 .event edge, v0x5bcc7c484490_19, v0x5bcc7c484490_20, v0x5bcc7c484490_21, v0x5bcc7c484490_22;
v0x5bcc7c484490_23 .array/port v0x5bcc7c484490, 23;
v0x5bcc7c484490_24 .array/port v0x5bcc7c484490, 24;
v0x5bcc7c484490_25 .array/port v0x5bcc7c484490, 25;
v0x5bcc7c484490_26 .array/port v0x5bcc7c484490, 26;
E_0x5bcc7c481a90/54 .event edge, v0x5bcc7c484490_23, v0x5bcc7c484490_24, v0x5bcc7c484490_25, v0x5bcc7c484490_26;
v0x5bcc7c484490_27 .array/port v0x5bcc7c484490, 27;
v0x5bcc7c484490_28 .array/port v0x5bcc7c484490, 28;
v0x5bcc7c484490_29 .array/port v0x5bcc7c484490, 29;
v0x5bcc7c484490_30 .array/port v0x5bcc7c484490, 30;
E_0x5bcc7c481a90/55 .event edge, v0x5bcc7c484490_27, v0x5bcc7c484490_28, v0x5bcc7c484490_29, v0x5bcc7c484490_30;
v0x5bcc7c484490_31 .array/port v0x5bcc7c484490, 31;
v0x5bcc7c484490_32 .array/port v0x5bcc7c484490, 32;
v0x5bcc7c484490_33 .array/port v0x5bcc7c484490, 33;
v0x5bcc7c484490_34 .array/port v0x5bcc7c484490, 34;
E_0x5bcc7c481a90/56 .event edge, v0x5bcc7c484490_31, v0x5bcc7c484490_32, v0x5bcc7c484490_33, v0x5bcc7c484490_34;
v0x5bcc7c484490_35 .array/port v0x5bcc7c484490, 35;
v0x5bcc7c484490_36 .array/port v0x5bcc7c484490, 36;
v0x5bcc7c484490_37 .array/port v0x5bcc7c484490, 37;
v0x5bcc7c484490_38 .array/port v0x5bcc7c484490, 38;
E_0x5bcc7c481a90/57 .event edge, v0x5bcc7c484490_35, v0x5bcc7c484490_36, v0x5bcc7c484490_37, v0x5bcc7c484490_38;
v0x5bcc7c484490_39 .array/port v0x5bcc7c484490, 39;
v0x5bcc7c484490_40 .array/port v0x5bcc7c484490, 40;
v0x5bcc7c484490_41 .array/port v0x5bcc7c484490, 41;
v0x5bcc7c484490_42 .array/port v0x5bcc7c484490, 42;
E_0x5bcc7c481a90/58 .event edge, v0x5bcc7c484490_39, v0x5bcc7c484490_40, v0x5bcc7c484490_41, v0x5bcc7c484490_42;
v0x5bcc7c484490_43 .array/port v0x5bcc7c484490, 43;
v0x5bcc7c484490_44 .array/port v0x5bcc7c484490, 44;
v0x5bcc7c484490_45 .array/port v0x5bcc7c484490, 45;
v0x5bcc7c484490_46 .array/port v0x5bcc7c484490, 46;
E_0x5bcc7c481a90/59 .event edge, v0x5bcc7c484490_43, v0x5bcc7c484490_44, v0x5bcc7c484490_45, v0x5bcc7c484490_46;
v0x5bcc7c484490_47 .array/port v0x5bcc7c484490, 47;
v0x5bcc7c484490_48 .array/port v0x5bcc7c484490, 48;
v0x5bcc7c484490_49 .array/port v0x5bcc7c484490, 49;
v0x5bcc7c484490_50 .array/port v0x5bcc7c484490, 50;
E_0x5bcc7c481a90/60 .event edge, v0x5bcc7c484490_47, v0x5bcc7c484490_48, v0x5bcc7c484490_49, v0x5bcc7c484490_50;
v0x5bcc7c484490_51 .array/port v0x5bcc7c484490, 51;
v0x5bcc7c484490_52 .array/port v0x5bcc7c484490, 52;
v0x5bcc7c484490_53 .array/port v0x5bcc7c484490, 53;
v0x5bcc7c484490_54 .array/port v0x5bcc7c484490, 54;
E_0x5bcc7c481a90/61 .event edge, v0x5bcc7c484490_51, v0x5bcc7c484490_52, v0x5bcc7c484490_53, v0x5bcc7c484490_54;
v0x5bcc7c484490_55 .array/port v0x5bcc7c484490, 55;
v0x5bcc7c484490_56 .array/port v0x5bcc7c484490, 56;
v0x5bcc7c484490_57 .array/port v0x5bcc7c484490, 57;
v0x5bcc7c484490_58 .array/port v0x5bcc7c484490, 58;
E_0x5bcc7c481a90/62 .event edge, v0x5bcc7c484490_55, v0x5bcc7c484490_56, v0x5bcc7c484490_57, v0x5bcc7c484490_58;
v0x5bcc7c484490_59 .array/port v0x5bcc7c484490, 59;
v0x5bcc7c484490_60 .array/port v0x5bcc7c484490, 60;
v0x5bcc7c484490_61 .array/port v0x5bcc7c484490, 61;
v0x5bcc7c484490_62 .array/port v0x5bcc7c484490, 62;
E_0x5bcc7c481a90/63 .event edge, v0x5bcc7c484490_59, v0x5bcc7c484490_60, v0x5bcc7c484490_61, v0x5bcc7c484490_62;
v0x5bcc7c484490_63 .array/port v0x5bcc7c484490, 63;
v0x5bcc7c4839e0_0 .array/port v0x5bcc7c4839e0, 0;
v0x5bcc7c4839e0_1 .array/port v0x5bcc7c4839e0, 1;
v0x5bcc7c4839e0_2 .array/port v0x5bcc7c4839e0, 2;
E_0x5bcc7c481a90/64 .event edge, v0x5bcc7c484490_63, v0x5bcc7c4839e0_0, v0x5bcc7c4839e0_1, v0x5bcc7c4839e0_2;
v0x5bcc7c4839e0_3 .array/port v0x5bcc7c4839e0, 3;
v0x5bcc7c4839e0_4 .array/port v0x5bcc7c4839e0, 4;
v0x5bcc7c4839e0_5 .array/port v0x5bcc7c4839e0, 5;
v0x5bcc7c4839e0_6 .array/port v0x5bcc7c4839e0, 6;
E_0x5bcc7c481a90/65 .event edge, v0x5bcc7c4839e0_3, v0x5bcc7c4839e0_4, v0x5bcc7c4839e0_5, v0x5bcc7c4839e0_6;
v0x5bcc7c4839e0_7 .array/port v0x5bcc7c4839e0, 7;
v0x5bcc7c4839e0_8 .array/port v0x5bcc7c4839e0, 8;
v0x5bcc7c4839e0_9 .array/port v0x5bcc7c4839e0, 9;
v0x5bcc7c4839e0_10 .array/port v0x5bcc7c4839e0, 10;
E_0x5bcc7c481a90/66 .event edge, v0x5bcc7c4839e0_7, v0x5bcc7c4839e0_8, v0x5bcc7c4839e0_9, v0x5bcc7c4839e0_10;
v0x5bcc7c4839e0_11 .array/port v0x5bcc7c4839e0, 11;
v0x5bcc7c4839e0_12 .array/port v0x5bcc7c4839e0, 12;
v0x5bcc7c4839e0_13 .array/port v0x5bcc7c4839e0, 13;
v0x5bcc7c4839e0_14 .array/port v0x5bcc7c4839e0, 14;
E_0x5bcc7c481a90/67 .event edge, v0x5bcc7c4839e0_11, v0x5bcc7c4839e0_12, v0x5bcc7c4839e0_13, v0x5bcc7c4839e0_14;
v0x5bcc7c4839e0_15 .array/port v0x5bcc7c4839e0, 15;
v0x5bcc7c4839e0_16 .array/port v0x5bcc7c4839e0, 16;
v0x5bcc7c4839e0_17 .array/port v0x5bcc7c4839e0, 17;
v0x5bcc7c4839e0_18 .array/port v0x5bcc7c4839e0, 18;
E_0x5bcc7c481a90/68 .event edge, v0x5bcc7c4839e0_15, v0x5bcc7c4839e0_16, v0x5bcc7c4839e0_17, v0x5bcc7c4839e0_18;
v0x5bcc7c4839e0_19 .array/port v0x5bcc7c4839e0, 19;
v0x5bcc7c4839e0_20 .array/port v0x5bcc7c4839e0, 20;
v0x5bcc7c4839e0_21 .array/port v0x5bcc7c4839e0, 21;
v0x5bcc7c4839e0_22 .array/port v0x5bcc7c4839e0, 22;
E_0x5bcc7c481a90/69 .event edge, v0x5bcc7c4839e0_19, v0x5bcc7c4839e0_20, v0x5bcc7c4839e0_21, v0x5bcc7c4839e0_22;
v0x5bcc7c4839e0_23 .array/port v0x5bcc7c4839e0, 23;
v0x5bcc7c4839e0_24 .array/port v0x5bcc7c4839e0, 24;
v0x5bcc7c4839e0_25 .array/port v0x5bcc7c4839e0, 25;
v0x5bcc7c4839e0_26 .array/port v0x5bcc7c4839e0, 26;
E_0x5bcc7c481a90/70 .event edge, v0x5bcc7c4839e0_23, v0x5bcc7c4839e0_24, v0x5bcc7c4839e0_25, v0x5bcc7c4839e0_26;
v0x5bcc7c4839e0_27 .array/port v0x5bcc7c4839e0, 27;
v0x5bcc7c4839e0_28 .array/port v0x5bcc7c4839e0, 28;
v0x5bcc7c4839e0_29 .array/port v0x5bcc7c4839e0, 29;
v0x5bcc7c4839e0_30 .array/port v0x5bcc7c4839e0, 30;
E_0x5bcc7c481a90/71 .event edge, v0x5bcc7c4839e0_27, v0x5bcc7c4839e0_28, v0x5bcc7c4839e0_29, v0x5bcc7c4839e0_30;
v0x5bcc7c4839e0_31 .array/port v0x5bcc7c4839e0, 31;
v0x5bcc7c4839e0_32 .array/port v0x5bcc7c4839e0, 32;
v0x5bcc7c4839e0_33 .array/port v0x5bcc7c4839e0, 33;
v0x5bcc7c4839e0_34 .array/port v0x5bcc7c4839e0, 34;
E_0x5bcc7c481a90/72 .event edge, v0x5bcc7c4839e0_31, v0x5bcc7c4839e0_32, v0x5bcc7c4839e0_33, v0x5bcc7c4839e0_34;
v0x5bcc7c4839e0_35 .array/port v0x5bcc7c4839e0, 35;
v0x5bcc7c4839e0_36 .array/port v0x5bcc7c4839e0, 36;
v0x5bcc7c4839e0_37 .array/port v0x5bcc7c4839e0, 37;
v0x5bcc7c4839e0_38 .array/port v0x5bcc7c4839e0, 38;
E_0x5bcc7c481a90/73 .event edge, v0x5bcc7c4839e0_35, v0x5bcc7c4839e0_36, v0x5bcc7c4839e0_37, v0x5bcc7c4839e0_38;
v0x5bcc7c4839e0_39 .array/port v0x5bcc7c4839e0, 39;
v0x5bcc7c4839e0_40 .array/port v0x5bcc7c4839e0, 40;
v0x5bcc7c4839e0_41 .array/port v0x5bcc7c4839e0, 41;
v0x5bcc7c4839e0_42 .array/port v0x5bcc7c4839e0, 42;
E_0x5bcc7c481a90/74 .event edge, v0x5bcc7c4839e0_39, v0x5bcc7c4839e0_40, v0x5bcc7c4839e0_41, v0x5bcc7c4839e0_42;
v0x5bcc7c4839e0_43 .array/port v0x5bcc7c4839e0, 43;
v0x5bcc7c4839e0_44 .array/port v0x5bcc7c4839e0, 44;
v0x5bcc7c4839e0_45 .array/port v0x5bcc7c4839e0, 45;
v0x5bcc7c4839e0_46 .array/port v0x5bcc7c4839e0, 46;
E_0x5bcc7c481a90/75 .event edge, v0x5bcc7c4839e0_43, v0x5bcc7c4839e0_44, v0x5bcc7c4839e0_45, v0x5bcc7c4839e0_46;
v0x5bcc7c4839e0_47 .array/port v0x5bcc7c4839e0, 47;
v0x5bcc7c4839e0_48 .array/port v0x5bcc7c4839e0, 48;
v0x5bcc7c4839e0_49 .array/port v0x5bcc7c4839e0, 49;
v0x5bcc7c4839e0_50 .array/port v0x5bcc7c4839e0, 50;
E_0x5bcc7c481a90/76 .event edge, v0x5bcc7c4839e0_47, v0x5bcc7c4839e0_48, v0x5bcc7c4839e0_49, v0x5bcc7c4839e0_50;
v0x5bcc7c4839e0_51 .array/port v0x5bcc7c4839e0, 51;
v0x5bcc7c4839e0_52 .array/port v0x5bcc7c4839e0, 52;
v0x5bcc7c4839e0_53 .array/port v0x5bcc7c4839e0, 53;
v0x5bcc7c4839e0_54 .array/port v0x5bcc7c4839e0, 54;
E_0x5bcc7c481a90/77 .event edge, v0x5bcc7c4839e0_51, v0x5bcc7c4839e0_52, v0x5bcc7c4839e0_53, v0x5bcc7c4839e0_54;
v0x5bcc7c4839e0_55 .array/port v0x5bcc7c4839e0, 55;
v0x5bcc7c4839e0_56 .array/port v0x5bcc7c4839e0, 56;
v0x5bcc7c4839e0_57 .array/port v0x5bcc7c4839e0, 57;
v0x5bcc7c4839e0_58 .array/port v0x5bcc7c4839e0, 58;
E_0x5bcc7c481a90/78 .event edge, v0x5bcc7c4839e0_55, v0x5bcc7c4839e0_56, v0x5bcc7c4839e0_57, v0x5bcc7c4839e0_58;
v0x5bcc7c4839e0_59 .array/port v0x5bcc7c4839e0, 59;
v0x5bcc7c4839e0_60 .array/port v0x5bcc7c4839e0, 60;
v0x5bcc7c4839e0_61 .array/port v0x5bcc7c4839e0, 61;
v0x5bcc7c4839e0_62 .array/port v0x5bcc7c4839e0, 62;
E_0x5bcc7c481a90/79 .event edge, v0x5bcc7c4839e0_59, v0x5bcc7c4839e0_60, v0x5bcc7c4839e0_61, v0x5bcc7c4839e0_62;
v0x5bcc7c4839e0_63 .array/port v0x5bcc7c4839e0, 63;
E_0x5bcc7c481a90/80 .event edge, v0x5bcc7c4839e0_63;
E_0x5bcc7c481a90 .event/or E_0x5bcc7c481a90/0, E_0x5bcc7c481a90/1, E_0x5bcc7c481a90/2, E_0x5bcc7c481a90/3, E_0x5bcc7c481a90/4, E_0x5bcc7c481a90/5, E_0x5bcc7c481a90/6, E_0x5bcc7c481a90/7, E_0x5bcc7c481a90/8, E_0x5bcc7c481a90/9, E_0x5bcc7c481a90/10, E_0x5bcc7c481a90/11, E_0x5bcc7c481a90/12, E_0x5bcc7c481a90/13, E_0x5bcc7c481a90/14, E_0x5bcc7c481a90/15, E_0x5bcc7c481a90/16, E_0x5bcc7c481a90/17, E_0x5bcc7c481a90/18, E_0x5bcc7c481a90/19, E_0x5bcc7c481a90/20, E_0x5bcc7c481a90/21, E_0x5bcc7c481a90/22, E_0x5bcc7c481a90/23, E_0x5bcc7c481a90/24, E_0x5bcc7c481a90/25, E_0x5bcc7c481a90/26, E_0x5bcc7c481a90/27, E_0x5bcc7c481a90/28, E_0x5bcc7c481a90/29, E_0x5bcc7c481a90/30, E_0x5bcc7c481a90/31, E_0x5bcc7c481a90/32, E_0x5bcc7c481a90/33, E_0x5bcc7c481a90/34, E_0x5bcc7c481a90/35, E_0x5bcc7c481a90/36, E_0x5bcc7c481a90/37, E_0x5bcc7c481a90/38, E_0x5bcc7c481a90/39, E_0x5bcc7c481a90/40, E_0x5bcc7c481a90/41, E_0x5bcc7c481a90/42, E_0x5bcc7c481a90/43, E_0x5bcc7c481a90/44, E_0x5bcc7c481a90/45, E_0x5bcc7c481a90/46, E_0x5bcc7c481a90/47, E_0x5bcc7c481a90/48, E_0x5bcc7c481a90/49, E_0x5bcc7c481a90/50, E_0x5bcc7c481a90/51, E_0x5bcc7c481a90/52, E_0x5bcc7c481a90/53, E_0x5bcc7c481a90/54, E_0x5bcc7c481a90/55, E_0x5bcc7c481a90/56, E_0x5bcc7c481a90/57, E_0x5bcc7c481a90/58, E_0x5bcc7c481a90/59, E_0x5bcc7c481a90/60, E_0x5bcc7c481a90/61, E_0x5bcc7c481a90/62, E_0x5bcc7c481a90/63, E_0x5bcc7c481a90/64, E_0x5bcc7c481a90/65, E_0x5bcc7c481a90/66, E_0x5bcc7c481a90/67, E_0x5bcc7c481a90/68, E_0x5bcc7c481a90/69, E_0x5bcc7c481a90/70, E_0x5bcc7c481a90/71, E_0x5bcc7c481a90/72, E_0x5bcc7c481a90/73, E_0x5bcc7c481a90/74, E_0x5bcc7c481a90/75, E_0x5bcc7c481a90/76, E_0x5bcc7c481a90/77, E_0x5bcc7c481a90/78, E_0x5bcc7c481a90/79, E_0x5bcc7c481a90/80;
S_0x5bcc7c4824e0 .scope begin, "$unm_blk_59" "$unm_blk_59" 11 63, 11 63 0, S_0x5bcc7c4816c0;
 .timescale 0 0;
v0x5bcc7c4826e0_0 .var/i "s", 31 0;
v0x5bcc7c4827e0_0 .var/i "w", 31 0;
S_0x5bcc7c4828c0 .scope begin, "$unm_blk_65" "$unm_blk_65" 11 90, 11 90 0, S_0x5bcc7c4816c0;
 .timescale 0 0;
v0x5bcc7c482ac0_0 .var/i "s", 31 0;
v0x5bcc7c482ba0_0 .var/i "w", 31 0;
    .scope S_0x5bcc7c475170;
T_4 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c4762d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bcc7c4764a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5bcc7c4761f0_0;
    %assign/vec4 v0x5bcc7c4764a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5bcc7c475170;
T_5 ;
    %wait E_0x5bcc7c3150b0;
    %load/vec4 v0x5bcc7c4764a0_0;
    %store/vec4 v0x5bcc7c4761f0_0, 0, 2;
    %load/vec4 v0x5bcc7c4764a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc7c4761f0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5bcc7c475fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc7c4761f0_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc7c4761f0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5bcc7c476070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc7c4761f0_0, 0, 2;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bcc7c475170;
T_6 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c4762d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c475ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c476130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c475e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c475d30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5bcc7c4764a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c475ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c476130_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5bcc7c475fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5bcc7c475c50_0;
    %assign/vec4 v0x5bcc7c475d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c475ef0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c475ef0_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5bcc7c3e3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x5bcc7c476580_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5bcc7c475b90, 4;
    %assign/vec4 v0x5bcc7c475e10_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c475e10_0, 0;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c476130_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5bcc7c476070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c476130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c475ef0_0, 0;
T_6.11 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5bcc7c475170;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c475ab0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5bcc7c475ab0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5bcc7c475ab0_0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %load/vec4 v0x5bcc7c475ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c475ab0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c475b90, 4, 0;
    %vpi_call/w 5 153 "$display", "Memory initialized with %d words", P_0x5bcc7c4753f0 {0 0 0};
    %vpi_call/w 5 154 "$display", "Page table structure (1024-word memory):" {0 0 0};
    %vpi_call/w 5 155 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 5 157 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 5 159 "$display", "  Usable address range: 0x0000-0x%04X", 32'sb00000000000000000000111111111100 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5bcc7c475170;
T_8 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c475fb0_0;
    %load/vec4 v0x5bcc7c475ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 5 170 "$display", "[MEM] Request: addr=0x%08h, word_idx=%d", v0x5bcc7c475c50_0, &PV<v0x5bcc7c475c50_0, 2, 10> {0 0 0};
T_8.0 ;
    %load/vec4 v0x5bcc7c476130_0;
    %load/vec4 v0x5bcc7c476070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call/w 5 173 "$display", "[MEM] Response: data=0x%08h", v0x5bcc7c475e10_0 {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5bcc7c476760;
T_9 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c4787e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bcc7c4788b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5bcc7c4782e0_0;
    %assign/vec4 v0x5bcc7c4788b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5bcc7c476760;
T_10 ;
    %wait E_0x5bcc7c460940;
    %load/vec4 v0x5bcc7c4788b0_0;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
    %load/vec4 v0x5bcc7c4788b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x5bcc7c4784c0_0;
    %load/vec4 v0x5bcc7c478420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
T_10.8 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x5bcc7c477fa0_0;
    %load/vec4 v0x5bcc7c478070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5bcc7c478210_0;
    %load/vec4 v0x5bcc7c478140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5bcc7c477ed0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
T_10.15 ;
T_10.12 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5bcc7c477fa0_0;
    %load/vec4 v0x5bcc7c478070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
T_10.16 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5bcc7c478210_0;
    %load/vec4 v0x5bcc7c478140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
T_10.18 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5bcc7c478580_0;
    %load/vec4 v0x5bcc7c478640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc7c4782e0_0, 0, 3;
T_10.20 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5bcc7c476760;
T_11 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c4787e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c478380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c477de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c478970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c477970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c477b10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5bcc7c4788b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478140_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x5bcc7c4784c0_0;
    %load/vec4 v0x5bcc7c478420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5bcc7c478700_0;
    %assign/vec4 v0x5bcc7c478970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478420_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478420_0, 0;
T_11.11 ;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x5bcc7c477fa0_0;
    %load/vec4 v0x5bcc7c478070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478140_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x5bcc7c477a30_0;
    %assign/vec4 v0x5bcc7c477de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478070_0, 0;
T_11.13 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x5bcc7c478210_0;
    %load/vec4 v0x5bcc7c478140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x5bcc7c477ed0_0;
    %assign/vec4 v0x5bcc7c477970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478140_0, 0;
    %load/vec4 v0x5bcc7c477ed0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c478380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478640_0, 0;
T_11.16 ;
T_11.14 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5bcc7c477fa0_0;
    %load/vec4 v0x5bcc7c478070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478140_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5bcc7c477bf0_0;
    %assign/vec4 v0x5bcc7c477de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478070_0, 0;
T_11.19 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5bcc7c478210_0;
    %load/vec4 v0x5bcc7c478140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x5bcc7c477ed0_0;
    %assign/vec4 v0x5bcc7c477b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478140_0, 0;
    %load/vec4 v0x5bcc7c477ed0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c478380_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x5bcc7c477ed0_0;
    %assign/vec4 v0x5bcc7c478380_0, 0;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478640_0, 0;
T_11.20 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5bcc7c478580_0;
    %load/vec4 v0x5bcc7c478640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c478640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c478420_0, 0;
T_11.24 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5bcc7c476760;
T_12 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c4784c0_0;
    %load/vec4 v0x5bcc7c478420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call/w 6 454 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x5bcc7c478700_0, &PV<v0x5bcc7c478700_0, 22, 10>, &PV<v0x5bcc7c478700_0, 12, 10> {0 0 0};
T_12.0 ;
    %load/vec4 v0x5bcc7c478070_0;
    %load/vec4 v0x5bcc7c477fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 6 457 "$display", "[PTW] Memory Request: addr=0x%08h", v0x5bcc7c477de0_0 {0 0 0};
T_12.2 ;
    %load/vec4 v0x5bcc7c478210_0;
    %load/vec4 v0x5bcc7c478140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call/w 6 460 "$display", "[PTW] Memory Response: data=0x%08h", v0x5bcc7c477ed0_0 {0 0 0};
T_12.4 ;
    %load/vec4 v0x5bcc7c478640_0;
    %load/vec4 v0x5bcc7c478580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %vpi_call/w 6 463 "$display", "[PTW] Response: pte=0x%08h", v0x5bcc7c478380_0 {0 0 0};
T_12.6 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5bcc7c455630;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x5bcc7c479ef0_0;
    %inv;
    %store/vec4 v0x5bcc7c479ef0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5bcc7c455630;
T_14 ;
    %vpi_call/w 4 245 "$dumpfile", "test_integrated_memory_ptw.vcd" {0 0 0};
    %vpi_call/w 4 246 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bcc7c455630 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc7c479ef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
    %vpi_call/w 4 253 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 254 "$display", "Memory-PTW Integrated Test Starting" {0 0 0};
    %vpi_call/w 4 255 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 256 "$display", "Page Table Layout:" {0 0 0};
    %vpi_call/w 4 257 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 4 258 "$display", "    [0]: 0x00000801 -> L2 PT at 0x0800" {0 0 0};
    %vpi_call/w 4 259 "$display", "    [1]: 0x12340007 -> Megapage PPN=0x1234" {0 0 0};
    %vpi_call/w 4 260 "$display", "    [2]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 261 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 4 262 "$display", "    [0]: 0x1000000F -> PPN=0x10000" {0 0 0};
    %vpi_call/w 4 263 "$display", "    [1]: 0x1100000F -> PPN=0x11000" {0 0 0};
    %vpi_call/w 4 264 "$display", "    [2]: 0x12000007 -> PPN=0x12000" {0 0 0};
    %vpi_call/w 4 265 "$display", "    [3]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 266 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 269 "$display", "\012=== Test 1: System Reset ===" {0 0 0};
    %fork TD_test_integrated_memory_ptw.reset_system, S_0x5bcc7c478dd0;
    %join;
    %load/vec4 v0x5bcc7c47a8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 4 272 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 4 275 "$display", "PASS: System ready after reset" {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
T_14.1 ;
    %vpi_call/w 4 280 "$display", "\012=== Test 2: Two-Level Page Table Walks ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %vpi_call/w 4 295 "$display", "\012=== Test 3: Detailed Page Walk Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c4798e0_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5bcc7c479510_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x5bcc7c479640_0, 0, 32;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5bcc7c479720_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5bcc7c479430_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479800_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_detailed_walk, S_0x5bcc7c478f60;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5bcc7c4798e0_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5bcc7c479510_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x5bcc7c479640_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0x5bcc7c479720_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5bcc7c479430_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825241648, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479800_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_detailed_walk, S_0x5bcc7c478f60;
    %join;
    %vpi_call/w 4 316 "$display", "\012=== Test 4: Invalid Page Table Entries ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278287973, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %vpi_call/w 4 327 "$display", "\012=== Test 5: Address Boundary Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5bcc7c479d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c479b50_0, 0, 32;
    %pushi/vec4 1114600814, 0, 32; draw_string_vec4
    %pushi/vec4 1684107897, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 975197776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 743854158, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 809317160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768846945, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846249, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5bcc7c479c50_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5bcc7c4799c0;
    %join;
    %vpi_call/w 4 335 "$display", "\012=== Test 6: Back-to-Back Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47a160_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5bcc7c47a160_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 4, v0x5bcc7c47a160_0;
    %load/vec4a v0x5bcc7c47aef0, 4;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %load/vec4 v0x5bcc7c47ac00_0;
    %ix/getv/s 4, v0x5bcc7c47a160_0;
    %load/vec4a v0x5bcc7c47a0a0, 4;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %vpi_call/w 4 345 "$display", "ERROR: Back-to-back test %d failed. vaddr=0x%08h, exp=0x%08h, got=0x%08h", v0x5bcc7c47a160_0, &A<v0x5bcc7c47aef0, v0x5bcc7c47a160_0 >, &A<v0x5bcc7c47a0a0, v0x5bcc7c47a160_0 >, v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 4 349 "$display", "PASS: Back-to-back test %d: vaddr=0x%08h -> pte=0x%08h", v0x5bcc7c47a160_0, &A<v0x5bcc7c47aef0, v0x5bcc7c47a160_0 >, v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
T_14.5 ;
    %load/vec4 v0x5bcc7c47a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47a160_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 4 356 "$display", "\012=== Test 7: System Stress Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47a160_0, 0, 32;
T_14.6 ;
    %load/vec4 v0x5bcc7c47a160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %load/vec4 v0x5bcc7c47a160_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5bcc7c47a000_0, 0, 32;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5bcc7c47a000_0, 0, 32;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5bcc7c47a000_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47a000_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5bcc7c47ac00_0;
    %load/vec4 v0x5bcc7c47a000_0;
    %cmp/e;
    %jmp/0xz  T_14.13, 4;
    %vpi_call/w 4 380 "$display", "PASS: Stress test iteration %d", v0x5bcc7c47a160_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
    %jmp T_14.14;
T_14.13 ;
    %vpi_call/w 4 383 "$display", "ERROR: Stress test iteration %d failed. exp=0x%08h, got=0x%08h", v0x5bcc7c47a160_0, v0x5bcc7c47a000_0, v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
T_14.14 ;
    %load/vec4 v0x5bcc7c47a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47a160_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %vpi_call/w 4 390 "$display", "\012=== Test 8: Response Delay Handling ===" {0 0 0};
    %fork t_4, S_0x5bcc7c455630;
    %fork t_5, S_0x5bcc7c455630;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %load/vec4 v0x5bcc7c47ac00_0;
    %cmpi/e 268435471, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %vpi_call/w 4 396 "$display", "PASS: Delayed response handling" {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
    %jmp T_14.16;
T_14.15 ;
    %vpi_call/w 4 399 "$display", "ERROR: Delayed response handling failed" {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
T_14.16 ;
    %end;
t_5 ;
T_14.17 ;
    %load/vec4 v0x5bcc7c47a5a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.18, 6;
    %wait E_0x5bcc7c3c5540;
    %jmp T_14.17;
T_14.18 ;
    %pushi/vec4 3, 0, 32;
T_14.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.20, 5;
    %jmp/1 T_14.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5bcc7c3c6170;
    %jmp T_14.19;
T_14.20 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5bcc7c455630;
t_3 ;
    %vpi_call/w 4 411 "$display", "\012=== Test 9: Comprehensive Integration Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 12288, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 2048, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 6144, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 3221225472, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47aef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcc7c47a0a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47a160_0, 0, 32;
T_14.21 ;
    %load/vec4 v0x5bcc7c47a160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.22, 5;
    %ix/getv/s 4, v0x5bcc7c47a160_0;
    %load/vec4a v0x5bcc7c47aef0, 4;
    %store/vec4 v0x5bcc7c3f3770_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5bcc7c459b00;
    %join;
    %load/vec4 v0x5bcc7c3f0d10_0;
    %store/vec4 v0x5bcc7c47ac00_0, 0, 32;
    %load/vec4 v0x5bcc7c47ac00_0;
    %ix/getv/s 4, v0x5bcc7c47a160_0;
    %load/vec4a v0x5bcc7c47a0a0, 4;
    %cmp/ne;
    %jmp/0xz  T_14.23, 6;
    %vpi_call/w 4 425 "$display", "ERROR: Comprehensive test %d failed", v0x5bcc7c47a160_0 {0 0 0};
    %vpi_call/w 4 426 "$display", "  vaddr=0x%08h, exp=0x%08h, got=0x%08h", &A<v0x5bcc7c47aef0, v0x5bcc7c47a160_0 >, &A<v0x5bcc7c47a0a0, v0x5bcc7c47a160_0 >, v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ad90_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %vpi_call/w 4 430 "$display", "PASS: Comprehensive test %d: 0x%08h -> 0x%08h", v0x5bcc7c47a160_0, &A<v0x5bcc7c47aef0, v0x5bcc7c47a160_0 >, v0x5bcc7c47ac00_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47ae30_0, 0, 32;
T_14.24 ;
    %load/vec4 v0x5bcc7c47a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47a160_0, 0, 32;
    %jmp T_14.21;
T_14.22 ;
    %delay 100, 0;
    %vpi_call/w 4 438 "$display", "\012================================================" {0 0 0};
    %vpi_call/w 4 439 "$display", "Memory-PTW Integrated Test Summary:" {0 0 0};
    %vpi_call/w 4 440 "$display", "  Tests Passed: %d", v0x5bcc7c47ae30_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "  Tests Failed: %d", v0x5bcc7c47ad90_0 {0 0 0};
    %load/vec4 v0x5bcc7c47ae30_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5bcc7c47ae30_0;
    %load/vec4 v0x5bcc7c47ad90_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 442 "$display", "  Success Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5bcc7c47ad90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %vpi_call/w 4 445 "$display", "  \360\237\216\211 ALL INTEGRATED TESTS PASSED! \360\237\216\211" {0 0 0};
    %vpi_call/w 4 446 "$display", "  The Memory and PTW modules work perfectly together!" {0 0 0};
    %jmp T_14.26;
T_14.25 ;
    %vpi_call/w 4 448 "$display", "  \342\235\214 SOME INTEGRATED TESTS FAILED!" {0 0 0};
    %vpi_call/w 4 449 "$display", "  Please check the module interactions." {0 0 0};
T_14.26 ;
    %vpi_call/w 4 451 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 453 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5bcc7c455630;
T_15 ;
    %delay 200000, 0;
    %vpi_call/w 4 459 "$display", "ERROR: Integrated test timeout!" {0 0 0};
    %vpi_call/w 4 460 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5bcc7c455630;
T_16 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c4788b0_0;
    %load/vec4 v0x5bcc7c4782e0_0;
    %cmp/ne;
    %jmp/0xz  T_16.0, 4;
    %vpi_call/w 4 467 "$display", "[%0t] PTW State: %d -> %d", $time, v0x5bcc7c4788b0_0, v0x5bcc7c4782e0_0 {0 0 0};
T_16.0 ;
    %load/vec4 v0x5bcc7c4764a0_0;
    %load/vec4 v0x5bcc7c4761f0_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %vpi_call/w 4 472 "$display", "[%0t] Memory State: %d -> %d", $time, v0x5bcc7c4764a0_0, v0x5bcc7c4761f0_0 {0 0 0};
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5bcc7c455630;
T_17 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c47a980_0;
    %load/vec4 v0x5bcc7c47a8e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 4 479 "$display", "[%0t] [TRANSACTION] PTW request: vaddr=0x%08h", $time, v0x5bcc7c47ab60_0 {0 0 0};
T_17.0 ;
    %load/vec4 v0x5bcc7c47a5a0_0;
    %load/vec4 v0x5bcc7c47a4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 4 482 "$display", "[%0t] [TRANSACTION] Memory request: addr=0x%08h", $time, v0x5bcc7c47a290_0 {0 0 0};
T_17.2 ;
    %load/vec4 v0x5bcc7c47a730_0;
    %load/vec4 v0x5bcc7c47a640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 4 485 "$display", "[%0t] [TRANSACTION] Memory response: data=0x%08h", $time, v0x5bcc7c47a3a0_0 {0 0 0};
T_17.4 ;
    %load/vec4 v0x5bcc7c47aac0_0;
    %load/vec4 v0x5bcc7c47aa20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %vpi_call/w 4 488 "$display", "[%0t] [TRANSACTION] PTW response: pte=0x%08h", $time, v0x5bcc7c47a820_0 {0 0 0};
T_17.6 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5bcc7c455630;
T_18 ;
    %wait E_0x5bcc7c3c6170;
    %load/vec4 v0x5bcc7c47aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c47afb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c479df0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5bcc7c47afb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c47afb0_0, 0, 32;
    %load/vec4 v0x5bcc7c47a980_0;
    %load/vec4 v0x5bcc7c47a8e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5bcc7c479df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c479df0_0, 0, 32;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5bcc7c455630;
T_19 ;
    %wait E_0x5bcc7c3c6170;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5bcc7c47ae30_0;
    %load/vec4 v0x5bcc7c47ad90_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pushi/vec4 1000, 0, 32;
    %load/vec4 v0x5bcc7c47afb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 4 510 "$display", "[PERF] Total cycles: %d, Active translations: %d", v0x5bcc7c47afb0_0, v0x5bcc7c479df0_0 {0 0 0};
    %load/vec4 v0x5bcc7c479df0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x5bcc7c47afb0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x5bcc7c479df0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 513 "$display", "[PERF] Average cycles per translation: %0.1f", W<0,r> {0 1 0};
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5bcc7c47b090;
T_20 ;
    %wait E_0x5bcc7c47b490;
    %load/vec4 v0x5bcc7c47bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bcc7c47c0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5bcc7c47b7f0_0;
    %assign/vec4 v0x5bcc7c47c0a0_0, 0;
    %load/vec4 v0x5bcc7c47b7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c47bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c47c180_0, 0;
    %load/vec4 v0x5bcc7c47c0a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5bcc7c47b5d0_0;
    %and;
    %load/vec4 v0x5bcc7c47b920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.11, 8;
T_20.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.11, 8;
 ; End of false expr.
    %blend;
T_20.11;
    %assign/vec4 v0x5bcc7c47b730_0, 0;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5bcc7c47b090;
T_21 ;
    %wait E_0x5bcc7c460e30;
    %load/vec4 v0x5bcc7c47c0a0_0;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
    %load/vec4 v0x5bcc7c47c0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
    %jmp T_21.7;
T_21.0 ;
    %load/vec4 v0x5bcc7c47bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
T_21.8 ;
    %jmp T_21.7;
T_21.1 ;
    %load/vec4 v0x5bcc7c47b5d0_0;
    %load/vec4 v0x5bcc7c47b920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x5bcc7c47b5d0_0;
    %load/vec4 v0x5bcc7c47b920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
T_21.13 ;
T_21.11 ;
    %jmp T_21.7;
T_21.2 ;
    %load/vec4 v0x5bcc7c47b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
T_21.14 ;
    %jmp T_21.7;
T_21.3 ;
    %load/vec4 v0x5bcc7c47bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
T_21.16 ;
    %jmp T_21.7;
T_21.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
    %jmp T_21.7;
T_21.5 ;
    %load/vec4 v0x5bcc7c47be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc7c47b7f0_0, 0, 3;
T_21.18 ;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5bcc7c4816c0;
T_22 ;
    %fork t_7, S_0x5bcc7c4824e0;
    %jmp t_6;
    .scope S_0x5bcc7c4824e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c4826e0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x5bcc7c4826e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c4827e0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x5bcc7c4827e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5bcc7c4826e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c4827e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bcc7c485a30, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5bcc7c4826e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c4827e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bcc7c4864e0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5bcc7c4826e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c4827e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bcc7c484f60, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5bcc7c4826e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c4827e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bcc7c484490, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5bcc7c4826e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c4827e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bcc7c4839e0, 4, 0;
    %load/vec4 v0x5bcc7c4827e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c4827e0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %load/vec4 v0x5bcc7c4826e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c4826e0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .scope S_0x5bcc7c4816c0;
t_6 %join;
    %end;
    .thread T_22;
    .scope S_0x5bcc7c4816c0;
T_23 ;
    %wait E_0x5bcc7c481a90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c4830b0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5bcc7c4830b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x5bcc7c4835c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c4830b0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bcc7c485a30, 4;
    %ix/getv/s 4, v0x5bcc7c4830b0_0;
    %store/vec4a v0x5bcc7c483680, 4, 0;
    %load/vec4 v0x5bcc7c4835c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c4830b0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bcc7c4864e0, 4;
    %ix/getv/s 4, v0x5bcc7c4830b0_0;
    %store/vec4a v0x5bcc7c4837a0, 4, 0;
    %load/vec4 v0x5bcc7c4835c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c4830b0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bcc7c484f60, 4;
    %ix/getv/s 4, v0x5bcc7c4830b0_0;
    %store/vec4a v0x5bcc7c483450, 4, 0;
    %load/vec4 v0x5bcc7c4835c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c4830b0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bcc7c484490, 4;
    %ix/getv/s 4, v0x5bcc7c4830b0_0;
    %store/vec4a v0x5bcc7c4832e0, 4, 0;
    %load/vec4 v0x5bcc7c4835c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c4830b0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bcc7c4839e0, 4;
    %ix/getv/s 4, v0x5bcc7c4830b0_0;
    %store/vec4a v0x5bcc7c483170, 4, 0;
    %load/vec4 v0x5bcc7c4830b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c4830b0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5bcc7c4816c0;
T_24 ;
    %wait E_0x5bcc7c47b490;
    %load/vec4 v0x5bcc7c483910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_9, S_0x5bcc7c4828c0;
    %jmp t_8;
    .scope S_0x5bcc7c4828c0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c482ac0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x5bcc7c482ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc7c482ba0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x5bcc7c482ba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5bcc7c482ac0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c482ba0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c485a30, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5bcc7c482ac0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c482ba0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c4864e0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5bcc7c482ac0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c482ba0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c484f60, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5bcc7c482ac0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c482ba0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c484490, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5bcc7c482ac0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5bcc7c482ba0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c4839e0, 0, 4;
    %load/vec4 v0x5bcc7c482ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c482ba0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %load/vec4 v0x5bcc7c482ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c482ac0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x5bcc7c4816c0;
t_8 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5bcc7c486fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x5bcc7c4873d0_0;
    %load/vec4 v0x5bcc7c487310_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c487570_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c485a30, 0, 4;
    %load/vec4 v0x5bcc7c487490_0;
    %load/vec4 v0x5bcc7c487310_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c487570_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c4864e0, 0, 4;
    %load/vec4 v0x5bcc7c487230_0;
    %load/vec4 v0x5bcc7c487310_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c487570_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c484f60, 0, 4;
    %load/vec4 v0x5bcc7c487150_0;
    %load/vec4 v0x5bcc7c487310_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c487570_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c484490, 0, 4;
    %load/vec4 v0x5bcc7c487070_0;
    %load/vec4 v0x5bcc7c487310_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c487570_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c4839e0, 0, 4;
T_24.6 ;
    %load/vec4 v0x5bcc7c482e10_0;
    %load/vec4 v0x5bcc7c486fb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x5bcc7c482ee0_0;
    %load/vec4 v0x5bcc7c482d40_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5bcc7c482fa0_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc7c4839e0, 0, 4;
T_24.8 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5bcc7c480e20;
T_25 ;
    %wait E_0x5bcc7c481030;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc7c481510_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bcc7c4811d0, 4;
    %store/vec4 v0x5bcc7c481430_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bcc7c4811d0, 4;
    %store/vec4 v0x5bcc7c481340_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5bcc7c4810d0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x5bcc7c4810d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.1, 5;
    %ix/getv/s 4, v0x5bcc7c4810d0_0;
    %load/vec4a v0x5bcc7c4811d0, 4;
    %load/vec4 v0x5bcc7c481430_0;
    %cmp/u;
    %jmp/0xz  T_25.2, 5;
    %ix/getv/s 4, v0x5bcc7c4810d0_0;
    %load/vec4a v0x5bcc7c4811d0, 4;
    %store/vec4 v0x5bcc7c481430_0, 0, 4;
    %load/vec4 v0x5bcc7c4810d0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5bcc7c481510_0, 0, 2;
T_25.2 ;
    %load/vec4 v0x5bcc7c481340_0;
    %ix/getv/s 4, v0x5bcc7c4810d0_0;
    %load/vec4a v0x5bcc7c4811d0, 4;
    %cmp/u;
    %jmp/0xz  T_25.4, 5;
    %ix/getv/s 4, v0x5bcc7c4810d0_0;
    %load/vec4a v0x5bcc7c4811d0, 4;
    %store/vec4 v0x5bcc7c481340_0, 0, 4;
T_25.4 ;
    %load/vec4 v0x5bcc7c4810d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc7c4810d0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5bcc7c4551c0;
T_26 ;
    %wait E_0x5bcc7c47b490;
    %load/vec4 v0x5bcc7c489df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c48a190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c487f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c488b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c489040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c488910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c4881e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c488050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c48a330_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c48a330_0, 0;
    %load/vec4 v0x5bcc7c489f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x5bcc7c489b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x5bcc7c48a0f0_0;
    %assign/vec4 v0x5bcc7c48a190_0, 0;
    %load/vec4 v0x5bcc7c487e50_0;
    %assign/vec4 v0x5bcc7c487f10_0, 0;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x5bcc7c4880f0_0;
    %load/vec4 v0x5bcc7c488aa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x5bcc7c488360_0;
    %load/vec4 v0x5bcc7c4889b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bcc7c488910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c4881e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c488050_0, 0;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x5bcc7c4880f0_0;
    %load/vec4 v0x5bcc7c488aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c488910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c4881e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c488050_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x5bcc7c48a190_0;
    %assign/vec4 v0x5bcc7c489040_0, 0;
T_26.13 ;
T_26.11 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x5bcc7c488f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %load/vec4 v0x5bcc7c488c50_0;
    %assign/vec4 v0x5bcc7c488b90_0, 0;
T_26.14 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x5bcc7c487f10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5bcc7c488b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5bcc7c487f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5bcc7c488b90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.16, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcc7c488910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c488050_0, 0;
    %jmp T_26.17;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c48a330_0, 0;
    %load/vec4 v0x5bcc7c4899c0_0;
    %assign/vec4 v0x5bcc7c48a810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc7c48a670_0, 0;
    %load/vec4 v0x5bcc7c48a260_0;
    %assign/vec4 v0x5bcc7c48a740_0, 0;
    %load/vec4 v0x5bcc7c488b90_0;
    %parti/s 20, 12, 5;
    %assign/vec4 v0x5bcc7c48a5a0_0, 0;
    %load/vec4 v0x5bcc7c488b90_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5bcc7c48a4d0_0, 0;
    %load/vec4 v0x5bcc7c488770_0;
    %assign/vec4 v0x5bcc7c48a400_0, 0;
    %load/vec4 v0x5bcc7c488b90_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x5bcc7c4889b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bcc7c488910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c488050_0, 0;
T_26.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c4881e0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x5bcc7c489c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c4881e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc7c488050_0, 0;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tlb_params.vh";
    "test_integration_memory_ptw.v";
    "memory.v";
    "ptw.v";
    "tlb.v";
    "tlb_controller.v";
    "tlb_lookup.v";
    "tlb_lru.v";
    "tlb_storage.v";
