====================================================================================================
DETAILED DEBUG INFO FOR 'VGG-L1' WORKLOAD
====================================================================================================

====================================================================================================
1. WORKLOAD CONFIGURATION
====================================================================================================
  Name: VGG-L1
  Dimensions: R=3, S=3, P=56, Q=56, C=3, K=64, N=1
  Bounds: [3, 3, 56, 56, 3, 64, 1]
  MACs: 5419008
  Stride: (1, 1)
  Dilation: (1, 1)

  Tensor Sizes:
    Input:  N=1 × C=3 × H=58 × W=58 = 10092 elements
    Weight: K=64 × C=3 × R=3 × S=3 = 1728 elements
    Output: N=1 × K=64 × P=56 × Q=56 = 200704 elements

  Relevancy Matrix O[dim][tensor] (1=relevant, 0=irrelevant):
    Dim      Input    Weight   Output  
    R        1        1        0       
    S        1        1        0       
    P        1        0        1       
    Q        1        0        1       
    C        1        1        0       
    K        0        1        1       
    N        1        0        1       

  Divisors per dimension:
    R: [1, 3]
    S: [1, 3]
    P: [1, 2, 4, 7, 8, 14, 28, 56]
    Q: [1, 2, 4, 7, 8, 14, 28, 56]
    C: [1, 3]
    K: [1, 2, 4, 8, 16, 32, 64]
    N: [1]

====================================================================================================
2. OPTIMIZER RESULT
====================================================================================================

  Solver Status: optimal
  Solve Time: 8.35s

====================================================================================================
3. MAPPING DETAILS
====================================================================================================

  Layout:
    Input:  row_aligned
    Weight: sequential
    Output: sequential

  Tile Info:
    block_h: 29
    block_w: 29

  Loop Bounds (per memory level):
  Memory Hierarchy: Level 0=PE, Level 1=GlobalBuffer, Level 2=RowBuffer, Level 3=LocalDRAM

    Level 0:
      H: {'K': 16}
      W: {'P': 2, 'Q': 4}
      Internal: (all 1s)
      temporal: {'R': 3, 'S': 3, 'Q': 2}

    Level 1:
      spatial: (all 1s)
      temporal: (all 1s)

    Level 2:
      spatial: (all 1s)
      temporal: {'K': 2}

    Level 3:
      spatial: (all 1s)
      temporal: {'P': 28, 'Q': 7, 'C': 3, 'K': 2}

  Permutation (per memory level, inner to outer):
    Level 0: S -> Q -> R
    Level 1: 
    Level 2: K
    Level 3: C -> P -> Q -> K

  Tile Sizes (cumulative up to each level):
    Level 0: {'R': 3, 'S': 3, 'Q': 2}
    Level 1: {'R': 3, 'S': 3, 'Q': 2}
    Level 2: {'R': 3, 'S': 3, 'Q': 2, 'K': 2}
    Level 3: {'R': 3, 'S': 3, 'P': 28, 'Q': 14, 'C': 3, 'K': 4}

====================================================================================================
4. DRAM LEVEL ANALYSIS (Level 2 + Level 3)
====================================================================================================

  DRAM Level Factors (Level 2 × Level 3):
    R: 1
    S: 1
    P: 28
    Q: 7
    C: 3
    K: 4
    N: 1

  Reuse Penalty per Tensor (irrelevant DRAM factors):
    Input: irrelevant dims = ['K'], penalty = 4
    Weight: irrelevant dims = ['P', 'Q', 'N'], penalty = 196
    Output: irrelevant dims = ['R', 'S', 'C'], penalty = 3

  Expected Unique Row Activations (simplified):
    For row_aligned: total_tiles = Π(DRAM factors)
    Total DRAM tiles: 2352

====================================================================================================
5. ILP ROW ACTIVATION PREDICTIONS
====================================================================================================

  ILP Predicted Row Activations:
    Input:  1182.0000
    Weight: 330.7501
    Output: 196.0001
    Total:  1708.7502

====================================================================================================
5.1 ILP VARIABLE VALUES
====================================================================================================

  xp[m=3] - Permutation at DRAM level (which dim at which position):
    Position 2: C
    Position 3: P
    Position 5: Q
    Position 6: K

  xb[m=3, s=1] - DRAM temporal bounds:
    R: divisor[0] = 1
    S: divisor[0] = 1
    P: divisor[6] = 28
    Q: divisor[3] = 7
    C: divisor[1] = 3
    K: divisor[1] = 2
    N: divisor[0] = 1

  xr[m=2, m_=3] - Relevant inner loop exists at position p:

    Input:
      Position 0: xr = 0
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Weight:
      Position 0: xr = 0
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Output:
      Position 0: xr = 0
      Position 1: xr = 0
      Position 2: xr = 0
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

  xj[m=2, m_=3] - Dimension j has inner loop for tensor:

    Input (relevant dims: ['R', 'S', 'P', 'Q', 'C', 'N']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 1 (relevant)
      K: xj = 1 (irrelevant)
      N: xj = 0 (relevant)

    Weight (relevant dims: ['R', 'S', 'C', 'K']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 1 (irrelevant)
      Q: xj = 1 (irrelevant)
      C: xj = 1 (relevant)
      K: xj = 1 (relevant)
      N: xj = 0 (irrelevant)

    Output (relevant dims: ['P', 'Q', 'K', 'N']):
      R: xj = 0 (irrelevant)
      S: xj = 0 (irrelevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 0 (irrelevant)
      K: xj = 1 (relevant)
      N: xj = 0 (relevant)

  Manual row_acts_aligned calculation (for verification):
    Input: P=28 × Q=7 × C=3 × K=2 = 1176
    Weight: P=28 × Q=7 × C=3 × K=2 = 1176
    Output: P=28 × Q=7 × K=2 = 392

====================================================================================================
5.2 DETAILED ROW ACTIVATION ILP VARIABLES
====================================================================================================

  ============================================================
  Tensor: Input
  ============================================================

    2. Row Acts (Row-Aligned mode): 1176.0000
       (Π {all dims with xj=1} bound_j)

    4. Outer Irrelevant Product: 4.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 9408.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 1176.0000
       (row_aligned × row_acts_row_aligned)

    8. Input Block Crossing Acts: 4.0000
       (2 × selected_count × reuse_penalty)
       - Selected IBC Count: 2.0000
       - aux_ibc_rp (selected_count × reuse_penalty): 2.0000

    9. Total Row Acts: 1182.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 2.1384
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 53.4611
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Weight
  ============================================================

    2. Row Acts (Row-Aligned mode): 1176.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 1.6875
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 196.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 330.7501
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 330.7501
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 0.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 330.7501
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.5984
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 14.9596
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Output
  ============================================================

    2. Row Acts (Row-Aligned mode): 392.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 196.0000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 1.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 196.0001
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 196.0001
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 0.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 196.0001
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.3546
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 8.8650
        (scaled_acts × activation_latency)

  ============================================================
  Layout Choices
  ============================================================
    Input: row_aligned
    Weight: sequential
    Output: sequential

====================================================================================================
5.5 ADDRESS CALCULATION DETAILS
====================================================================================================

  Buffer Tile (Level 0+1):
    R: 3
    S: 3
    P: 2
    Q: 8
    K: 16

  DRAM Loop Structure (Level 2+3, outer to inner):
    Loops iterate using TILE INDEX (0, 1, 2, ...), NOT element coordinates
    Element coord = tile_index × tile_stride (computed at access time)
    [0] Level 3, K: for tile_idx in range(2)
         tile_stride=32 → elem_coord = tile_idx × 32
    [1] Level 3, Q: for tile_idx in range(7)
         tile_stride=8 → elem_coord = tile_idx × 8
    [2] Level 3, P: for tile_idx in range(28)
         tile_stride=2 → elem_coord = tile_idx × 2
    [3] Level 3, C: for tile_idx in range(3)
         tile_stride=1 → elem_coord = tile_idx × 1
    [4] Level 2, K: for tile_idx in range(2)
         tile_stride=16 → elem_coord = tile_idx × 16

  ======================================================================
  DEBUG: INPUT STRIDE CALCULATION DETAILS
  ======================================================================
    input_loop_order = [(3, 3), (3, 2), (3, 4)]
    input_l3_dims_in_perm = [(3, 3), (3, 2), (3, 4)]
    Level 3 factors: P_l3=28, Q_l3=7, C_l3=3, N_l3=1
    input_aligned_tile_size = 1024
    input_l3_tile_counts = {2: 28, 3: 7, 4: 3, 6: 1}

    Stride calculation process:
      Initial stride = input_aligned_tile_size = 1024

      Step 1: Process dims in permutation (reversed):
        dim=C: stride=1024, count=3
        dim=P: stride=3072, count=28
        dim=Q: stride=86016, count=7

      Step 2: Process remaining dims:
        dim=N: stride=602112, count=1

    Final input_strides from layout_info:
      (L2, P): 29
      (L2, Q): 1
      (L2, C): 841
      (L2, N): 841
      (L3, P): 3072
      (L3, Q): 86016
      (L3, C): 1024
      (L3, N): 602112
  ======================================================================

  Block Configuration:
    block_h: 29 (data layout)
    block_w: 29 (data layout)
    block_size: 841
    num_blocks_h: 2
    num_blocks_w: 2
    row_size (elements): 1024

  Input Access Tile Configuration:
    H_per_tile: 4 (access tile)
    W_per_tile: 10 (access tile)
    C_per_tile: 1
    input_dram_tile_size: 40 bytes
    input_aligned_tile_size: 1024 bytes (row_aligned)
    DRAM factors: P_l3=28, Q_l3=7, C_l3=3, N_l3=1

  Input Address Calculation:
    Layout: row_aligned
    Strides (Level 3 = between DRAM tiles, Level 2 = within tile):
      (L2, P): 29
      (L2, Q): 1
      (L2, C): 841
      (L2, N): 841
      (L3, P): 3072
      (L3, Q): 86016
      (L3, C): 1024
      (L3, N): 602112

  Weight Address Calculation:
    Layout: sequential
    Buffer Tile Size: 144 (K=16 × C=1 × R=3 × S=3)
    Strides:
      (L2, R): 3
      (L2, S): 1
      (L2, C): 9
      (L2, K): 9
      (L3, R): 288
      (L3, S): 288
      (L3, C): 288
      (L3, K): 864

  Output Address Calculation:
    Layout: sequential
    Buffer Tile Size: 256 (N=1 × K=16 × P=2 × Q=8)
    Strides:
      (L2, P): 8
      (L2, Q): 1
      (L2, K): 16
      (L2, N): 16
      (L3, P): 512
      (L3, Q): 14336
      (L3, K): 100352
      (L3, N): 512

  Base Addresses:
    Input:  0x00000000 (Bank 0)
    Weight: 0x01000000 (Bank 1)
    Output: 0x02000000 (Bank 2)

====================================================================================================
6. TRACE GENERATION DETAILS
====================================================================================================

  DRAM Config:
    row_buffer_bytes: 1024
    num_banks: 4
    num_rows: 16384
    element_size: 1
    bank_size: 16777216 bytes (16 MB)

====================================================================================================
6.1 INPUT ADDRESS CALCULATION DEBUG
====================================================================================================

  First 100 Input accesses (detailed):
    idx |   h   w | h_blk w_blk | h_in w_in |   block_base  l2_base   offset |         addr |   row   col
  -----------------------------------------------------------------------------------------------
      0 |   0   0 |     0     0 |    0    0 |            0        0        0 | 0x00000000 |     0     0
      1 |   0   1 |     0     0 |    0    1 |            0        0        1 | 0x00000001 |     0     1
      2 |   0   2 |     0     0 |    0    2 |            0        0        2 | 0x00000002 |     0     2
      3 |   0   3 |     0     0 |    0    3 |            0        0        3 | 0x00000003 |     0     3
      4 |   0   4 |     0     0 |    0    4 |            0        0        4 | 0x00000004 |     0     4
      5 |   0   5 |     0     0 |    0    5 |            0        0        5 | 0x00000005 |     0     5
      6 |   0   6 |     0     0 |    0    6 |            0        0        6 | 0x00000006 |     0     6
      7 |   0   7 |     0     0 |    0    7 |            0        0        7 | 0x00000007 |     0     7
      8 |   0   8 |     0     0 |    0    8 |            0        0        8 | 0x00000008 |     0     8
      9 |   0   9 |     0     0 |    0    9 |            0        0        9 | 0x00000009 |     0     9
     10 |   1   0 |     0     0 |    1    0 |            0        0       29 | 0x0000001D |     0    29
     11 |   1   1 |     0     0 |    1    1 |            0        0       30 | 0x0000001E |     0    30
     12 |   1   2 |     0     0 |    1    2 |            0        0       31 | 0x0000001F |     0    31
     13 |   1   3 |     0     0 |    1    3 |            0        0       32 | 0x00000020 |     0    32
     14 |   1   4 |     0     0 |    1    4 |            0        0       33 | 0x00000021 |     0    33
     15 |   1   5 |     0     0 |    1    5 |            0        0       34 | 0x00000022 |     0    34
     16 |   1   6 |     0     0 |    1    6 |            0        0       35 | 0x00000023 |     0    35
     17 |   1   7 |     0     0 |    1    7 |            0        0       36 | 0x00000024 |     0    36
     18 |   1   8 |     0     0 |    1    8 |            0        0       37 | 0x00000025 |     0    37
     19 |   1   9 |     0     0 |    1    9 |            0        0       38 | 0x00000026 |     0    38
     20 |   2   0 |     0     0 |    2    0 |            0        0       58 | 0x0000003A |     0    58
     21 |   2   1 |     0     0 |    2    1 |            0        0       59 | 0x0000003B |     0    59
     22 |   2   2 |     0     0 |    2    2 |            0        0       60 | 0x0000003C |     0    60
     23 |   2   3 |     0     0 |    2    3 |            0        0       61 | 0x0000003D |     0    61
     24 |   2   4 |     0     0 |    2    4 |            0        0       62 | 0x0000003E |     0    62
     25 |   2   5 |     0     0 |    2    5 |            0        0       63 | 0x0000003F |     0    63
     26 |   2   6 |     0     0 |    2    6 |            0        0       64 | 0x00000040 |     0    64
     27 |   2   7 |     0     0 |    2    7 |            0        0       65 | 0x00000041 |     0    65
     28 |   2   8 |     0     0 |    2    8 |            0        0       66 | 0x00000042 |     0    66
     29 |   2   9 |     0     0 |    2    9 |            0        0       67 | 0x00000043 |     0    67
     30 |   3   0 |     0     0 |    3    0 |            0        0       87 | 0x00000057 |     0    87
     31 |   3   1 |     0     0 |    3    1 |            0        0       88 | 0x00000058 |     0    88
     32 |   3   2 |     0     0 |    3    2 |            0        0       89 | 0x00000059 |     0    89
     33 |   3   3 |     0     0 |    3    3 |            0        0       90 | 0x0000005A |     0    90
     34 |   3   4 |     0     0 |    3    4 |            0        0       91 | 0x0000005B |     0    91
     35 |   3   5 |     0     0 |    3    5 |            0        0       92 | 0x0000005C |     0    92
     36 |   3   6 |     0     0 |    3    6 |            0        0       93 | 0x0000005D |     0    93
     37 |   3   7 |     0     0 |    3    7 |            0        0       94 | 0x0000005E |     0    94
     38 |   3   8 |     0     0 |    3    8 |            0        0       95 | 0x0000005F |     0    95
     39 |   3   9 |     0     0 |    3    9 |            0        0       96 | 0x00000060 |     0    96
     40 |   0   0 |     0     0 |    0    0 |         1024        0        0 | 0x00000400 |     1     0 <-- ROW SWITCH
     41 |   0   1 |     0     0 |    0    1 |         1024        0        1 | 0x00000401 |     1     1
     42 |   0   2 |     0     0 |    0    2 |         1024        0        2 | 0x00000402 |     1     2
     43 |   0   3 |     0     0 |    0    3 |         1024        0        3 | 0x00000403 |     1     3
     44 |   0   4 |     0     0 |    0    4 |         1024        0        4 | 0x00000404 |     1     4
     45 |   0   5 |     0     0 |    0    5 |         1024        0        5 | 0x00000405 |     1     5
     46 |   0   6 |     0     0 |    0    6 |         1024        0        6 | 0x00000406 |     1     6
     47 |   0   7 |     0     0 |    0    7 |         1024        0        7 | 0x00000407 |     1     7
     48 |   0   8 |     0     0 |    0    8 |         1024        0        8 | 0x00000408 |     1     8
     49 |   0   9 |     0     0 |    0    9 |         1024        0        9 | 0x00000409 |     1     9
     50 |   1   0 |     0     0 |    1    0 |         1024        0       29 | 0x0000041D |     1    29
     51 |   1   1 |     0     0 |    1    1 |         1024        0       30 | 0x0000041E |     1    30
     52 |   1   2 |     0     0 |    1    2 |         1024        0       31 | 0x0000041F |     1    31
     53 |   1   3 |     0     0 |    1    3 |         1024        0       32 | 0x00000420 |     1    32
     54 |   1   4 |     0     0 |    1    4 |         1024        0       33 | 0x00000421 |     1    33
     55 |   1   5 |     0     0 |    1    5 |         1024        0       34 | 0x00000422 |     1    34
     56 |   1   6 |     0     0 |    1    6 |         1024        0       35 | 0x00000423 |     1    35
     57 |   1   7 |     0     0 |    1    7 |         1024        0       36 | 0x00000424 |     1    36
     58 |   1   8 |     0     0 |    1    8 |         1024        0       37 | 0x00000425 |     1    37
     59 |   1   9 |     0     0 |    1    9 |         1024        0       38 | 0x00000426 |     1    38
     60 |   2   0 |     0     0 |    2    0 |         1024        0       58 | 0x0000043A |     1    58
     61 |   2   1 |     0     0 |    2    1 |         1024        0       59 | 0x0000043B |     1    59
     62 |   2   2 |     0     0 |    2    2 |         1024        0       60 | 0x0000043C |     1    60
     63 |   2   3 |     0     0 |    2    3 |         1024        0       61 | 0x0000043D |     1    61
     64 |   2   4 |     0     0 |    2    4 |         1024        0       62 | 0x0000043E |     1    62
     65 |   2   5 |     0     0 |    2    5 |         1024        0       63 | 0x0000043F |     1    63
     66 |   2   6 |     0     0 |    2    6 |         1024        0       64 | 0x00000440 |     1    64
     67 |   2   7 |     0     0 |    2    7 |         1024        0       65 | 0x00000441 |     1    65
     68 |   2   8 |     0     0 |    2    8 |         1024        0       66 | 0x00000442 |     1    66
     69 |   2   9 |     0     0 |    2    9 |         1024        0       67 | 0x00000443 |     1    67
     70 |   3   0 |     0     0 |    3    0 |         1024        0       87 | 0x00000457 |     1    87
     71 |   3   1 |     0     0 |    3    1 |         1024        0       88 | 0x00000458 |     1    88
     72 |   3   2 |     0     0 |    3    2 |         1024        0       89 | 0x00000459 |     1    89
     73 |   3   3 |     0     0 |    3    3 |         1024        0       90 | 0x0000045A |     1    90
     74 |   3   4 |     0     0 |    3    4 |         1024        0       91 | 0x0000045B |     1    91
     75 |   3   5 |     0     0 |    3    5 |         1024        0       92 | 0x0000045C |     1    92
     76 |   3   6 |     0     0 |    3    6 |         1024        0       93 | 0x0000045D |     1    93
     77 |   3   7 |     0     0 |    3    7 |         1024        0       94 | 0x0000045E |     1    94
     78 |   3   8 |     0     0 |    3    8 |         1024        0       95 | 0x0000045F |     1    95
     79 |   3   9 |     0     0 |    3    9 |         1024        0       96 | 0x00000460 |     1    96
     80 |   0   0 |     0     0 |    0    0 |         2048        0        0 | 0x00000800 |     2     0 <-- ROW SWITCH
     81 |   0   1 |     0     0 |    0    1 |         2048        0        1 | 0x00000801 |     2     1
     82 |   0   2 |     0     0 |    0    2 |         2048        0        2 | 0x00000802 |     2     2
     83 |   0   3 |     0     0 |    0    3 |         2048        0        3 | 0x00000803 |     2     3
     84 |   0   4 |     0     0 |    0    4 |         2048        0        4 | 0x00000804 |     2     4
     85 |   0   5 |     0     0 |    0    5 |         2048        0        5 | 0x00000805 |     2     5
     86 |   0   6 |     0     0 |    0    6 |         2048        0        6 | 0x00000806 |     2     6
     87 |   0   7 |     0     0 |    0    7 |         2048        0        7 | 0x00000807 |     2     7
     88 |   0   8 |     0     0 |    0    8 |         2048        0        8 | 0x00000808 |     2     8
     89 |   0   9 |     0     0 |    0    9 |         2048        0        9 | 0x00000809 |     2     9
     90 |   1   0 |     0     0 |    1    0 |         2048        0       29 | 0x0000081D |     2    29
     91 |   1   1 |     0     0 |    1    1 |         2048        0       30 | 0x0000081E |     2    30
     92 |   1   2 |     0     0 |    1    2 |         2048        0       31 | 0x0000081F |     2    31
     93 |   1   3 |     0     0 |    1    3 |         2048        0       32 | 0x00000820 |     2    32
     94 |   1   4 |     0     0 |    1    4 |         2048        0       33 | 0x00000821 |     2    33
     95 |   1   5 |     0     0 |    1    5 |         2048        0       34 | 0x00000822 |     2    34
     96 |   1   6 |     0     0 |    1    6 |         2048        0       35 | 0x00000823 |     2    35
     97 |   1   7 |     0     0 |    1    7 |         2048        0       36 | 0x00000824 |     2    36
     98 |   1   8 |     0     0 |    1    8 |         2048        0       37 | 0x00000825 |     2    37
     99 |   1   9 |     0     0 |    1    9 |         2048        0       38 | 0x00000826 |     2    38

  ROW SWITCH ANALYSIS:
    Row switches in first 200 Input accesses: 4

    First 30 row switches:
      idx=40: row 0 -> 1 (h=0, w=0)
      idx=80: row 1 -> 2 (h=0, w=0)
      idx=120: row 2 -> 0 (h=2, w=0)
      idx=160: row 0 -> 1 (h=2, w=0)

  W BOUNDARY CROSSING DEBUG (w=30 or w=31):
     idx |   h   w | w_range    | h_blk w_blk | h_in w_in |   block_base   offset |         addr |   row
  ----------------------------------------------------------------------------------------------------
   10084 |   0  28 | [24,34)    |     0     0 |    0   28 |            0       28 | 0x0000001C |     0
   10085 |   0  29 | [24,34)    |     0     1 |    0    0 |        86016        0 | 0x00015000 |    84 <-- ROW SWITCH
   10094 |   1  28 | [24,34)    |     0     0 |    1   28 |            0       57 | 0x00000039 |     0 <-- ROW SWITCH
   10095 |   1  29 | [24,34)    |     0     1 |    1    0 |        86016       29 | 0x0001501D |    84 <-- ROW SWITCH
   10104 |   2  28 | [24,34)    |     0     0 |    2   28 |            0       86 | 0x00000056 |     0 <-- ROW SWITCH
   10105 |   2  29 | [24,34)    |     0     1 |    2    0 |        86016       58 | 0x0001503A |    84 <-- ROW SWITCH
   10114 |   3  28 | [24,34)    |     0     0 |    3   28 |            0      115 | 0x00000073 |     0 <-- ROW SWITCH
   10115 |   3  29 | [24,34)    |     0     1 |    3    0 |        86016       87 | 0x00015057 |    84 <-- ROW SWITCH
   10124 |   0  28 | [24,34)    |     0     0 |    0   28 |         1024       28 | 0x0000041C |     1 <-- ROW SWITCH
   10125 |   0  29 | [24,34)    |     0     1 |    0    0 |        87040        0 | 0x00015400 |    85 <-- ROW SWITCH
   10134 |   1  28 | [24,34)    |     0     0 |    1   28 |         1024       57 | 0x00000439 |     1 <-- ROW SWITCH
   10135 |   1  29 | [24,34)    |     0     1 |    1    0 |        87040       29 | 0x0001541D |    85 <-- ROW SWITCH
   10144 |   2  28 | [24,34)    |     0     0 |    2   28 |         1024       86 | 0x00000456 |     1 <-- ROW SWITCH
   10145 |   2  29 | [24,34)    |     0     1 |    2    0 |        87040       58 | 0x0001543A |    85 <-- ROW SWITCH
   10154 |   3  28 | [24,34)    |     0     0 |    3   28 |         1024      115 | 0x00000473 |     1 <-- ROW SWITCH
   10155 |   3  29 | [24,34)    |     0     1 |    3    0 |        87040       87 | 0x00015457 |    85 <-- ROW SWITCH
   10164 |   0  28 | [24,34)    |     0     0 |    0   28 |         2048       28 | 0x0000081C |     2 <-- ROW SWITCH
   10165 |   0  29 | [24,34)    |     0     1 |    0    0 |        88064        0 | 0x00015800 |    86 <-- ROW SWITCH
   10174 |   1  28 | [24,34)    |     0     0 |    1   28 |         2048       57 | 0x00000839 |     2 <-- ROW SWITCH
   10175 |   1  29 | [24,34)    |     0     1 |    1    0 |        88064       29 | 0x0001581D |    86 <-- ROW SWITCH
   10184 |   2  28 | [24,34)    |     0     0 |    2   28 |         2048       86 | 0x00000856 |     2 <-- ROW SWITCH
   10185 |   2  29 | [24,34)    |     0     1 |    2    0 |        88064       58 | 0x0001583A |    86 <-- ROW SWITCH
   10194 |   3  28 | [24,34)    |     0     0 |    3   28 |         2048      115 | 0x00000873 |     2 <-- ROW SWITCH
   10195 |   3  29 | [24,34)    |     0     1 |    3    0 |        88064       87 | 0x00015857 |    86 <-- ROW SWITCH
   10204 |   2  28 | [24,34)    |     0     0 |    2   28 |            0       86 | 0x00000056 |     0 <-- ROW SWITCH
   10205 |   2  29 | [24,34)    |     0     1 |    2    0 |        86016       58 | 0x0001503A |    84 <-- ROW SWITCH
   10214 |   3  28 | [24,34)    |     0     0 |    3   28 |            0      115 | 0x00000073 |     0 <-- ROW SWITCH
   10215 |   3  29 | [24,34)    |     0     1 |    3    0 |        86016       87 | 0x00015057 |    84 <-- ROW SWITCH
   10224 |   4  28 | [24,34)    |     0     0 |    4   28 |            0      144 | 0x00000090 |     0 <-- ROW SWITCH
   10225 |   4  29 | [24,34)    |     0     1 |    4    0 |        86016      116 | 0x00015074 |    84 <-- ROW SWITCH
   10234 |   5  28 | [24,34)    |     0     0 |    5   28 |            0      173 | 0x000000AD |     0 <-- ROW SWITCH
   10235 |   5  29 | [24,34)    |     0     1 |    5    0 |        86016      145 | 0x00015091 |    84 <-- ROW SWITCH
   10244 |   2  28 | [24,34)    |     0     0 |    2   28 |         1024       86 | 0x00000456 |     1 <-- ROW SWITCH
   10245 |   2  29 | [24,34)    |     0     1 |    2    0 |        87040       58 | 0x0001543A |    85 <-- ROW SWITCH
   10254 |   3  28 | [24,34)    |     0     0 |    3   28 |         1024      115 | 0x00000473 |     1 <-- ROW SWITCH
   10255 |   3  29 | [24,34)    |     0     1 |    3    0 |        87040       87 | 0x00015457 |    85 <-- ROW SWITCH
   10264 |   4  28 | [24,34)    |     0     0 |    4   28 |         1024      144 | 0x00000490 |     1 <-- ROW SWITCH
   10265 |   4  29 | [24,34)    |     0     1 |    4    0 |        87040      116 | 0x00015474 |    85 <-- ROW SWITCH
   10274 |   5  28 | [24,34)    |     0     0 |    5   28 |         1024      173 | 0x000004AD |     1 <-- ROW SWITCH
   10275 |   5  29 | [24,34)    |     0     1 |    5    0 |        87040      145 | 0x00015491 |    85 <-- ROW SWITCH
   10284 |   2  28 | [24,34)    |     0     0 |    2   28 |         2048       86 | 0x00000856 |     2 <-- ROW SWITCH
   10285 |   2  29 | [24,34)    |     0     1 |    2    0 |        88064       58 | 0x0001583A |    86 <-- ROW SWITCH
   10294 |   3  28 | [24,34)    |     0     0 |    3   28 |         2048      115 | 0x00000873 |     2 <-- ROW SWITCH
   10295 |   3  29 | [24,34)    |     0     1 |    3    0 |        88064       87 | 0x00015857 |    86 <-- ROW SWITCH
   10304 |   4  28 | [24,34)    |     0     0 |    4   28 |         2048      144 | 0x00000890 |     2 <-- ROW SWITCH
   10305 |   4  29 | [24,34)    |     0     1 |    4    0 |        88064      116 | 0x00015874 |    86 <-- ROW SWITCH
   10314 |   5  28 | [24,34)    |     0     0 |    5   28 |         2048      173 | 0x000008AD |     2 <-- ROW SWITCH
   10315 |   5  29 | [24,34)    |     0     1 |    5    0 |        88064      145 | 0x00015891 |    86 <-- ROW SWITCH
   10324 |   4  28 | [24,34)    |     0     0 |    4   28 |            0      144 | 0x00000090 |     0 <-- ROW SWITCH
   10325 |   4  29 | [24,34)    |     0     1 |    4    0 |        86016      116 | 0x00015074 |    84 <-- ROW SWITCH

  Trace Statistics:
    Total trace lines: 987840

  Input (Bank 0):
    Total accesses: 47040
    Unique addresses: 10092
    Unique rows: 12
    Rows accessed: [0, 1, 2, 3, 4, 5, 84, 85, 86, 87, 88, 89]
    Row activations (switches): 2424
    Row visit pattern:
      Row 0: activated 202 times
      Row 1: activated 202 times
      Row 2: activated 202 times
      Row 3: activated 202 times
      Row 4: activated 202 times
      Row 5: activated 202 times
      Row 84: activated 202 times
      Row 85: activated 202 times
      Row 86: activated 202 times
      Row 87: activated 202 times
      Row 88: activated 202 times
      Row 89: activated 202 times

  Weight (Bank 1):
    Total accesses: 338688
    Unique addresses: 1728
    Unique rows: 2
    Rows accessed: [0, 1]
    Row activations (switches): 392
    Row visit pattern:
      Row 0: activated 196 times
      Row 1: activated 196 times

  Output (Bank 2):
    Total accesses: 602112
    Unique addresses: 200704
    Unique rows: 196
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195]
    Row activations (switches): 196
    Row visit pattern:
      Row 0: activated 1 times
      Row 1: activated 1 times
      Row 2: activated 1 times
      Row 3: activated 1 times
      Row 4: activated 1 times
      Row 5: activated 1 times
      Row 6: activated 1 times
      Row 7: activated 1 times
      Row 8: activated 1 times
      Row 9: activated 1 times
      Row 10: activated 1 times
      Row 11: activated 1 times
      Row 12: activated 1 times
      Row 13: activated 1 times
      Row 14: activated 1 times
      Row 15: activated 1 times
      Row 16: activated 1 times
      Row 17: activated 1 times
      Row 18: activated 1 times
      Row 19: activated 1 times
      Row 20: activated 1 times
      Row 21: activated 1 times
      Row 22: activated 1 times
      Row 23: activated 1 times
      Row 24: activated 1 times
      Row 25: activated 1 times
      Row 26: activated 1 times
      Row 27: activated 1 times
      Row 28: activated 1 times
      Row 29: activated 1 times
      Row 30: activated 1 times
      Row 31: activated 1 times
      Row 32: activated 1 times
      Row 33: activated 1 times
      Row 34: activated 1 times
      Row 35: activated 1 times
      Row 36: activated 1 times
      Row 37: activated 1 times
      Row 38: activated 1 times
      Row 39: activated 1 times
      Row 40: activated 1 times
      Row 41: activated 1 times
      Row 42: activated 1 times
      Row 43: activated 1 times
      Row 44: activated 1 times
      Row 45: activated 1 times
      Row 46: activated 1 times
      Row 47: activated 1 times
      Row 48: activated 1 times
      Row 49: activated 1 times
      Row 50: activated 1 times
      Row 51: activated 1 times
      Row 52: activated 1 times
      Row 53: activated 1 times
      Row 54: activated 1 times
      Row 55: activated 1 times
      Row 56: activated 1 times
      Row 57: activated 1 times
      Row 58: activated 1 times
      Row 59: activated 1 times
      Row 60: activated 1 times
      Row 61: activated 1 times
      Row 62: activated 1 times
      Row 63: activated 1 times
      Row 64: activated 1 times
      Row 65: activated 1 times
      Row 66: activated 1 times
      Row 67: activated 1 times
      Row 68: activated 1 times
      Row 69: activated 1 times
      Row 70: activated 1 times
      Row 71: activated 1 times
      Row 72: activated 1 times
      Row 73: activated 1 times
      Row 74: activated 1 times
      Row 75: activated 1 times
      Row 76: activated 1 times
      Row 77: activated 1 times
      Row 78: activated 1 times
      Row 79: activated 1 times
      Row 80: activated 1 times
      Row 81: activated 1 times
      Row 82: activated 1 times
      Row 83: activated 1 times
      Row 84: activated 1 times
      Row 85: activated 1 times
      Row 86: activated 1 times
      Row 87: activated 1 times
      Row 88: activated 1 times
      Row 89: activated 1 times
      Row 90: activated 1 times
      Row 91: activated 1 times
      Row 92: activated 1 times
      Row 93: activated 1 times
      Row 94: activated 1 times
      Row 95: activated 1 times
      Row 96: activated 1 times
      Row 97: activated 1 times
      Row 98: activated 1 times
      Row 99: activated 1 times
      Row 100: activated 1 times
      Row 101: activated 1 times
      Row 102: activated 1 times
      Row 103: activated 1 times
      Row 104: activated 1 times
      Row 105: activated 1 times
      Row 106: activated 1 times
      Row 107: activated 1 times
      Row 108: activated 1 times
      Row 109: activated 1 times
      Row 110: activated 1 times
      Row 111: activated 1 times
      Row 112: activated 1 times
      Row 113: activated 1 times
      Row 114: activated 1 times
      Row 115: activated 1 times
      Row 116: activated 1 times
      Row 117: activated 1 times
      Row 118: activated 1 times
      Row 119: activated 1 times
      Row 120: activated 1 times
      Row 121: activated 1 times
      Row 122: activated 1 times
      Row 123: activated 1 times
      Row 124: activated 1 times
      Row 125: activated 1 times
      Row 126: activated 1 times
      Row 127: activated 1 times
      Row 128: activated 1 times
      Row 129: activated 1 times
      Row 130: activated 1 times
      Row 131: activated 1 times
      Row 132: activated 1 times
      Row 133: activated 1 times
      Row 134: activated 1 times
      Row 135: activated 1 times
      Row 136: activated 1 times
      Row 137: activated 1 times
      Row 138: activated 1 times
      Row 139: activated 1 times
      Row 140: activated 1 times
      Row 141: activated 1 times
      Row 142: activated 1 times
      Row 143: activated 1 times
      Row 144: activated 1 times
      Row 145: activated 1 times
      Row 146: activated 1 times
      Row 147: activated 1 times
      Row 148: activated 1 times
      Row 149: activated 1 times
      Row 150: activated 1 times
      Row 151: activated 1 times
      Row 152: activated 1 times
      Row 153: activated 1 times
      Row 154: activated 1 times
      Row 155: activated 1 times
      Row 156: activated 1 times
      Row 157: activated 1 times
      Row 158: activated 1 times
      Row 159: activated 1 times
      Row 160: activated 1 times
      Row 161: activated 1 times
      Row 162: activated 1 times
      Row 163: activated 1 times
      Row 164: activated 1 times
      Row 165: activated 1 times
      Row 166: activated 1 times
      Row 167: activated 1 times
      Row 168: activated 1 times
      Row 169: activated 1 times
      Row 170: activated 1 times
      Row 171: activated 1 times
      Row 172: activated 1 times
      Row 173: activated 1 times
      Row 174: activated 1 times
      Row 175: activated 1 times
      Row 176: activated 1 times
      Row 177: activated 1 times
      Row 178: activated 1 times
      Row 179: activated 1 times
      Row 180: activated 1 times
      Row 181: activated 1 times
      Row 182: activated 1 times
      Row 183: activated 1 times
      Row 184: activated 1 times
      Row 185: activated 1 times
      Row 186: activated 1 times
      Row 187: activated 1 times
      Row 188: activated 1 times
      Row 189: activated 1 times
      Row 190: activated 1 times
      Row 191: activated 1 times
      Row 192: activated 1 times
      Row 193: activated 1 times
      Row 194: activated 1 times
      Row 195: activated 1 times

====================================================================================================
7. SAMPLE TRACE ENTRIES (First 100)
====================================================================================================
     0: LD 0x00000000 -> Input  Row=  0 Col=   0 <-- NEW ROW
     1: LD 0x00000001 -> Input  Row=  0 Col=   1
     2: LD 0x00000002 -> Input  Row=  0 Col=   2
     3: LD 0x00000003 -> Input  Row=  0 Col=   3
     4: LD 0x00000004 -> Input  Row=  0 Col=   4
     5: LD 0x00000005 -> Input  Row=  0 Col=   5
     6: LD 0x00000006 -> Input  Row=  0 Col=   6
     7: LD 0x00000007 -> Input  Row=  0 Col=   7
     8: LD 0x00000008 -> Input  Row=  0 Col=   8
     9: LD 0x00000009 -> Input  Row=  0 Col=   9
    10: LD 0x0000001D -> Input  Row=  0 Col=  29
    11: LD 0x0000001E -> Input  Row=  0 Col=  30
    12: LD 0x0000001F -> Input  Row=  0 Col=  31
    13: LD 0x00000020 -> Input  Row=  0 Col=  32
    14: LD 0x00000021 -> Input  Row=  0 Col=  33
    15: LD 0x00000022 -> Input  Row=  0 Col=  34
    16: LD 0x00000023 -> Input  Row=  0 Col=  35
    17: LD 0x00000024 -> Input  Row=  0 Col=  36
    18: LD 0x00000025 -> Input  Row=  0 Col=  37
    19: LD 0x00000026 -> Input  Row=  0 Col=  38
    20: LD 0x0000003A -> Input  Row=  0 Col=  58
    21: LD 0x0000003B -> Input  Row=  0 Col=  59
    22: LD 0x0000003C -> Input  Row=  0 Col=  60
    23: LD 0x0000003D -> Input  Row=  0 Col=  61
    24: LD 0x0000003E -> Input  Row=  0 Col=  62
    25: LD 0x0000003F -> Input  Row=  0 Col=  63
    26: LD 0x00000040 -> Input  Row=  0 Col=  64
    27: LD 0x00000041 -> Input  Row=  0 Col=  65
    28: LD 0x00000042 -> Input  Row=  0 Col=  66
    29: LD 0x00000043 -> Input  Row=  0 Col=  67
    30: LD 0x00000057 -> Input  Row=  0 Col=  87
    31: LD 0x00000058 -> Input  Row=  0 Col=  88
    32: LD 0x00000059 -> Input  Row=  0 Col=  89
    33: LD 0x0000005A -> Input  Row=  0 Col=  90
    34: LD 0x0000005B -> Input  Row=  0 Col=  91
    35: LD 0x0000005C -> Input  Row=  0 Col=  92
    36: LD 0x0000005D -> Input  Row=  0 Col=  93
    37: LD 0x0000005E -> Input  Row=  0 Col=  94
    38: LD 0x0000005F -> Input  Row=  0 Col=  95
    39: LD 0x00000060 -> Input  Row=  0 Col=  96
    40: LD 0x01000000 -> Weight Row=  0 Col=   0 <-- NEW ROW
    41: LD 0x01000001 -> Weight Row=  0 Col=   1
    42: LD 0x01000002 -> Weight Row=  0 Col=   2
    43: LD 0x01000003 -> Weight Row=  0 Col=   3
    44: LD 0x01000004 -> Weight Row=  0 Col=   4
    45: LD 0x01000005 -> Weight Row=  0 Col=   5
    46: LD 0x01000006 -> Weight Row=  0 Col=   6
    47: LD 0x01000007 -> Weight Row=  0 Col=   7
    48: LD 0x01000008 -> Weight Row=  0 Col=   8
    49: LD 0x01000009 -> Weight Row=  0 Col=   9
    50: LD 0x0100000A -> Weight Row=  0 Col=  10
    51: LD 0x0100000B -> Weight Row=  0 Col=  11
    52: LD 0x0100000C -> Weight Row=  0 Col=  12
    53: LD 0x0100000D -> Weight Row=  0 Col=  13
    54: LD 0x0100000E -> Weight Row=  0 Col=  14
    55: LD 0x0100000F -> Weight Row=  0 Col=  15
    56: LD 0x01000010 -> Weight Row=  0 Col=  16
    57: LD 0x01000011 -> Weight Row=  0 Col=  17
    58: LD 0x01000012 -> Weight Row=  0 Col=  18
    59: LD 0x01000013 -> Weight Row=  0 Col=  19
    60: LD 0x01000014 -> Weight Row=  0 Col=  20
    61: LD 0x01000015 -> Weight Row=  0 Col=  21
    62: LD 0x01000016 -> Weight Row=  0 Col=  22
    63: LD 0x01000017 -> Weight Row=  0 Col=  23
    64: LD 0x01000018 -> Weight Row=  0 Col=  24
    65: LD 0x01000019 -> Weight Row=  0 Col=  25
    66: LD 0x0100001A -> Weight Row=  0 Col=  26
    67: LD 0x0100001B -> Weight Row=  0 Col=  27
    68: LD 0x0100001C -> Weight Row=  0 Col=  28
    69: LD 0x0100001D -> Weight Row=  0 Col=  29
    70: LD 0x0100001E -> Weight Row=  0 Col=  30
    71: LD 0x0100001F -> Weight Row=  0 Col=  31
    72: LD 0x01000020 -> Weight Row=  0 Col=  32
    73: LD 0x01000021 -> Weight Row=  0 Col=  33
    74: LD 0x01000022 -> Weight Row=  0 Col=  34
    75: LD 0x01000023 -> Weight Row=  0 Col=  35
    76: LD 0x01000024 -> Weight Row=  0 Col=  36
    77: LD 0x01000025 -> Weight Row=  0 Col=  37
    78: LD 0x01000026 -> Weight Row=  0 Col=  38
    79: LD 0x01000027 -> Weight Row=  0 Col=  39
    80: LD 0x01000028 -> Weight Row=  0 Col=  40
    81: LD 0x01000029 -> Weight Row=  0 Col=  41
    82: LD 0x0100002A -> Weight Row=  0 Col=  42
    83: LD 0x0100002B -> Weight Row=  0 Col=  43
    84: LD 0x0100002C -> Weight Row=  0 Col=  44
    85: LD 0x0100002D -> Weight Row=  0 Col=  45
    86: LD 0x0100002E -> Weight Row=  0 Col=  46
    87: LD 0x0100002F -> Weight Row=  0 Col=  47
    88: LD 0x01000030 -> Weight Row=  0 Col=  48
    89: LD 0x01000031 -> Weight Row=  0 Col=  49
    90: LD 0x01000032 -> Weight Row=  0 Col=  50
    91: LD 0x01000033 -> Weight Row=  0 Col=  51
    92: LD 0x01000034 -> Weight Row=  0 Col=  52
    93: LD 0x01000035 -> Weight Row=  0 Col=  53
    94: LD 0x01000036 -> Weight Row=  0 Col=  54
    95: LD 0x01000037 -> Weight Row=  0 Col=  55
    96: LD 0x01000038 -> Weight Row=  0 Col=  56
    97: LD 0x01000039 -> Weight Row=  0 Col=  57
    98: LD 0x0100003A -> Weight Row=  0 Col=  58
    99: LD 0x0100003B -> Weight Row=  0 Col=  59

====================================================================================================
8. DISCREPANCY ANALYSIS
====================================================================================================

  Comparison:
  Tensor     ILP             Trace           Ratio (Trace/ILP)   
  ------------------------------------------------------------
  Input      1182.00         2424            2.05                
  Weight     330.75          392             1.19                
  Output     196.00          196             1.00                

  Key Observations:
    - ILP computes row_acts based on DRAM level tiling factors
    - Trace counts actual row switches during execution
    - The large discrepancy suggests:
      1. ILP model may only consider Level 3 factors, not Level 2+3
      2. Or trace generator iterates both Level 2 and Level 3 loops
      3. Or the formula for row_aligned mode is incorrect