make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_hdmi2usb-hdmi2usbsoc-atlys.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "atlys_hdmi2usb-hdmi2usbsoc-atlys.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22203: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22296: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22305: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22366: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22402: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22520: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22551: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22579: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22610: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22638: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22669: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22697: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22728: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22756: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22787: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22815: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22846: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22874: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22905: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22933: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22964: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22992: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23023: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23051: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23082: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23110: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23141: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23169: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23200: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23228: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23259: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23287: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23318: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23346: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23377: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23405: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23436: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23464: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23490: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23692: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23760: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23779: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23798: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23822: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23847: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23866: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23885: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23909: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23934: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23953: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23972: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23996: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24116: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24184: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24203: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24222: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24246: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24271: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24290: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24309: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24333: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24358: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24377: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24396: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24420: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24544: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24564: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24631: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24663: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24700: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24732: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24769: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24801: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24878: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24909: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24941: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24978: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25010: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25047: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25079: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25188: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 108: Using initial value of hdmi2usbsoc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 121: Using initial value of hdmi2usbsoc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 140: Using initial value of hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 201: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 224: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 248: Using initial value of hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 276: Using initial value of hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 280: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 316: Using initial value of hdmi2usbsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 506: Using initial value of hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 522: Using initial value of hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 655: Using initial value of hdmi2usbsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 694: Using initial value of hdmi2usbsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 733: Using initial value of hdmi2usbsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 772: Using initial value of hdmi2usbsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 811: Using initial value of hdmi2usbsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 850: Using initial value of hdmi2usbsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 889: Using initial value of hdmi2usbsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 928: Using initial value of hdmi2usbsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 948: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 965: Using initial value of hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 980: Using initial value of hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 981: Using initial value of hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 982: Using initial value of hdmi2usbsoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 983: Using initial value of hdmi2usbsoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 984: Using initial value of hdmi2usbsoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1098: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1101: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1124: Using initial value of hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1129: Using initial value of hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1215: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1243: Using initial value of hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1248: Using initial value of hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1334: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1362: Using initial value of hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1367: Using initial value of hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1453: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1590: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1860: Using initial value of hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1926: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1929: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1952: Using initial value of hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1957: Using initial value of hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2043: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2071: Using initial value of hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2076: Using initial value of hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2162: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2190: Using initial value of hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2195: Using initial value of hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2281: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2418: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2688: Using initial value of hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2704: Using initial value of interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2705: Using initial value of interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2794: Using initial value of hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2937: Using initial value of hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2940: Using initial value of hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2955: Using initial value of hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2958: Using initial value of hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2988: Using initial value of hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3205: Using initial value of hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3223: Using initial value of interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3224: Using initial value of interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3306: Using initial value of hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3455: Using initial value of hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3663: Using initial value of hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3690: Using initial value of lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3691: Using initial value of lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3707: Using initial value of encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3727: Using initial value of encoder_reader_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3852: Using initial value of syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3928: Using initial value of encoder_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3951: Using initial value of encoder_nbytes_clear_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4008: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4011: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22244: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22443: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5580: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5742: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5743: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5746: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5747: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5803: Assignment to hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 5818: Assignment to hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7487: Assignment to interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7488: Assignment to interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7489: Assignment to lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7491: Assignment to interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7492: Assignment to interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7589: Assignment to interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7590: Assignment to interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7639: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7644: Assignment to hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7714: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7805: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7806: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7808: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7809: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7824: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 7826: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8182: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8207: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8213: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8215: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8228: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8229: Assignment to hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8230: Assignment to hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8285: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8299: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8324: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8483: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8484: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8486: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8487: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8502: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8504: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8860: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8885: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8891: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8893: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8906: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8907: Assignment to hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8908: Assignment to hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8963: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8977: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9002: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9135: Assignment to hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9136: Assignment to hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9137: Assignment to hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9138: Assignment to hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9168: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9169: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9280: Assignment to hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9282: Assignment to hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9294: Assignment to hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9295: Assignment to hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9296: Assignment to hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9297: Assignment to hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9483: Assignment to hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9484: Assignment to hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9485: Assignment to hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9486: Assignment to hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9490: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9491: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9721: Assignment to hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9723: Assignment to hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9735: Assignment to hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9736: Assignment to hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9737: Assignment to hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9738: Assignment to hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9834: Result of 29-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9840: Assignment to encoder_reader_reader_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9880: Assignment to encoder_reader_converter_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9887: Assignment to encoder_reader_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10189: Assignment to encoder_ycbcr422to444_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10190: Assignment to encoder_ycbcr422to444_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10191: Assignment to encoder_ycbcr422to444_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10199: Assignment to encoder_syncfifo_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10285: Assignment to hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10286: Assignment to hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10290: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10324: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10325: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10327: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10328: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10329: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10335: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10336: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10339: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10342: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10343: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10349: Assignment to hdmi2usbsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10350: Assignment to hdmi2usbsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10363: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10364: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10375: Assignment to hdmi2usbsoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10376: Assignment to hdmi2usbsoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10377: Assignment to hdmi2usbsoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10378: Assignment to hdmi2usbsoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10379: Assignment to hdmi2usbsoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10380: Assignment to hdmi2usbsoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10381: Assignment to hdmi2usbsoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10382: Assignment to hdmi2usbsoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10383: Assignment to hdmi2usbsoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10384: Assignment to hdmi2usbsoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10385: Assignment to hdmi2usbsoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10386: Assignment to hdmi2usbsoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10387: Assignment to hdmi2usbsoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10388: Assignment to hdmi2usbsoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10389: Assignment to hdmi2usbsoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10390: Assignment to hdmi2usbsoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10402: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10403: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10404: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10405: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10406: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10407: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10408: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10409: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10433: Assignment to hdmi2usbsoc_bank2_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10434: Assignment to hdmi2usbsoc_bank2_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10448: Assignment to hdmi2usbsoc_bank3_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10449: Assignment to hdmi2usbsoc_bank3_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10450: Assignment to hdmi2usbsoc_bank3_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10451: Assignment to hdmi2usbsoc_bank3_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10452: Assignment to hdmi2usbsoc_bank3_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10453: Assignment to hdmi2usbsoc_bank3_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10454: Assignment to hdmi2usbsoc_bank3_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10455: Assignment to hdmi2usbsoc_bank3_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10456: Assignment to hdmi2usbsoc_bank3_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10457: Assignment to hdmi2usbsoc_bank3_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10458: Assignment to hdmi2usbsoc_bank3_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10459: Assignment to hdmi2usbsoc_bank3_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10460: Assignment to hdmi2usbsoc_bank3_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10461: Assignment to hdmi2usbsoc_bank3_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10462: Assignment to hdmi2usbsoc_bank3_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10463: Assignment to hdmi2usbsoc_bank3_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10464: Assignment to hdmi2usbsoc_bank3_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10465: Assignment to hdmi2usbsoc_bank3_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10466: Assignment to hdmi2usbsoc_bank3_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10467: Assignment to hdmi2usbsoc_bank3_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10468: Assignment to hdmi2usbsoc_bank3_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10469: Assignment to hdmi2usbsoc_bank3_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10470: Assignment to hdmi2usbsoc_bank3_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10471: Assignment to hdmi2usbsoc_bank3_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10472: Assignment to hdmi2usbsoc_bank3_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10473: Assignment to hdmi2usbsoc_bank3_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10474: Assignment to hdmi2usbsoc_bank3_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10475: Assignment to hdmi2usbsoc_bank3_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10476: Assignment to hdmi2usbsoc_bank3_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10477: Assignment to hdmi2usbsoc_bank3_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10478: Assignment to hdmi2usbsoc_bank3_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10479: Assignment to hdmi2usbsoc_bank3_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10480: Assignment to hdmi2usbsoc_bank3_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10481: Assignment to hdmi2usbsoc_bank3_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10482: Assignment to hdmi2usbsoc_bank3_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10483: Assignment to hdmi2usbsoc_bank3_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10484: Assignment to hdmi2usbsoc_bank3_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10485: Assignment to hdmi2usbsoc_bank3_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10486: Assignment to hdmi2usbsoc_bank3_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10487: Assignment to hdmi2usbsoc_bank3_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10526: Assignment to hdmi2usbsoc_bank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10527: Assignment to hdmi2usbsoc_bank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10532: Assignment to hdmi2usbsoc_bank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10533: Assignment to hdmi2usbsoc_bank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10536: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10537: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10538: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10539: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10544: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10546: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10548: Assignment to hdmi2usbsoc_bank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10549: Assignment to hdmi2usbsoc_bank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10552: Assignment to hdmi2usbsoc_bank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10553: Assignment to hdmi2usbsoc_bank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10554: Assignment to hdmi2usbsoc_bank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10555: Assignment to hdmi2usbsoc_bank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10556: Assignment to hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10558: Assignment to hdmi2usbsoc_bank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10559: Assignment to hdmi2usbsoc_bank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10560: Assignment to hdmi2usbsoc_bank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10561: Assignment to hdmi2usbsoc_bank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10562: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10564: Assignment to hdmi2usbsoc_bank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10565: Assignment to hdmi2usbsoc_bank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10566: Assignment to hdmi2usbsoc_bank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10567: Assignment to hdmi2usbsoc_bank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10568: Assignment to hdmi2usbsoc_bank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10569: Assignment to hdmi2usbsoc_bank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10572: Assignment to hdmi2usbsoc_bank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10573: Assignment to hdmi2usbsoc_bank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10574: Assignment to hdmi2usbsoc_bank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10575: Assignment to hdmi2usbsoc_bank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10576: Assignment to hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10578: Assignment to hdmi2usbsoc_bank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10579: Assignment to hdmi2usbsoc_bank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10580: Assignment to hdmi2usbsoc_bank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10581: Assignment to hdmi2usbsoc_bank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10582: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10584: Assignment to hdmi2usbsoc_bank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10585: Assignment to hdmi2usbsoc_bank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10586: Assignment to hdmi2usbsoc_bank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10587: Assignment to hdmi2usbsoc_bank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10588: Assignment to hdmi2usbsoc_bank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10589: Assignment to hdmi2usbsoc_bank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10592: Assignment to hdmi2usbsoc_bank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10593: Assignment to hdmi2usbsoc_bank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10594: Assignment to hdmi2usbsoc_bank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10595: Assignment to hdmi2usbsoc_bank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10596: Assignment to hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10598: Assignment to hdmi2usbsoc_bank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10599: Assignment to hdmi2usbsoc_bank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10600: Assignment to hdmi2usbsoc_bank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10601: Assignment to hdmi2usbsoc_bank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10602: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10604: Assignment to hdmi2usbsoc_bank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10605: Assignment to hdmi2usbsoc_bank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10606: Assignment to hdmi2usbsoc_bank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10607: Assignment to hdmi2usbsoc_bank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10608: Assignment to hdmi2usbsoc_bank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10609: Assignment to hdmi2usbsoc_bank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10610: Assignment to hdmi2usbsoc_bank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10611: Assignment to hdmi2usbsoc_bank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10612: Assignment to hdmi2usbsoc_bank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10613: Assignment to hdmi2usbsoc_bank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10614: Assignment to hdmi2usbsoc_bank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10615: Assignment to hdmi2usbsoc_bank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10616: Assignment to hdmi2usbsoc_bank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10617: Assignment to hdmi2usbsoc_bank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10618: Assignment to hdmi2usbsoc_bank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10619: Assignment to hdmi2usbsoc_bank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10620: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10650: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10651: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10700: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10707: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10714: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10735: Assignment to hdmi2usbsoc_bank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10736: Assignment to hdmi2usbsoc_bank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10741: Assignment to hdmi2usbsoc_bank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10742: Assignment to hdmi2usbsoc_bank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10745: Assignment to hdmi2usbsoc_bank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10746: Assignment to hdmi2usbsoc_bank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10747: Assignment to hdmi2usbsoc_bank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10748: Assignment to hdmi2usbsoc_bank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10753: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10755: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10757: Assignment to hdmi2usbsoc_bank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10758: Assignment to hdmi2usbsoc_bank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10761: Assignment to hdmi2usbsoc_bank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10762: Assignment to hdmi2usbsoc_bank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10763: Assignment to hdmi2usbsoc_bank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10764: Assignment to hdmi2usbsoc_bank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10765: Assignment to hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10767: Assignment to hdmi2usbsoc_bank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10768: Assignment to hdmi2usbsoc_bank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10769: Assignment to hdmi2usbsoc_bank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10770: Assignment to hdmi2usbsoc_bank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10771: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10773: Assignment to hdmi2usbsoc_bank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10774: Assignment to hdmi2usbsoc_bank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10775: Assignment to hdmi2usbsoc_bank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10776: Assignment to hdmi2usbsoc_bank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10777: Assignment to hdmi2usbsoc_bank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10778: Assignment to hdmi2usbsoc_bank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10781: Assignment to hdmi2usbsoc_bank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10782: Assignment to hdmi2usbsoc_bank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10783: Assignment to hdmi2usbsoc_bank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10784: Assignment to hdmi2usbsoc_bank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10785: Assignment to hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10787: Assignment to hdmi2usbsoc_bank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10788: Assignment to hdmi2usbsoc_bank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10789: Assignment to hdmi2usbsoc_bank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10790: Assignment to hdmi2usbsoc_bank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10791: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10793: Assignment to hdmi2usbsoc_bank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10794: Assignment to hdmi2usbsoc_bank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10795: Assignment to hdmi2usbsoc_bank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10796: Assignment to hdmi2usbsoc_bank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10797: Assignment to hdmi2usbsoc_bank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10798: Assignment to hdmi2usbsoc_bank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10801: Assignment to hdmi2usbsoc_bank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10802: Assignment to hdmi2usbsoc_bank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10803: Assignment to hdmi2usbsoc_bank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10804: Assignment to hdmi2usbsoc_bank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10805: Assignment to hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10807: Assignment to hdmi2usbsoc_bank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10808: Assignment to hdmi2usbsoc_bank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10809: Assignment to hdmi2usbsoc_bank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10810: Assignment to hdmi2usbsoc_bank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10811: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10813: Assignment to hdmi2usbsoc_bank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10814: Assignment to hdmi2usbsoc_bank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10815: Assignment to hdmi2usbsoc_bank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10816: Assignment to hdmi2usbsoc_bank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10817: Assignment to hdmi2usbsoc_bank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10818: Assignment to hdmi2usbsoc_bank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10819: Assignment to hdmi2usbsoc_bank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10820: Assignment to hdmi2usbsoc_bank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10821: Assignment to hdmi2usbsoc_bank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10822: Assignment to hdmi2usbsoc_bank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10823: Assignment to hdmi2usbsoc_bank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10824: Assignment to hdmi2usbsoc_bank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10825: Assignment to hdmi2usbsoc_bank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10826: Assignment to hdmi2usbsoc_bank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10827: Assignment to hdmi2usbsoc_bank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10828: Assignment to hdmi2usbsoc_bank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10829: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10859: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10860: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10909: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10916: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10923: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10929: Assignment to hdmi2usbsoc_bank6_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10930: Assignment to hdmi2usbsoc_bank6_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10985: Assignment to hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10987: Assignment to hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10989: Assignment to hdmi2usbsoc_bank6_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10990: Assignment to hdmi2usbsoc_bank6_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10995: Assignment to hdmi2usbsoc_bank6_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10996: Assignment to hdmi2usbsoc_bank6_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10997: Assignment to hdmi2usbsoc_bank6_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10998: Assignment to hdmi2usbsoc_bank6_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11003: Assignment to hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11005: Assignment to hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11007: Assignment to hdmi2usbsoc_bank6_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11008: Assignment to hdmi2usbsoc_bank6_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11016: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11019: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11022: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11025: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11042: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11047: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11117: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11120: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11123: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11126: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11143: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11148: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11150: Assignment to hdmi2usbsoc_bank8_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11151: Assignment to hdmi2usbsoc_bank8_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11152: Assignment to hdmi2usbsoc_bank8_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11153: Assignment to hdmi2usbsoc_bank8_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11154: Assignment to hdmi2usbsoc_bank8_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11155: Assignment to hdmi2usbsoc_bank8_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11156: Assignment to hdmi2usbsoc_bank8_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11157: Assignment to hdmi2usbsoc_bank8_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11158: Assignment to hdmi2usbsoc_bank8_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11159: Assignment to hdmi2usbsoc_bank8_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11160: Assignment to hdmi2usbsoc_bank8_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11161: Assignment to hdmi2usbsoc_bank8_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11162: Assignment to hdmi2usbsoc_bank8_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11163: Assignment to hdmi2usbsoc_bank8_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11164: Assignment to hdmi2usbsoc_bank8_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11165: Assignment to hdmi2usbsoc_bank8_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11166: Assignment to hdmi2usbsoc_bank8_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11167: Assignment to hdmi2usbsoc_bank8_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11168: Assignment to hdmi2usbsoc_bank8_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11169: Assignment to hdmi2usbsoc_bank8_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11181: Assignment to hdmi2usbsoc_bank9_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11182: Assignment to hdmi2usbsoc_bank9_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11183: Assignment to hdmi2usbsoc_bank9_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11184: Assignment to hdmi2usbsoc_bank9_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11185: Assignment to hdmi2usbsoc_bank9_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11186: Assignment to hdmi2usbsoc_bank9_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11187: Assignment to hdmi2usbsoc_bank9_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11188: Assignment to hdmi2usbsoc_bank9_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11189: Assignment to hdmi2usbsoc_bank9_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11190: Assignment to hdmi2usbsoc_bank9_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11191: Assignment to hdmi2usbsoc_bank9_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11192: Assignment to hdmi2usbsoc_bank9_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11193: Assignment to hdmi2usbsoc_bank9_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11194: Assignment to hdmi2usbsoc_bank9_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11195: Assignment to hdmi2usbsoc_bank9_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11196: Assignment to hdmi2usbsoc_bank9_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11197: Assignment to hdmi2usbsoc_bank9_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11198: Assignment to hdmi2usbsoc_bank9_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11199: Assignment to hdmi2usbsoc_bank9_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11200: Assignment to hdmi2usbsoc_bank9_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11201: Assignment to hdmi2usbsoc_bank9_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11202: Assignment to hdmi2usbsoc_bank9_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11203: Assignment to hdmi2usbsoc_bank9_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11204: Assignment to hdmi2usbsoc_bank9_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11205: Assignment to hdmi2usbsoc_bank9_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11206: Assignment to hdmi2usbsoc_bank9_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11207: Assignment to hdmi2usbsoc_bank9_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11208: Assignment to hdmi2usbsoc_bank9_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11209: Assignment to hdmi2usbsoc_bank9_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11210: Assignment to hdmi2usbsoc_bank9_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11211: Assignment to hdmi2usbsoc_bank9_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11212: Assignment to hdmi2usbsoc_bank9_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11234: Assignment to hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11250: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11251: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11252: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11253: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11254: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11255: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11256: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11257: Assignment to hdmi2usbsoc_bank10_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11260: Assignment to hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11276: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11277: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11278: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11279: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11280: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11281: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11282: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11283: Assignment to hdmi2usbsoc_bank10_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11284: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11286: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11287: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11288: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11289: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11290: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11291: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11292: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11293: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11294: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11295: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11296: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11297: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11298: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11299: Assignment to hdmi2usbsoc_bank10_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11360: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11362: Assignment to hdmi2usbsoc_bank11_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11363: Assignment to hdmi2usbsoc_bank11_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11364: Assignment to hdmi2usbsoc_bank11_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11365: Assignment to hdmi2usbsoc_bank11_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11366: Assignment to hdmi2usbsoc_bank11_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11367: Assignment to hdmi2usbsoc_bank11_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11368: Assignment to hdmi2usbsoc_bank11_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11369: Assignment to hdmi2usbsoc_bank11_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11370: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11371: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11397: Assignment to hdmi2usbsoc_bank12_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11398: Assignment to hdmi2usbsoc_bank12_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11399: Assignment to hdmi2usbsoc_bank12_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11400: Assignment to hdmi2usbsoc_bank12_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11401: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11402: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13967: Assignment to encoder_ycbcr422to444_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14374: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14473: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14572: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14824: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14840: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14849: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14858: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 14105: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15429: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15528: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15627: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15879: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15895: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15904: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15913: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 15160: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16339: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16340: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16341: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16348: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16357: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16366: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16215: Assignment to hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16648: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16649: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16650: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16657: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16666: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16675: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16524: Assignment to hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16907: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16843: Assignment to hdmi2usbsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17540: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17541: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17685: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19627: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19885: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16911: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <$unit_1>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22274: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22288: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22339: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22342: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23527: Assignment to hdmi2usbsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23541: Assignment to hdmi2usbsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23555: Assignment to hdmi2usbsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23569: Assignment to hdmi2usbsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23583: Assignment to hdmi2usbsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23597: Assignment to hdmi2usbsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23611: Assignment to hdmi2usbsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 23625: Assignment to hdmi2usbsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24026: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24040: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24054: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24070: Assignment to hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24084: Assignment to hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24450: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24464: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24478: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24494: Assignment to hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24508: Assignment to hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24525: Assignment to hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24541: Assignment to hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24849: Assignment to hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 24865: Assignment to hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25127: Assignment to encoder_reader_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25143: Assignment to asyncfifo_wrport_dat_r0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25157: Assignment to encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25171: Assignment to syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25185: Assignment to encoder_syncfifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25189: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25206: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 209: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 228: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25216: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25246: Assignment to asyncfifo_wrport_dat_r1 ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25325: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3947: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v".
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q0>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q0>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q1>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
WARNING:Xst:647 - Input <obj_fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 22205: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 22205: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 22205: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 22205: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 22205: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 22205: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25188: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25214: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25214: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25214: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25214: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16384x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x11-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x11-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x11-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 1024x65-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_14>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 1024x65-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_19>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 16x64-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 512x67-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 16x64-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x67-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x64-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x128-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x128-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 16x18-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 1024x8-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 4x8-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Register <hdmi_out0_next_de0> equivalent to <hdmi_out0_de_r> has been removed
    Register <n_controller_selected_wl2> equivalent to <n_controller_selected_wl0> has been removed
    Register <n_controller_selected_wl1> equivalent to <n_controller_selected_wl0> has been removed
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <memadr_20> equivalent to <memadr_14> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_cke> equivalent to <hdmi2usbsoc_ddrphy_record0_cke> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_next_de0> equivalent to <hdmi_out1_de_r> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_odt> equivalent to <hdmi2usbsoc_ddrphy_record0_odt> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary0>.
    Found 1-bit register for signal <encoderbuffer_write_sel>.
    Found 1-bit register for signal <encoderbuffer_read_sel>.
    Found 3-bit register for signal <encoderbuffer_v_write>.
    Found 3-bit register for signal <encoderbuffer_h_read>.
    Found 3-bit register for signal <encoderbuffer_v_read>.
    Found 5-bit register for signal <syncfifo_level>.
    Found 4-bit register for signal <syncfifo_produce>.
    Found 4-bit register for signal <syncfifo_consume>.
    Found 1-bit register for signal <encoder_ycbcr422to444_valid_n0>.
    Found 1-bit register for signal <encoder_ycbcr422to444_valid_n1>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_y>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_cb>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_cr>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record0_ycbcr_n_y>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <encoder_ycbcr422to444_parity>.
    Found 11-bit register for signal <encoder_syncfifo_level>.
    Found 10-bit register for signal <encoder_syncfifo_produce>.
    Found 10-bit register for signal <encoder_syncfifo_consume>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q1>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary1>.
    Found 1-bit register for signal <encoderbuffer_sink_ack>.
    Found 1-bit register for signal <encoderbuffer_source_stb>.
    Found 3-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 64-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in0_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 64-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in1_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi_out0_next_hsync5>.
    Found 2-bit register for signal <hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi_out1_next_hsync5>.
    Found 2-bit register for signal <hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <hdmi2usbsoc_crg_por>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <hdmi2usbsoc_ddram_a>.
    Found 3-bit register for signal <hdmi2usbsoc_ddram_ba>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_odt>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_postamble>.
    Found 2-bit register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_ack>.
    Found 14-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_serial_tx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value>.
    Found 57-bit register for signal <hdmi2usbsoc_dna_status>.
    Found 7-bit register for signal <hdmi2usbsoc_dna_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <hdmi2usbsoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_a>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_seq_done>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_counter0>.
    Found 9-bit register for signal <hdmi2usbsoc_sdram_counter1>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_start>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_time1>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_state>.
    Found 1-bit register for signal <hdmi2usbsoc_adr_offset_r>.
    Found 1-bit register for signal <hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_consume>.
    Found 1-bit register for signal <hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_consume>.
    Found 8-bit register for signal <hdmi_out0_i2c_storage_full>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi_out0_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi_out0_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi_out0_intseq_counter>.
    Found 5-bit register for signal <hdmi_out0_reader_rsv_level>.
    Found 5-bit register for signal <hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out0_vtg_vactive>.
    Found 10-bit register for signal <hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out0_vtg_vcounter>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_clocking_busy_counter>.
    Found 64-bit register for signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 24-bit register for signal <hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi_out1_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi_out1_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi_out1_intseq_counter>.
    Found 5-bit register for signal <hdmi_out1_reader_rsv_level>.
    Found 5-bit register for signal <hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out1_vtg_vactive>.
    Found 10-bit register for signal <hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out1_vtg_vcounter>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 64-bit register for signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 24-bit register for signal <hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<0>>.
    Found 5-bit register for signal <encoder_reader_reader_rsv_level>.
    Found 5-bit register for signal <encoder_reader_reader_level>.
    Found 4-bit register for signal <encoder_reader_reader_produce>.
    Found 4-bit register for signal <encoder_reader_reader_consume>.
    Found 64-bit register for signal <encoder_reader_converter_pack_source_payload_chunk0_data>.
    Found 64-bit register for signal <encoder_reader_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <encoder_reader_converter_pack_demux>.
    Found 1-bit register for signal <user_led>.
    Found 32-bit register for signal <encoder_reader_base>.
    Found 16-bit register for signal <encoder_reader_h>.
    Found 16-bit register for signal <encoder_reader_v>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q0>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary0>.
    Found 32-bit register for signal <encoder_status>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_w_ack1>.
    Found 1-bit register for signal <new_master_dat_w_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack18>.
    Found 1-bit register for signal <new_master_dat_r_ack19>.
    Found 1-bit register for signal <new_master_dat_r_ack20>.
    Found 1-bit register for signal <new_master_dat_r_ack21>.
    Found 1-bit register for signal <new_master_dat_r_ack22>.
    Found 1-bit register for signal <new_master_dat_r_ack23>.
    Found 1-bit register for signal <new_master_dat_r_ack24>.
    Found 1-bit register for signal <new_master_dat_r_ack25>.
    Found 1-bit register for signal <new_master_dat_r_ack26>.
    Found 1-bit register for signal <new_master_dat_r_ack27>.
    Found 1-bit register for signal <new_master_dat_r_ack28>.
    Found 1-bit register for signal <new_master_dat_r_ack29>.
    Found 1-bit register for signal <new_master_dat_r_ack30>.
    Found 1-bit register for signal <new_master_dat_r_ack31>.
    Found 1-bit register for signal <new_master_dat_r_ack32>.
    Found 1-bit register for signal <new_master_dat_r_ack33>.
    Found 1-bit register for signal <new_master_dat_r_ack34>.
    Found 1-bit register for signal <new_master_dat_r_ack35>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <hdmi_out0_intseq_source_stb>.
    Found 1-bit register for signal <hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <encoder_reader_reader_address_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_grant>.
    Found 6-bit register for signal <hdmi2usbsoc_slave_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface0_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface1_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface2_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface3_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface5_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface7_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface8_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface9_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank7_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank7_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface10_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface11_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface12_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface13_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface14_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface15_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q1>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary1>.
    Found 3-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_12>.
    Found 8-bit register for signal <memdat_1>.
    Found 7-bit register for signal <memadr_14>.
    Found 65-bit register for signal <memdat_2>.
    Found 8-bit register for signal <memdat_3>.
    Found 65-bit register for signal <memdat_4>.
    Found 67-bit register for signal <memdat_5>.
    Found 67-bit register for signal <memdat_6>.
    Found 128-bit register for signal <memdat_7>.
    Found 8-bit register for signal <memdat_8>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q0>.
    Found finite state machine <FSM_0> for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <hdmi2usbsoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <encoder_reader_h_width_storage[15]_GND_1_o_sub_2006_OUT> created at line 9921.
    Found 16-bit subtractor for signal <encoder_reader_v_width_storage[15]_GND_1_o_sub_2008_OUT> created at line 9924.
    Found 5-bit subtractor for signal <syncfifo_level[4]_GND_1_o_sub_3721_OUT> created at line 14044.
    Found 11-bit subtractor for signal <encoder_syncfifo_level[10]_GND_1_o_sub_3739_OUT> created at line 14093.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4110_OUT> created at line 14819.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4111_OUT> created at line 14820.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4116_OUT> created at line 14825.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4117_OUT> created at line 14826.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4382_OUT> created at line 14976.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4388_OUT> created at line 15024.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4394_OUT> created at line 15072.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4736_OUT> created at line 15874.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4737_OUT> created at line 15875.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4742_OUT> created at line 15880.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4743_OUT> created at line 15881.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_5008_OUT> created at line 16031.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_5014_OUT> created at line 16079.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_5020_OUT> created at line 16127.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5095_OUT> created at line 16332.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5096_OUT> created at line 16333.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5097_OUT> created at line 16334.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5416_OUT> created at line 16641.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5417_OUT> created at line 16642.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5418_OUT> created at line 16643.
    Found 11-bit subtractor for signal <hdmi2usbsoc_crg_por[10]_GND_1_o_sub_5682_OUT> created at line 16838.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_sub_5739_OUT> created at line 17645.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_sub_5748_OUT> created at line 17660.
    Found 32-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_5752_OUT> created at line 17667.
    Found 9-bit subtractor for signal <hdmi2usbsoc_sdram_counter1[8]_GND_1_o_sub_5776_OUT> created at line 17745.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_5779_OUT> created at line 17759.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_5788_OUT> created at line 17774.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_5792_OUT> created at line 17789.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_5801_OUT> created at line 17804.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_5805_OUT> created at line 17819.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_5814_OUT> created at line 17834.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_5818_OUT> created at line 17849.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_5827_OUT> created at line 17864.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_5831_OUT> created at line 17879.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_5840_OUT> created at line 17894.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_5844_OUT> created at line 17909.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_5853_OUT> created at line 17924.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_5857_OUT> created at line 17939.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_5866_OUT> created at line 17954.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_5870_OUT> created at line 17969.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_5879_OUT> created at line 17984.
    Found 5-bit subtractor for signal <hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_5882_OUT> created at line 17992.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_5885_OUT> created at line 17999.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6396_OUT> created at line 19827.
    Found 4-bit subtractor for signal <hdmi_in0_dma_level[3]_GND_1_o_sub_6411_OUT> created at line 19858.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6441_OUT> created at line 20085.
    Found 4-bit subtractor for signal <hdmi_in1_dma_level[3]_GND_1_o_sub_6456_OUT> created at line 20116.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_6459_OUT> created at line 20127.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_6464_OUT> created at line 20135.
    Found 5-bit subtractor for signal <hdmi_out0_reader_rsv_level[4]_GND_1_o_sub_6501_OUT> created at line 20219.
    Found 5-bit subtractor for signal <hdmi_out0_reader_level[4]_GND_1_o_sub_6510_OUT> created at line 20234.
    Found 5-bit subtractor for signal <hdmi_out1_reader_rsv_level[4]_GND_1_o_sub_6529_OUT> created at line 20288.
    Found 5-bit subtractor for signal <hdmi_out1_reader_level[4]_GND_1_o_sub_6538_OUT> created at line 20303.
    Found 16-bit subtractor for signal <encoder_reader_v[15]_GND_1_o_sub_6592_OUT> created at line 20443.
    Found 5-bit subtractor for signal <encoder_reader_reader_rsv_level[4]_GND_1_o_sub_6598_OUT> created at line 20453.
    Found 5-bit subtractor for signal <encoder_reader_reader_level[4]_GND_1_o_sub_6607_OUT> created at line 20468.
    Found 11-bit adder for signal <hdmi_in0_frame_graycounter0_q_binary[10]_GND_1_o_add_1499_OUT> created at line 8256.
    Found 11-bit adder for signal <hdmi_in0_frame_graycounter1_q_binary[10]_GND_1_o_add_1502_OUT> created at line 8272.
    Found 11-bit adder for signal <hdmi_in1_frame_graycounter0_q_binary[10]_GND_1_o_add_1676_OUT> created at line 8934.
    Found 11-bit adder for signal <hdmi_in1_frame_graycounter1_q_binary[10]_GND_1_o_add_1679_OUT> created at line 8950.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_1785_OUT> created at line 9249.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_1788_OUT> created at line 9265.
    Found 24-bit adder for signal <hdmi_out0_intseq_source_payload_value> created at line 9318.
    Found 24-bit adder for signal <hdmi_out1_intseq_source_payload_value> created at line 9602.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_1943_OUT> created at line 9695.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_1946_OUT> created at line 9711.
    Found 16-bit adder for signal <encoder_reader_h_next> created at line 9832.
    Found 27-bit adder for signal <encoder_reader_read_address> created at line 9833.
    Found 29-bit adder for signal <n12767> created at line 9834.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary0[2]_GND_1_o_add_2020_OUT> created at line 9976.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary0[2]_GND_1_o_add_2023_OUT> created at line 9992.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary1[2]_GND_1_o_add_2077_OUT> created at line 10254.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary1[2]_GND_1_o_add_2080_OUT> created at line 10270.
    Found 3-bit adder for signal <encoderbuffer_v_write[2]_GND_1_o_add_3705_OUT> created at line 14013.
    Found 3-bit adder for signal <encoderbuffer_h_read[2]_GND_1_o_add_3708_OUT> created at line 14020.
    Found 3-bit adder for signal <encoderbuffer_v_read[2]_GND_1_o_add_3711_OUT> created at line 14027.
    Found 4-bit adder for signal <syncfifo_produce[3]_GND_1_o_add_3714_OUT> created at line 14033.
    Found 4-bit adder for signal <syncfifo_consume[3]_GND_1_o_add_3716_OUT> created at line 14036.
    Found 5-bit adder for signal <syncfifo_level[4]_GND_1_o_add_3718_OUT> created at line 14040.
    Found 10-bit adder for signal <encoder_syncfifo_produce[9]_GND_1_o_add_3732_OUT> created at line 14082.
    Found 10-bit adder for signal <encoder_syncfifo_consume[9]_GND_1_o_add_3734_OUT> created at line 14085.
    Found 11-bit adder for signal <encoder_syncfifo_level[10]_GND_1_o_add_3736_OUT> created at line 14089.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3838_OUT> created at line 14368.
    Found 2-bit adder for signal <n16760[1:0]> created at line 14376.
    Found 2-bit adder for signal <n16763[1:0]> created at line 14376.
    Found 3-bit adder for signal <n16766[2:0]> created at line 14376.
    Found 2-bit adder for signal <n16769[1:0]> created at line 14376.
    Found 2-bit adder for signal <n16772[1:0]> created at line 14376.
    Found 3-bit adder for signal <n16775[2:0]> created at line 14376.
    Found 4-bit adder for signal <n16038> created at line 14376.
    Found 25-bit adder for signal <n16780> created at line 14379.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_3855_OUT> created at line 14386.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_3919_OUT> created at line 14467.
    Found 2-bit adder for signal <n16787[1:0]> created at line 14475.
    Found 2-bit adder for signal <n16790[1:0]> created at line 14475.
    Found 3-bit adder for signal <n16793[2:0]> created at line 14475.
    Found 2-bit adder for signal <n16796[1:0]> created at line 14475.
    Found 2-bit adder for signal <n16799[1:0]> created at line 14475.
    Found 3-bit adder for signal <n16802[2:0]> created at line 14475.
    Found 4-bit adder for signal <n16040> created at line 14475.
    Found 25-bit adder for signal <n16807> created at line 14478.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_3936_OUT> created at line 14485.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4000_OUT> created at line 14566.
    Found 2-bit adder for signal <n16814[1:0]> created at line 14574.
    Found 2-bit adder for signal <n16817[1:0]> created at line 14574.
    Found 3-bit adder for signal <n16820[2:0]> created at line 14574.
    Found 2-bit adder for signal <n16823[1:0]> created at line 14574.
    Found 2-bit adder for signal <n16826[1:0]> created at line 14574.
    Found 3-bit adder for signal <n16829[2:0]> created at line 14574.
    Found 4-bit adder for signal <n16042> created at line 14574.
    Found 25-bit adder for signal <n16834> created at line 14577.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4017_OUT> created at line 14584.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4029_OUT> created at line 14627.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4030_OUT> created at line 14629.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4032_OUT> created at line 14631.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4033_OUT> created at line 14633.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4035_OUT> created at line 14635.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4036_OUT> created at line 14637.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4041_OUT> created at line 14652.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4045_OUT> created at line 14668.
    Found 2-bit adder for signal <hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4056_OUT> created at line 14721.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4065_OUT> created at line 14823.
    Found 17-bit adder for signal <n13746> created at line 14824.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4122_OUT> created at line 14831.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4123_OUT> created at line 14832.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4124_OUT> created at line 14833.
    Found 9-bit adder for signal <n16036> created at line 14899.
    Found 9-bit adder for signal <n16037> created at line 14900.
    Found 8-bit adder for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4383_OUT> created at line 14979.
    Found 8-bit adder for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4389_OUT> created at line 15027.
    Found 8-bit adder for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4395_OUT> created at line 15075.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4464_OUT> created at line 15423.
    Found 2-bit adder for signal <n16883[1:0]> created at line 15431.
    Found 2-bit adder for signal <n16886[1:0]> created at line 15431.
    Found 3-bit adder for signal <n16889[2:0]> created at line 15431.
    Found 2-bit adder for signal <n16892[1:0]> created at line 15431.
    Found 2-bit adder for signal <n16895[1:0]> created at line 15431.
    Found 3-bit adder for signal <n16898[2:0]> created at line 15431.
    Found 4-bit adder for signal <n16094> created at line 15431.
    Found 25-bit adder for signal <n16903> created at line 15434.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4481_OUT> created at line 15441.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4545_OUT> created at line 15522.
    Found 2-bit adder for signal <n16910[1:0]> created at line 15530.
    Found 2-bit adder for signal <n16913[1:0]> created at line 15530.
    Found 3-bit adder for signal <n16916[2:0]> created at line 15530.
    Found 2-bit adder for signal <n16919[1:0]> created at line 15530.
    Found 2-bit adder for signal <n16922[1:0]> created at line 15530.
    Found 3-bit adder for signal <n16925[2:0]> created at line 15530.
    Found 4-bit adder for signal <n16096> created at line 15530.
    Found 25-bit adder for signal <n16930> created at line 15533.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4562_OUT> created at line 15540.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4626_OUT> created at line 15621.
    Found 2-bit adder for signal <n16937[1:0]> created at line 15629.
    Found 2-bit adder for signal <n16940[1:0]> created at line 15629.
    Found 3-bit adder for signal <n16943[2:0]> created at line 15629.
    Found 2-bit adder for signal <n16946[1:0]> created at line 15629.
    Found 2-bit adder for signal <n16949[1:0]> created at line 15629.
    Found 3-bit adder for signal <n16952[2:0]> created at line 15629.
    Found 4-bit adder for signal <n16098> created at line 15629.
    Found 25-bit adder for signal <n16957> created at line 15632.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4643_OUT> created at line 15639.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4655_OUT> created at line 15682.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4656_OUT> created at line 15684.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4658_OUT> created at line 15686.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4659_OUT> created at line 15688.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4661_OUT> created at line 15690.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4662_OUT> created at line 15692.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4667_OUT> created at line 15707.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4671_OUT> created at line 15723.
    Found 2-bit adder for signal <hdmi_in1_frame_pack_counter[1]_GND_1_o_add_4682_OUT> created at line 15776.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4691_OUT> created at line 15878.
    Found 17-bit adder for signal <n14051> created at line 15879.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4748_OUT> created at line 15886.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4749_OUT> created at line 15887.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4750_OUT> created at line 15888.
    Found 9-bit adder for signal <n16092> created at line 15954.
    Found 9-bit adder for signal <n16093> created at line 15955.
    Found 8-bit adder for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_5009_OUT> created at line 16034.
    Found 8-bit adder for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_5015_OUT> created at line 16082.
    Found 8-bit adder for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_5021_OUT> created at line 16130.
    Found 2-bit adder for signal <hdmi_out0_fifo_unpack_counter[1]_GND_1_o_add_5038_OUT> created at line 16235.
    Found 14-bit adder for signal <n14253> created at line 16339.
    Found 14-bit adder for signal <n17010> created at line 16340.
    Found 14-bit adder for signal <n14255> created at line 16340.
    Found 14-bit adder for signal <n14256> created at line 16341.
    Found 2-bit adder for signal <n17018[1:0]> created at line 16370.
    Found 2-bit adder for signal <n17021[1:0]> created at line 16370.
    Found 3-bit adder for signal <n17024[2:0]> created at line 16370.
    Found 2-bit adder for signal <n17027[1:0]> created at line 16370.
    Found 2-bit adder for signal <n17030[1:0]> created at line 16370.
    Found 3-bit adder for signal <n17033[2:0]> created at line 16370.
    Found 4-bit adder for signal <n16237> created at line 16370.
    Found 4-bit adder for signal <n17043> created at line 16381.
    Found 4-bit adder for signal <n17044> created at line 16381.
    Found 4-bit adder for signal <n17055> created at line 16381.
    Found 4-bit adder for signal <n17052> created at line 16381.
    Found 4-bit adder for signal <n17053> created at line 16381.
    Found 4-bit adder for signal <n17056> created at line 16381.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5129_OUT> created at line 16381.
    Found 2-bit adder for signal <n17060[1:0]> created at line 16382.
    Found 2-bit adder for signal <n17063[1:0]> created at line 16382.
    Found 3-bit adder for signal <n17066[2:0]> created at line 16382.
    Found 2-bit adder for signal <n17069[1:0]> created at line 16382.
    Found 2-bit adder for signal <n17072[1:0]> created at line 16382.
    Found 3-bit adder for signal <n17075[2:0]> created at line 16382.
    Found 4-bit adder for signal <n16239> created at line 16382.
    Found 2-bit adder for signal <n17096[1:0]> created at line 16418.
    Found 2-bit adder for signal <n17099[1:0]> created at line 16418.
    Found 3-bit adder for signal <n17102[2:0]> created at line 16418.
    Found 2-bit adder for signal <n17105[1:0]> created at line 16418.
    Found 2-bit adder for signal <n17108[1:0]> created at line 16418.
    Found 3-bit adder for signal <n17111[2:0]> created at line 16418.
    Found 4-bit adder for signal <n16240> created at line 16418.
    Found 4-bit adder for signal <n17121> created at line 16429.
    Found 4-bit adder for signal <n17122> created at line 16429.
    Found 4-bit adder for signal <n17133> created at line 16429.
    Found 4-bit adder for signal <n17130> created at line 16429.
    Found 4-bit adder for signal <n17131> created at line 16429.
    Found 4-bit adder for signal <n17134> created at line 16429.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5186_OUT> created at line 16429.
    Found 2-bit adder for signal <n17138[1:0]> created at line 16430.
    Found 2-bit adder for signal <n17141[1:0]> created at line 16430.
    Found 3-bit adder for signal <n17144[2:0]> created at line 16430.
    Found 2-bit adder for signal <n17147[1:0]> created at line 16430.
    Found 2-bit adder for signal <n17150[1:0]> created at line 16430.
    Found 3-bit adder for signal <n17153[2:0]> created at line 16430.
    Found 4-bit adder for signal <n16242> created at line 16430.
    Found 2-bit adder for signal <n17174[1:0]> created at line 16466.
    Found 2-bit adder for signal <n17177[1:0]> created at line 16466.
    Found 3-bit adder for signal <n17180[2:0]> created at line 16466.
    Found 2-bit adder for signal <n17183[1:0]> created at line 16466.
    Found 2-bit adder for signal <n17186[1:0]> created at line 16466.
    Found 3-bit adder for signal <n17189[2:0]> created at line 16466.
    Found 4-bit adder for signal <n16243> created at line 16466.
    Found 4-bit adder for signal <n17199> created at line 16477.
    Found 4-bit adder for signal <n17200> created at line 16477.
    Found 4-bit adder for signal <n17211> created at line 16477.
    Found 4-bit adder for signal <n17208> created at line 16477.
    Found 4-bit adder for signal <n17209> created at line 16477.
    Found 4-bit adder for signal <n17212> created at line 16477.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5243_OUT> created at line 16477.
    Found 2-bit adder for signal <n17216[1:0]> created at line 16478.
    Found 2-bit adder for signal <n17219[1:0]> created at line 16478.
    Found 3-bit adder for signal <n17222[2:0]> created at line 16478.
    Found 2-bit adder for signal <n17225[1:0]> created at line 16478.
    Found 2-bit adder for signal <n17228[1:0]> created at line 16478.
    Found 3-bit adder for signal <n17231[2:0]> created at line 16478.
    Found 4-bit adder for signal <n16245> created at line 16478.
    Found 2-bit adder for signal <hdmi_out1_fifo_unpack_counter[1]_GND_1_o_add_5359_OUT> created at line 16544.
    Found 14-bit adder for signal <n14454> created at line 16648.
    Found 14-bit adder for signal <n17258> created at line 16649.
    Found 14-bit adder for signal <n14456> created at line 16649.
    Found 14-bit adder for signal <n14457> created at line 16650.
    Found 2-bit adder for signal <n17266[1:0]> created at line 16679.
    Found 2-bit adder for signal <n17269[1:0]> created at line 16679.
    Found 3-bit adder for signal <n17272[2:0]> created at line 16679.
    Found 2-bit adder for signal <n17275[1:0]> created at line 16679.
    Found 2-bit adder for signal <n17278[1:0]> created at line 16679.
    Found 3-bit adder for signal <n17281[2:0]> created at line 16679.
    Found 4-bit adder for signal <n16380> created at line 16679.
    Found 4-bit adder for signal <n17291> created at line 16690.
    Found 4-bit adder for signal <n17292> created at line 16690.
    Found 4-bit adder for signal <n17303> created at line 16690.
    Found 4-bit adder for signal <n17300> created at line 16690.
    Found 4-bit adder for signal <n17301> created at line 16690.
    Found 4-bit adder for signal <n17304> created at line 16690.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5450_OUT> created at line 16690.
    Found 2-bit adder for signal <n17308[1:0]> created at line 16691.
    Found 2-bit adder for signal <n17311[1:0]> created at line 16691.
    Found 3-bit adder for signal <n17314[2:0]> created at line 16691.
    Found 2-bit adder for signal <n17317[1:0]> created at line 16691.
    Found 2-bit adder for signal <n17320[1:0]> created at line 16691.
    Found 3-bit adder for signal <n17323[2:0]> created at line 16691.
    Found 4-bit adder for signal <n16382> created at line 16691.
    Found 2-bit adder for signal <n17344[1:0]> created at line 16727.
    Found 2-bit adder for signal <n17347[1:0]> created at line 16727.
    Found 3-bit adder for signal <n17350[2:0]> created at line 16727.
    Found 2-bit adder for signal <n17353[1:0]> created at line 16727.
    Found 2-bit adder for signal <n17356[1:0]> created at line 16727.
    Found 3-bit adder for signal <n17359[2:0]> created at line 16727.
    Found 4-bit adder for signal <n16383> created at line 16727.
    Found 4-bit adder for signal <n17369> created at line 16738.
    Found 4-bit adder for signal <n17370> created at line 16738.
    Found 4-bit adder for signal <n17381> created at line 16738.
    Found 4-bit adder for signal <n17378> created at line 16738.
    Found 4-bit adder for signal <n17379> created at line 16738.
    Found 4-bit adder for signal <n17382> created at line 16738.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5507_OUT> created at line 16738.
    Found 2-bit adder for signal <n17386[1:0]> created at line 16739.
    Found 2-bit adder for signal <n17389[1:0]> created at line 16739.
    Found 3-bit adder for signal <n17392[2:0]> created at line 16739.
    Found 2-bit adder for signal <n17395[1:0]> created at line 16739.
    Found 2-bit adder for signal <n17398[1:0]> created at line 16739.
    Found 3-bit adder for signal <n17401[2:0]> created at line 16739.
    Found 4-bit adder for signal <n16385> created at line 16739.
    Found 2-bit adder for signal <n17422[1:0]> created at line 16775.
    Found 2-bit adder for signal <n17425[1:0]> created at line 16775.
    Found 3-bit adder for signal <n17428[2:0]> created at line 16775.
    Found 2-bit adder for signal <n17431[1:0]> created at line 16775.
    Found 2-bit adder for signal <n17434[1:0]> created at line 16775.
    Found 3-bit adder for signal <n17437[2:0]> created at line 16775.
    Found 4-bit adder for signal <n16386> created at line 16775.
    Found 4-bit adder for signal <n17447> created at line 16786.
    Found 4-bit adder for signal <n17448> created at line 16786.
    Found 4-bit adder for signal <n17459> created at line 16786.
    Found 4-bit adder for signal <n17456> created at line 16786.
    Found 4-bit adder for signal <n17457> created at line 16786.
    Found 4-bit adder for signal <n17460> created at line 16786.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5564_OUT> created at line 16786.
    Found 2-bit adder for signal <n17464[1:0]> created at line 16787.
    Found 2-bit adder for signal <n17467[1:0]> created at line 16787.
    Found 3-bit adder for signal <n17470[2:0]> created at line 16787.
    Found 2-bit adder for signal <n17473[1:0]> created at line 16787.
    Found 2-bit adder for signal <n17476[1:0]> created at line 16787.
    Found 3-bit adder for signal <n17479[2:0]> created at line 16787.
    Found 4-bit adder for signal <n16388> created at line 16787.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_sel_PWR_1_o_add_5687_OUT<0>> created at line 16878.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_half_PWR_1_o_add_5688_OUT<0>> created at line 16880.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_counter[1]_GND_1_o_add_5701_OUT> created at line 17553.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_5704_OUT> created at line 17567.
    Found 33-bit adder for signal <n17508> created at line 17583.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_5716_OUT> created at line 17596.
    Found 33-bit adder for signal <n17513> created at line 17615.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_5732_OUT> created at line 17634.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_5734_OUT> created at line 17637.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_add_5736_OUT> created at line 17641.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_5741_OUT> created at line 17649.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_5743_OUT> created at line 17652.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_add_5745_OUT> created at line 17656.
    Found 7-bit adder for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_add_5756_OUT> created at line 17683.
    Found 4-bit adder for signal <hdmi2usbsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_5761_OUT> created at line 17696.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_counter0[3]_GND_1_o_add_5770_OUT> created at line 17733.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_5781_OUT> created at line 17763.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_5783_OUT> created at line 17766.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_add_5785_OUT> created at line 17770.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_5794_OUT> created at line 17793.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_5796_OUT> created at line 17796.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_add_5798_OUT> created at line 17800.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_5807_OUT> created at line 17823.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_5809_OUT> created at line 17826.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_add_5811_OUT> created at line 17830.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_5820_OUT> created at line 17853.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_5822_OUT> created at line 17856.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_add_5824_OUT> created at line 17860.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_5833_OUT> created at line 17883.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_5835_OUT> created at line 17886.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_add_5837_OUT> created at line 17890.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_5846_OUT> created at line 17913.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_5848_OUT> created at line 17916.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_add_5850_OUT> created at line 17920.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_5859_OUT> created at line 17943.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_5861_OUT> created at line 17946.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_add_5863_OUT> created at line 17950.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_5872_OUT> created at line 17973.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_5874_OUT> created at line 17976.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_add_5876_OUT> created at line 17980.
    Found 25-bit adder for signal <n17581> created at line 18493.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_6004_OUT> created at line 18502.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_6006_OUT> created at line 18505.
    Found 7-bit adder for signal <n17587> created at line 19605.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6371_OUT> created at line 19619.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6376_OUT> created at line 19630.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6394_OUT> created at line 19826.
    Found 4-bit adder for signal <hdmi_in0_dma_produce[3]_GND_1_o_add_6401_OUT> created at line 19842.
    Found 4-bit adder for signal <hdmi_in0_dma_consume[3]_GND_1_o_add_6405_OUT> created at line 19849.
    Found 4-bit adder for signal <hdmi_in0_dma_level[3]_GND_1_o_add_6408_OUT> created at line 19854.
    Found 7-bit adder for signal <n17601> created at line 19863.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6416_OUT> created at line 19877.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6421_OUT> created at line 19888.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6439_OUT> created at line 20084.
    Found 4-bit adder for signal <hdmi_in1_dma_produce[3]_GND_1_o_add_6446_OUT> created at line 20100.
    Found 4-bit adder for signal <hdmi_in1_dma_consume[3]_GND_1_o_add_6450_OUT> created at line 20107.
    Found 4-bit adder for signal <hdmi_in1_dma_level[3]_GND_1_o_add_6453_OUT> created at line 20112.
    Found 24-bit adder for signal <hdmi_out0_intseq_counter[23]_GND_1_o_add_6466_OUT> created at line 20154.
    Found 10-bit adder for signal <hdmi_out0_vtg_hcounter[9]_GND_1_o_add_6481_OUT> created at line 20177.
    Found 12-bit adder for signal <hdmi_out0_vtg_vcounter[11]_GND_1_o_add_6488_OUT> created at line 20196.
    Found 5-bit adder for signal <hdmi_out0_reader_rsv_level[4]_GND_1_o_add_6498_OUT> created at line 20215.
    Found 4-bit adder for signal <hdmi_out0_reader_produce[3]_GND_1_o_add_6503_OUT> created at line 20223.
    Found 4-bit adder for signal <hdmi_out0_reader_consume[3]_GND_1_o_add_6505_OUT> created at line 20226.
    Found 5-bit adder for signal <hdmi_out0_reader_level[4]_GND_1_o_add_6507_OUT> created at line 20230.
    Found 5-bit adder for signal <hdmi_out1_reader_rsv_level[4]_GND_1_o_add_6526_OUT> created at line 20284.
    Found 4-bit adder for signal <hdmi_out1_reader_produce[3]_GND_1_o_add_6531_OUT> created at line 20292.
    Found 4-bit adder for signal <hdmi_out1_reader_consume[3]_GND_1_o_add_6533_OUT> created at line 20295.
    Found 5-bit adder for signal <hdmi_out1_reader_level[4]_GND_1_o_add_6535_OUT> created at line 20299.
    Found 24-bit adder for signal <hdmi_out1_intseq_counter[23]_GND_1_o_add_6554_OUT> created at line 20360.
    Found 10-bit adder for signal <hdmi_out1_vtg_hcounter[9]_GND_1_o_add_6569_OUT> created at line 20385.
    Found 12-bit adder for signal <hdmi_out1_vtg_vcounter[11]_GND_1_o_add_6576_OUT> created at line 20404.
    Found 16-bit adder for signal <encoder_reader_v[15]_GND_1_o_add_6590_OUT> created at line 20440.
    Found 5-bit adder for signal <encoder_reader_reader_rsv_level[4]_GND_1_o_add_6595_OUT> created at line 20449.
    Found 4-bit adder for signal <encoder_reader_reader_produce[3]_GND_1_o_add_6600_OUT> created at line 20457.
    Found 4-bit adder for signal <encoder_reader_reader_consume[3]_GND_1_o_add_6602_OUT> created at line 20460.
    Found 5-bit adder for signal <encoder_reader_reader_level[4]_GND_1_o_add_6604_OUT> created at line 20464.
    Found 1-bit adder for signal <encoder_reader_converter_pack_demux_PWR_1_o_add_6612_OUT<0>> created at line 20487.
    Found 32-bit adder for signal <encoder_status[31]_GND_1_o_add_6615_OUT> created at line 20497.
    Found 17-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5065_OUT<16:0>> created at line 0.
    Found 17-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5386_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n21531> created at line 16411.
    Found 6-bit subtractor for signal <_n21532> created at line 16411.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5161_OUT> created at line 16411.
    Found 6-bit subtractor for signal <_n21534> created at line 16396.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5143_OUT> created at line 16396.
    Found 6-bit subtractor for signal <_n21536> created at line 16804.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5581_OUT> created at line 16804.
    Found 6-bit subtractor for signal <_n21538> created at line 16708.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5467_OUT> created at line 16708.
    Found 6-bit subtractor for signal <_n21540> created at line 16715.
    Found 6-bit adder for signal <_n21541> created at line 16715.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5479_OUT> created at line 16715.
    Found 6-bit subtractor for signal <_n21543> created at line 16705.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5464_OUT> created at line 16705.
    Found 6-bit subtractor for signal <_n21545> created at line 16720.
    Found 6-bit subtractor for signal <_n21546> created at line 16720.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5482_OUT> created at line 16720.
    Found 6-bit subtractor for signal <_n21548> created at line 16811.
    Found 6-bit adder for signal <_n21549> created at line 16811.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5593_OUT> created at line 16811.
    Found 6-bit subtractor for signal <_n21551> created at line 16756.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5524_OUT> created at line 16756.
    Found 6-bit subtractor for signal <_n21553> created at line 16763.
    Found 6-bit adder for signal <_n21554> created at line 16763.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5536_OUT> created at line 16763.
    Found 6-bit subtractor for signal <_n21556> created at line 16753.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5521_OUT> created at line 16753.
    Found 6-bit subtractor for signal <_n21558> created at line 16768.
    Found 6-bit subtractor for signal <_n21559> created at line 16768.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5539_OUT> created at line 16768.
    Found 6-bit subtractor for signal <_n21576> created at line 16406.
    Found 6-bit adder for signal <_n21577> created at line 16406.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5158_OUT> created at line 16406.
    Found 6-bit subtractor for signal <_n21579> created at line 16507.
    Found 6-bit subtractor for signal <_n21580> created at line 16507.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5275_OUT> created at line 16507.
    Found 6-bit subtractor for signal <_n21582> created at line 16399.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5146_OUT> created at line 16399.
    Found 6-bit subtractor for signal <_n21584> created at line 16444.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5200_OUT> created at line 16444.
    Found 6-bit subtractor for signal <_n21586> created at line 16447.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5203_OUT> created at line 16447.
    Found 6-bit subtractor for signal <_n21588> created at line 16459.
    Found 6-bit subtractor for signal <_n21589> created at line 16459.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5218_OUT> created at line 16459.
    Found 6-bit subtractor for signal <_n21591> created at line 16454.
    Found 6-bit adder for signal <_n21592> created at line 16454.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5215_OUT> created at line 16454.
    Found 6-bit subtractor for signal <_n21594> created at line 16502.
    Found 6-bit adder for signal <_n21595> created at line 16502.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5272_OUT> created at line 16502.
    Found 6-bit subtractor for signal <_n21597> created at line 16801.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5578_OUT> created at line 16801.
    Found 6-bit subtractor for signal <_n21599> created at line 16816.
    Found 6-bit subtractor for signal <_n21600> created at line 16816.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5596_OUT> created at line 16816.
    Found 6-bit subtractor for signal <_n21604> created at line 16492.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5257_OUT> created at line 16492.
    Found 6-bit subtractor for signal <_n21606> created at line 16495.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5260_OUT> created at line 16495.
    Found 16x16-bit multiplier for signal <n13534> created at line 9833.
    Found 20-bit shifter logical right for signal <n13634> created at line 14374
    Found 20-bit shifter logical right for signal <n13666> created at line 14473
    Found 20-bit shifter logical right for signal <n13698> created at line 14572
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4063_OUT> created at line 14821.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4064_OUT> created at line 14822.
    Found 12x9-bit multiplier for signal <n13749> created at line 14828.
    Found 12x9-bit multiplier for signal <n13750> created at line 14829.
    Found 20-bit shifter logical right for signal <n13939> created at line 15429
    Found 20-bit shifter logical right for signal <n13971> created at line 15528
    Found 20-bit shifter logical right for signal <n14003> created at line 15627
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4689_OUT> created at line 15876.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4690_OUT> created at line 15877.
    Found 12x9-bit multiplier for signal <n14054> created at line 15883.
    Found 12x9-bit multiplier for signal <n14055> created at line 15884.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5063_OUT> created at line 16335.
    Found 9x6-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5065_OUT> created at line 16337.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5066_OUT> created at line 16338.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5384_OUT> created at line 16644.
    Found 9x6-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5386_OUT> created at line 16646.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5387_OUT> created at line 16647.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed24>
    Found 32x8-bit Read Only RAM for signal <hdmi2usbsoc_interface3_adr[4]_GND_1_o_wide_mux_6624_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 16x16-bit Read Only RAM for signal <_n23369>
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_interface_ack> created at line 7740.
    Found 16-bit 8-to-1 multiplexer for signal <encoderbuffer_source_payload_data> created at line 10033.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 11552.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 11588.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 11660.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 11696.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 11768.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 11804.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 11840.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 11876.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 11912.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 11984.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 12020.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 12092.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 12128.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 12164.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed14> created at line 12260.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed17> created at line 12350.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed20> created at line 12440.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed23> created at line 12530.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed26> created at line 12620.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed29> created at line 12710.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed32> created at line 12800.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed35> created at line 12890.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 13328.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 13352.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 13376.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 13400.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 13424.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 13448.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 13472.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 13496.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 13520.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 13544.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 13568.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 13592.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 13616.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 13640.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi2usbsoc_interface0_adr[2]_hdmi2usbsoc_bank0_id0_w[7]_wide_mux_6618_OUT> created at line 20519.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface1_adr[2]_GND_1_o_wide_mux_6620_OUT> created at line 20548.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2usbsoc_interface2_adr[3]_GND_1_o_wide_mux_6622_OUT> created at line 20568.
    Found 8-bit 44-to-1 multiplexer for signal <hdmi2usbsoc_interface8_adr[5]_GND_1_o_wide_mux_6646_OUT> created at line 21261.
    Found 8-bit 28-to-1 multiplexer for signal <hdmi2usbsoc_interface9_adr[4]_GND_1_o_wide_mux_6668_OUT> created at line 21501.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2usbsoc_interface13_adr[4]_GND_1_o_wide_mux_6699_OUT> created at line 21925.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface14_adr[2]_GND_1_o_wide_mux_6701_OUT> created at line 22015.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface15_adr[1]_hdmi2usbsoc_bank13_tuning_word0_w[7]_wide_mux_6704_OUT> created at line 22042.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> created at line 661.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> created at line 739.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> created at line 817.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> created at line 895.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> created at line 934.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> created at line 856.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> created at line 700.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> created at line 778.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out0_fifo_pix_y[7]_hdmi_out0_fifo_asyncfifo_dout_p3_y[7]_mux_5049_OUT> created at line 16251.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out0_fifo_pix_cb_cr[7]_hdmi_out0_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_5050_OUT> created at line 16251.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out1_fifo_pix_y[7]_hdmi_out1_fifo_asyncfifo_dout_p3_y[7]_mux_5370_OUT> created at line 16560.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out1_fifo_pix_cb_cr[7]_hdmi_out1_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_5371_OUT> created at line 16560.
    Found 1-bit 8-to-1 multiplexer for signal <_n21574> created at line 19641.
    Found 1-bit 8-to-1 multiplexer for signal <_n21622> created at line 19899.
    Found 1-bit tristate buffer for signal <record0_hdmi_in_sda> created at line 23683
    Found 1-bit tristate buffer for signal <record1_hdmi_in_sda> created at line 24107
    Found 1-bit tristate buffer for signal <record2_hdmi_out_sda> created at line 24511
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_hit> created at line 6030
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_hit> created at line 6160
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_hit> created at line 6290
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_hit> created at line 6420
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_hit> created at line 6550
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_hit> created at line 6680
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_hit> created at line 6810
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_hit> created at line 6940
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_389_o> created at line 7154
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_390_o> created at line 7154
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_391_o> created at line 7155
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_392_o> created at line 7155
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_393_o> created at line 7156
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_394_o> created at line 7156
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_395_o> created at line 7157
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_396_o> created at line 7157
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_397_o> created at line 7158
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_398_o> created at line 7158
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_399_o> created at line 7159
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_400_o> created at line 7159
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_401_o> created at line 7160
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_402_o> created at line 7160
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_403_o> created at line 7161
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_404_o> created at line 7161
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_407_o> created at line 7211
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_408_o> created at line 7211
    Found 29-bit comparator equal for signal <hdmi2usbsoc_tag_do_tag[28]_GND_1_o_equal_1331_o> created at line 7659
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[10]_hdmi_in0_frame_consume_wdomain[10]_equal_1492_o> created at line 8242
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[9]_hdmi_in0_frame_consume_wdomain[9]_equal_1493_o> created at line 8242
    Found 9-bit comparator not equal for signal <n1717> created at line 8242
    Found 11-bit comparator equal for signal <n1720> created at line 8243
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[10]_hdmi_in1_frame_consume_wdomain[10]_equal_1669_o> created at line 8920
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[9]_hdmi_in1_frame_consume_wdomain[9]_equal_1670_o> created at line 8920
    Found 9-bit comparator not equal for signal <n2099> created at line 8920
    Found 11-bit comparator equal for signal <n2102> created at line 8921
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[9]_hdmi_out0_fifo_consume_wdomain[9]_equal_1778_o> created at line 9235
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[8]_hdmi_out0_fifo_consume_wdomain[8]_equal_1779_o> created at line 9235
    Found 8-bit comparator not equal for signal <n2281> created at line 9235
    Found 10-bit comparator not equal for signal <n2284> created at line 9236
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_1812_o> created at line 9314
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_1814_o> created at line 9315
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_1816_o> created at line 9316
    Found 24-bit comparator equal for signal <hdmi_out0_intseq_last> created at line 9317
    Found 24-bit comparator equal for signal <hdmi_out1_intseq_last> created at line 9601
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[9]_hdmi_out1_fifo_consume_wdomain[9]_equal_1936_o> created at line 9681
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[8]_hdmi_out1_fifo_consume_wdomain[8]_equal_1937_o> created at line 9681
    Found 8-bit comparator not equal for signal <n2573> created at line 9681
    Found 10-bit comparator not equal for signal <n2576> created at line 9682
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_1967_o> created at line 9755
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_1969_o> created at line 9756
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_1971_o> created at line 9757
    Found 16-bit comparator greater for signal <encoder_reader_h_width_storage[15]_INV_358_o> created at line 9921
    Found 16-bit comparator greater for signal <n2701> created at line 9924
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q0[2]_asyncfifo_consume_wdomain0[2]_equal_2013_o> created at line 9962
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q0[1]_asyncfifo_consume_wdomain0[1]_equal_2014_o> created at line 9962
    Found 1-bit comparator not equal for signal <n2745> created at line 9962
    Found 3-bit comparator equal for signal <_n22921> created at line 9963
    Found 1-bit comparator equal for signal <n2772> created at line 10088
    Found 11-bit comparator greater for signal <encoder_output_fifo_almost_full> created at line 10181
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q1[2]_asyncfifo_consume_wdomain1[2]_equal_2070_o> created at line 10240
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q1[1]_asyncfifo_consume_wdomain1[1]_equal_2071_o> created at line 10240
    Found 1-bit comparator not equal for signal <n2875> created at line 10240
    Found 3-bit comparator not equal for signal <n2878> created at line 10241
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_3837_o> created at line 14362
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_3854_o> created at line 14378
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_3918_o> created at line 14461
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_3935_o> created at line 14477
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_3999_o> created at line 14560
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_4016_o> created at line 14576
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4075_o> created at line 14834
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4076_o> created at line 14837
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4079_o> created at line 14843
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4080_o> created at line 14846
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4083_o> created at line 14852
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4084_o> created at line 14855
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4463_o> created at line 15417
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4480_o> created at line 15433
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4544_o> created at line 15516
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4561_o> created at line 15532
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4625_o> created at line 15615
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4642_o> created at line 15631
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4701_o> created at line 15889
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4702_o> created at line 15892
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4705_o> created at line 15898
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4706_o> created at line 15901
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4709_o> created at line 15907
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4710_o> created at line 15910
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_5072_o> created at line 16342
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_r[11]_LessThan_5073_o> created at line 16345
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_5076_o> created at line 16351
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_g[11]_LessThan_5077_o> created at line 16354
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_5080_o> created at line 16360
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_b[11]_LessThan_5081_o> created at line 16363
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_5139_o> created at line 16391
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_5149_o> created at line 16402
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_5151_o> created at line 16402
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_5196_o> created at line 16439
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_5206_o> created at line 16450
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_5208_o> created at line 16450
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_5253_o> created at line 16487
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_5263_o> created at line 16498
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_5265_o> created at line 16498
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_5393_o> created at line 16651
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_r[11]_LessThan_5394_o> created at line 16654
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_5397_o> created at line 16660
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_g[11]_LessThan_5398_o> created at line 16663
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_5401_o> created at line 16669
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_b[11]_LessThan_5402_o> created at line 16672
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_5460_o> created at line 16700
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_5470_o> created at line 16711
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5472_o> created at line 16711
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_5517_o> created at line 16748
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_5527_o> created at line 16759
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_5529_o> created at line 16759
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_5574_o> created at line 16796
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_5584_o> created at line 16807
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_5586_o> created at line 16807
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ddrphy_phase_half_hdmi2usbsoc_ddrphy_phase_sys_equal_5687_o> created at line 16875
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_PWR_1_o_LessThan_5756_o> created at line 17682
    Found 10-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hres[9]_equal_6484_o> created at line 20181
    Found 10-bit comparator equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hsync_start[9]_equal_6485_o> created at line 20184
    Found 10-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hsync_end[9]_equal_6486_o> created at line 20187
    Found 10-bit comparator equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hscan[9]_equal_6487_o> created at line 20190
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vscan[11]_equal_6488_o> created at line 20192
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vres[11]_equal_6494_o> created at line 20202
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_start[11]_equal_6495_o> created at line 20205
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_end[11]_equal_6496_o> created at line 20208
    Found 10-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hres[9]_equal_6572_o> created at line 20389
    Found 10-bit comparator equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hsync_start[9]_equal_6573_o> created at line 20392
    Found 10-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hsync_end[9]_equal_6574_o> created at line 20395
    Found 10-bit comparator equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hscan[9]_equal_6575_o> created at line 20398
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vscan[11]_equal_6576_o> created at line 20400
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vres[11]_equal_6582_o> created at line 20410
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_start[11]_equal_6583_o> created at line 20413
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_end[11]_equal_6584_o> created at line 20416
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_LessThan_7418_o> created at line 22421
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_crg_por[10]_LessThan_7722_o> created at line 25294
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  43 RAM(s).
	inferred  15 Multiplier(s).
	inferred 397 Adder/Subtractor(s).
	inferred 8329 D-type flip-flop(s).
	inferred 137 Comparator(s).
	inferred 1502 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   3 Tristate(s).
	inferred  26 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_11_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_11_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_12_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_12_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_16_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_17_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_17_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_24_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_29> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_61_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_61_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_61_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_61_o_GND_61_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_68_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_61_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_54_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 403: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 403: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 454: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_63_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_63_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_63_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_63_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_63_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_63_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_63_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_63_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_63_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_63_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_63_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_63_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_63_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_63_o_GND_63_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_63_o_GND_63_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_63_o_equal_8_o> created at line 283
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_63_o_equal_10_o> created at line 286
    Found 3-bit comparator greater for signal <GND_63_o_cur_cmp_idx[2]_LessThan_25_o> created at line 307
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_63_o_LessThan_26_o> created at line 318
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_63_o_LessThan_27_o> created at line 320
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_67_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_67_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_67_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_67_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_67_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_67_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_67_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_67_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_69_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_69_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_69_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_69_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_69_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_69_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_69_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_73_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_83_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_75_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_75_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_75_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_75_o_GND_75_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_78_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_78_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_88_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_80_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_80_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_80_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_80_o_GND_80_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_82_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_82_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_83_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_83_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_85_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_85_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_85_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_85_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_89_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_89_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_89_o_GND_89_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_89_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_91_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_91_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_91_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_91_o_GND_91_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_31> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_93_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_93_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_93_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_93_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_93_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_96_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_96_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_97_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_97_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_99_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_99_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_99_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_99_o_GND_99_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_101_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_101_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_101_o_GND_101_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_101_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_102_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_102_o_GND_102_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_102_o_GND_102_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_102_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_102_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_102_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_102_o_GND_102_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_32> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_106_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_106_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 111
 1024x32-bit dual-port RAM                             : 3
 1024x65-bit dual-port RAM                             : 2
 1024x8-bit dual-port RAM                              : 2
 11x64-bit dual-port RAM                               : 2
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 7
 16384x32-bit dual-port RAM                            : 1
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x18-bit dual-port RAM                               : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x64-bit dual-port RAM                               : 3
 16x8-bit dual-port RAM                                : 2
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 2
 4x128-bit dual-port RAM                               : 1
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 4x8-bit dual-port RAM                                 : 1
 512x12-bit dual-port RAM                              : 1
 512x67-bit dual-port RAM                              : 2
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x22-bit dual-port RAM                                : 8
# Multipliers                                          : 18
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 2
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 580
 1-bit adder                                           : 3
 10-bit adder                                          : 10
 10-bit addsub                                         : 1
 11-bit adder                                          : 14
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 7
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 5
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 83
 2-bit subtractor                                      : 9
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 26
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 93
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 82
 4-bit addsub                                          : 10
 4-bit subtractor                                      : 33
 5-bit adder                                           : 2
 5-bit addsub                                          : 9
 5-bit subtractor                                      : 24
 6-bit adder                                           : 27
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 12
 7-bit addsub                                          : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 10
 9-bit subtractor                                      : 16
# Registers                                            : 2195
 1-bit register                                        : 1054
 10-bit register                                       : 64
 11-bit register                                       : 58
 12-bit register                                       : 61
 128-bit register                                      : 1
 13-bit register                                       : 16
 14-bit register                                       : 106
 16-bit register                                       : 21
 17-bit register                                       : 4
 2-bit register                                        : 62
 20-bit register                                       : 19
 21-bit register                                       : 1
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 52
 25-bit register                                       : 9
 27-bit register                                       : 8
 28-bit register                                       : 2
 3-bit register                                        : 96
 30-bit register                                       : 14
 32-bit register                                       : 50
 4-bit register                                        : 119
 5-bit register                                        : 30
 57-bit register                                       : 1
 6-bit register                                        : 80
 64-bit register                                       : 6
 65-bit register                                       : 2
 67-bit register                                       : 2
 7-bit register                                        : 24
 8-bit register                                        : 177
 9-bit register                                        : 51
# Comparators                                          : 258
 1-bit comparator equal                                : 33
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 4
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 3125
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2274
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 17
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 14
 13-bit 2-to-1 multiplexer                             : 19
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 23
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 26
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 40
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 55
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 88
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 71
 64-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 15
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 232
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# FSMs                                                 : 38
# Xors                                                 : 301
 1-bit xor2                                            : 287
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 3-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_97_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_97_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_96_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_96_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_73_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_83_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary0>: 1 register on signal <asyncfifo_graycounter1_q_binary0>.
The following registers are absorbed into accumulator <encoder_reader_v>: 1 register on signal <encoder_reader_v>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary1>: 1 register on signal <asyncfifo_graycounter1_q_binary1>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_crg_por>: 1 register on signal <hdmi2usbsoc_crg_por>.
The following registers are absorbed into counter <hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_half>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_sel>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary1>: 1 register on signal <asyncfifo_graycounter0_q_binary1>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_counter1>: 1 register on signal <hdmi2usbsoc_sdram_counter1>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary0>: 1 register on signal <asyncfifo_graycounter0_q_binary0>.
The following registers are absorbed into counter <syncfifo_level>: 1 register on signal <syncfifo_level>.
The following registers are absorbed into counter <syncfifo_produce>: 1 register on signal <syncfifo_produce>.
The following registers are absorbed into counter <syncfifo_consume>: 1 register on signal <syncfifo_consume>.
The following registers are absorbed into counter <encoder_syncfifo_level>: 1 register on signal <encoder_syncfifo_level>.
The following registers are absorbed into counter <encoder_syncfifo_produce>: 1 register on signal <encoder_syncfifo_produce>.
The following registers are absorbed into counter <encoder_syncfifo_consume>: 1 register on signal <encoder_syncfifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_counter>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_dna_cnt>: 1 register on signal <hdmi2usbsoc_dna_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_bitslip_cnt>: 1 register on signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_level>: 1 register on signal <hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi_in0_dma_produce>: 1 register on signal <hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_consume>: 1 register on signal <hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_level>: 1 register on signal <hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi_in1_dma_produce>: 1 register on signal <hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_consume>: 1 register on signal <hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_reader_level>: 1 register on signal <hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi_out0_reader_produce>: 1 register on signal <hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi_out0_reader_consume>: 1 register on signal <hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_reader_level>: 1 register on signal <hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi_out1_reader_produce>: 1 register on signal <hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi_out1_reader_consume>: 1 register on signal <hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <encoder_reader_reader_rsv_level>: 1 register on signal <encoder_reader_reader_rsv_level>.
The following registers are absorbed into counter <encoder_reader_reader_level>: 1 register on signal <encoder_reader_reader_level>.
The following registers are absorbed into counter <encoder_reader_reader_produce>: 1 register on signal <encoder_reader_reader_produce>.
The following registers are absorbed into counter <encoder_reader_reader_consume>: 1 register on signal <encoder_reader_reader_consume>.
The following registers are absorbed into counter <encoder_reader_converter_pack_demux>: 1 register on signal <encoder_reader_converter_pack_demux>.
The following registers are absorbed into counter <encoder_status>: 1 register on signal <encoder_status>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time0>: 1 register on signal <hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time1>: 1 register on signal <hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <encoderbuffer_v_write>: 1 register on signal <encoderbuffer_v_write>.
The following registers are absorbed into counter <encoderbuffer_h_read>: 1 register on signal <encoderbuffer_h_read>.
The following registers are absorbed into counter <encoderbuffer_v_read>: 1 register on signal <encoderbuffer_v_read>.
The following registers are absorbed into counter <hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n162421> :
 	<Madd_n17141[1:0]> in block <top>, 	<Madd_n17144[2:0]_Madd> in block <top>, 	<Madd_n17150[1:0]> in block <top>, 	<Madd_n17153[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163851> :
 	<Madd_n17389[1:0]> in block <top>, 	<Madd_n17392[2:0]_Madd> in block <top>, 	<Madd_n17398[1:0]> in block <top>, 	<Madd_n17401[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162391> :
 	<Madd_n17063[1:0]> in block <top>, 	<Madd_n17066[2:0]_Madd> in block <top>, 	<Madd_n17072[1:0]> in block <top>, 	<Madd_n17075[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163821> :
 	<Madd_n17311[1:0]> in block <top>, 	<Madd_n17314[2:0]_Madd> in block <top>, 	<Madd_n17320[1:0]> in block <top>, 	<Madd_n17323[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162451> :
 	<Madd_n17219[1:0]> in block <top>, 	<Madd_n17222[2:0]_Madd> in block <top>, 	<Madd_n17228[1:0]> in block <top>, 	<Madd_n17231[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163881> :
 	<Madd_n17467[1:0]> in block <top>, 	<Madd_n17470[2:0]_Madd> in block <top>, 	<Madd_n17476[1:0]> in block <top>, 	<Madd_n17479[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162401> :
 	<Madd_n17099[1:0]> in block <top>, 	<Madd_n17102[2:0]_Madd> in block <top>, 	<Madd_n17108[1:0]> in block <top>, 	<Madd_n17111[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163831> :
 	<Madd_n17347[1:0]> in block <top>, 	<Madd_n17350[2:0]_Madd> in block <top>, 	<Madd_n17356[1:0]> in block <top>, 	<Madd_n17359[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162371> :
 	<Madd_n17021[1:0]> in block <top>, 	<Madd_n17024[2:0]_Madd> in block <top>, 	<Madd_n17030[1:0]> in block <top>, 	<Madd_n17033[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163801> :
 	<Madd_n17269[1:0]> in block <top>, 	<Madd_n17272[2:0]_Madd> in block <top>, 	<Madd_n17278[1:0]> in block <top>, 	<Madd_n17281[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162431> :
 	<Madd_n17177[1:0]> in block <top>, 	<Madd_n17180[2:0]_Madd> in block <top>, 	<Madd_n17186[1:0]> in block <top>, 	<Madd_n17189[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163861> :
 	<Madd_n17425[1:0]> in block <top>, 	<Madd_n17428[2:0]_Madd> in block <top>, 	<Madd_n17434[1:0]> in block <top>, 	<Madd_n17437[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n160381> :
 	<Madd_n16763[1:0]> in block <top>, 	<Madd_n16766[2:0]_Madd> in block <top>, 	<Madd_n16772[1:0]> in block <top>, 	<Madd_n16775[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n160401> :
 	<Madd_n16790[1:0]> in block <top>, 	<Madd_n16793[2:0]_Madd> in block <top>, 	<Madd_n16799[1:0]> in block <top>, 	<Madd_n16802[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n160421> :
 	<Madd_n16817[1:0]> in block <top>, 	<Madd_n16820[2:0]_Madd> in block <top>, 	<Madd_n16826[1:0]> in block <top>, 	<Madd_n16829[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n160961> :
 	<Madd_n16913[1:0]> in block <top>, 	<Madd_n16916[2:0]_Madd> in block <top>, 	<Madd_n16922[1:0]> in block <top>, 	<Madd_n16925[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n160941> :
 	<Madd_n16886[1:0]> in block <top>, 	<Madd_n16889[2:0]_Madd> in block <top>, 	<Madd_n16895[1:0]> in block <top>, 	<Madd_n16898[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n160981> :
 	<Madd_n16940[1:0]> in block <top>, 	<Madd_n16943[2:0]_Madd> in block <top>, 	<Madd_n16949[1:0]> in block <top>, 	<Madd_n16952[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5129_OUT1> :
 	<Madd_n17043> in block <top>, 	<Madd_n17044> in block <top>, 	<Madd_n17052> in block <top>, 	<Madd_n17053> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5186_OUT1> :
 	<Madd_n17121> in block <top>, 	<Madd_n17122> in block <top>, 	<Madd_n17130> in block <top>, 	<Madd_n17131> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5243_OUT1> :
 	<Madd_n17199> in block <top>, 	<Madd_n17200> in block <top>, 	<Madd_n17208> in block <top>, 	<Madd_n17209> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5450_OUT1> :
 	<Madd_n17291> in block <top>, 	<Madd_n17292> in block <top>, 	<Madd_n17300> in block <top>, 	<Madd_n17301> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5507_OUT1> :
 	<Madd_n17369> in block <top>, 	<Madd_n17370> in block <top>, 	<Madd_n17378> in block <top>, 	<Madd_n17379> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5564_OUT1> :
 	<Madd_n17447> in block <top>, 	<Madd_n17448> in block <top>, 	<Madd_n17456> in block <top>, 	<Madd_n17457> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4063_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4065_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4063_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4689_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4691_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4689_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n13534> in block <top> and adder/subtractor <Madd_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n13534>.
	The following registers are also absorbed by the MAC: <encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n13749>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n13750>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14054>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14055>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4064_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4690_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5066_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5387_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5063_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5065_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5384_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5386_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4116_OUT> in block <top> and  <Mmult_n13749> in block <top> are combined into a MULT with pre-adder <Mmult_n137491>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4117_OUT> in block <top> and  <Mmult_n13750> in block <top> are combined into a MULT with pre-adder <Mmult_n137501>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4743_OUT> in block <top> and  <Mmult_n14055> in block <top> are combined into a MULT with pre-adder <Mmult_n140551>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4742_OUT> in block <top> and  <Mmult_n14054> in block <top> are combined into a MULT with pre-adder <Mmult_n140541>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi_in0_frame_cur_word,hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi_in1_frame_cur_word,hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed24> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed24> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce1> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary1<1:0>> |          |
    |     diA            | connected to signal <encoder_syncfifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary1<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out0_vtg_phy_payload_p3_y,hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi_out0_vtg_phy_payload_p2_y,hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi_out0_vtg_phy_payload_p1_y,hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi_out0_vtg_phy_payload_p0_y,hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi_out0_vtg_active,hdmi_out0_vtg_phy_payload_vsync,hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out1_vtg_phy_payload_p3_y,hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi_out1_vtg_phy_payload_p2_y,hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi_out1_vtg_phy_payload_p1_y,hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi_out1_vtg_phy_payload_p0_y,hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi_out1_vtg_active,hdmi_out1_vtg_phy_payload_vsync,hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(_n18082,_n18081,_n18080,_n18079,_n18078,_n18077,_n18076,_n18075)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce0> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary0<1:0>> |          |
    |     diA            | connected to signal <(encoder_reader_converter_pack_source_payload_chunk0_data,encoder_reader_converter_pack_source_payload_chunk1_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary0<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_20> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out0_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_22> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out1_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_tag_di_dirty,"00",rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n23369> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_hdmi2usbsoc_interface3_adr[4]_GND_1_o_wide_mux_6624_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_2<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_4<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_reader_reader_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_reader_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     addrB          | connected to signal <encoder_reader_reader_consume> |          |
    |     doB            | connected to signal <encoder_reader_reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(encoderbuffer_write_sel,encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(encoderbuffer_read_sel,encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_26> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <syncfifo_produce> |          |
    |     diA            | connected to signal <(encoderbuffer_source_eop,encoderbuffer_source_sop,encoderbuffer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     addrB          | connected to signal <syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_syncfifo_produce> |          |
    |     diA            | connected to signal <encoder_syncfifo_sink_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <encoder_syncfifo_consume> |          |
    |     doB            | connected to signal <encoder_syncfifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13749 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13750 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14054 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14055 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4064_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4690_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5066_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5387_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5063_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5065_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5384_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5386_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_88_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 111
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 1024x65-bit dual-port block RAM                       : 2
 1024x8-bit dual-port block RAM                        : 1
 1024x8-bit dual-port distributed RAM                  : 1
 11x64-bit dual-port distributed RAM                   : 2
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 5
 128x8-bit single-port block RAM                       : 2
 16384x32-bit single-port block RAM                    : 1
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x18-bit dual-port distributed RAM                   : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x64-bit dual-port block RAM                         : 2
 16x64-bit dual-port distributed RAM                   : 1
 16x8-bit dual-port distributed RAM                    : 2
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 2
 4x128-bit dual-port distributed RAM                   : 1
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 4x8-bit dual-port distributed RAM                     : 1
 512x12-bit dual-port block RAM                        : 1
 512x67-bit dual-port block RAM                        : 2
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x22-bit dual-port distributed RAM                    : 8
# MACs                                                 : 7
 16x16-to-26-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 2
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 229
 10-bit adder                                          : 6
 11-bit adder                                          : 12
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 17-bit subtractor                                     : 2
 2-bit adder                                           : 6
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 16
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 3-bit adder                                           : 11
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 32
 5-bit adder                                           : 2
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 179
 1-bit up counter                                      : 3
 10-bit up counter                                     : 8
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 8
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 2-bit down counter                                    : 9
 2-bit up counter                                      : 5
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 28-bit up counter                                     : 1
 3-bit up counter                                      : 50
 32-bit up counter                                     : 2
 4-bit down counter                                    : 3
 4-bit up counter                                      : 19
 4-bit updown counter                                  : 10
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 9
 6-bit down counter                                    : 1
 6-bit up counter                                      : 8
 7-bit up counter                                      : 8
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit updown counter                                  : 8
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 7
 16-bit updown loadable accumulator                    : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 11468
 Flip-Flops                                            : 11468
# Comparators                                          : 258
 1-bit comparator equal                                : 33
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 4
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 3751
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2932
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 68
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 14
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 10
 13-bit 2-to-1 multiplexer                             : 17
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 13
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 17
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 27
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 80
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 70
 64-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 198
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 38
# Xors                                                 : 301
 1-bit xor2                                            : 287
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 3-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <hdmi2usbsoc_sdram_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer0_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer1_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <hdmi2usbsoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <hdmi2usbsoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_32> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_28> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_29> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_31> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2618> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface11_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary1_2> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2usbsoc_ddrphy_record2_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_3> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_0> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary0_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_1> <hdmi_in1_edid_samp_count_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_2> <hdmi_in1_edid_samp_count_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_3> <hdmi_in1_edid_samp_count_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_4> <hdmi_in1_edid_samp_count_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <period> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_carry> <hdmi_in1_edid_samp_carry> <hdmi2usbsoc_sdram_counter1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary1_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <encoder_reader_reader_consume_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_converter_pack_demux> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter0_q_binary_9> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs0> <xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs0> <xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs1> <xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs1> <xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 88.
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_63_o_GND_63_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_61_o_GND_61_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) encoder_ycbcr422to444_valid_n0 has(ve) been backward balanced into : encoder_ycbcr422to444_valid_n0_BRB0 encoder_ycbcr422to444_valid_n0_BRB1 encoder_ycbcr422to444_valid_n0_BRB2 encoder_ycbcr422to444_valid_n0_BRB3 encoder_ycbcr422to444_valid_n0_BRB4.
	Register(s) fx2_jpeg_streamer/fx2_data_0 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_0_BRB3 fx2_jpeg_streamer/fx2_data_0_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_1 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_1_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_2 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_2_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_3 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_3_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_4 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_4_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_5 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_5_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_6 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_6_BRB0 fx2_jpeg_streamer/fx2_data_6_BRB1 fx2_jpeg_streamer/fx2_data_6_BRB2 fx2_jpeg_streamer/fx2_data_6_BRB3.
	Register(s) fx2_jpeg_streamer/fx2_data_7 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_7_BRB3 fx2_jpeg_streamer/fx2_data_7_BRB4.
	Register(s) fx2_jpeg_streamer/sink_data_d_3 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_3_BRB2 fx2_jpeg_streamer/sink_data_d_3_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_4 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_4_BRB2 fx2_jpeg_streamer/sink_data_d_4_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_5 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_5_BRB2 fx2_jpeg_streamer/sink_data_d_5_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_6 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_6_BRB2 fx2_jpeg_streamer/sink_data_d_6_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_7 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_7_BRB0 fx2_jpeg_streamer/sink_data_d_7_BRB1 fx2_jpeg_streamer/sink_data_d_7_BRB2 fx2_jpeg_streamer/sink_data_d_7_BRB3.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_2_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_3_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB11.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_4_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB11.
	Register(s) hdmi2usbsoc_ddrphy_record0_cke has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_cke_BRB0 .
	Register(s) hdmi2usbsoc_ddrphy_record0_odt has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_odt_BRB0 hdmi2usbsoc_ddrphy_record0_odt_BRB1.
	Register(s) hdmi2usbsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB0 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB1 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_0_BRB0 hdmi_out0_chroma_upsampler_source_y_0_BRB1 hdmi_out0_chroma_upsampler_source_y_0_BRB2 hdmi_out0_chroma_upsampler_source_y_0_BRB3 hdmi_out0_chroma_upsampler_source_y_0_BRB4 hdmi_out0_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_1_BRB2 hdmi_out0_chroma_upsampler_source_y_1_BRB3 hdmi_out0_chroma_upsampler_source_y_1_BRB4 hdmi_out0_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_2_BRB2 hdmi_out0_chroma_upsampler_source_y_2_BRB3 hdmi_out0_chroma_upsampler_source_y_2_BRB4 hdmi_out0_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_3_BRB2 hdmi_out0_chroma_upsampler_source_y_3_BRB3 hdmi_out0_chroma_upsampler_source_y_3_BRB4 hdmi_out0_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_4_BRB2 hdmi_out0_chroma_upsampler_source_y_4_BRB3 hdmi_out0_chroma_upsampler_source_y_4_BRB4 hdmi_out0_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_5_BRB2 hdmi_out0_chroma_upsampler_source_y_5_BRB3 hdmi_out0_chroma_upsampler_source_y_5_BRB4 hdmi_out0_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_6_BRB2 hdmi_out0_chroma_upsampler_source_y_6_BRB3 hdmi_out0_chroma_upsampler_source_y_6_BRB4 hdmi_out0_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_7_BRB2 hdmi_out0_chroma_upsampler_source_y_7_BRB3 hdmi_out0_chroma_upsampler_source_y_7_BRB4 hdmi_out0_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_0 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_0_BRB0 hdmi_out0_fifo_pix_y_0_BRB1 hdmi_out0_fifo_pix_y_0_BRB2 hdmi_out0_fifo_pix_y_0_BRB3 hdmi_out0_fifo_pix_y_0_BRB4 hdmi_out0_fifo_pix_y_0_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_1 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_1_BRB2 hdmi_out0_fifo_pix_y_1_BRB3 hdmi_out0_fifo_pix_y_1_BRB4 hdmi_out0_fifo_pix_y_1_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_2 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_2_BRB2 hdmi_out0_fifo_pix_y_2_BRB3 hdmi_out0_fifo_pix_y_2_BRB4 hdmi_out0_fifo_pix_y_2_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_3 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_3_BRB2 hdmi_out0_fifo_pix_y_3_BRB3 hdmi_out0_fifo_pix_y_3_BRB4 hdmi_out0_fifo_pix_y_3_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_4 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_4_BRB2 hdmi_out0_fifo_pix_y_4_BRB3 hdmi_out0_fifo_pix_y_4_BRB4 hdmi_out0_fifo_pix_y_4_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_5 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_5_BRB2 hdmi_out0_fifo_pix_y_5_BRB3 hdmi_out0_fifo_pix_y_5_BRB4 hdmi_out0_fifo_pix_y_5_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_6 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_6_BRB2 hdmi_out0_fifo_pix_y_6_BRB3 hdmi_out0_fifo_pix_y_6_BRB4 hdmi_out0_fifo_pix_y_6_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_7 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_7_BRB2 hdmi_out0_fifo_pix_y_7_BRB3 hdmi_out0_fifo_pix_y_7_BRB4 hdmi_out0_fifo_pix_y_7_BRB5.
	Register(s) hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_0_BRB0 hdmi_out1_chroma_upsampler_source_y_0_BRB1 hdmi_out1_chroma_upsampler_source_y_0_BRB2 hdmi_out1_chroma_upsampler_source_y_0_BRB3 hdmi_out1_chroma_upsampler_source_y_0_BRB4 hdmi_out1_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_1_BRB2 hdmi_out1_chroma_upsampler_source_y_1_BRB3 hdmi_out1_chroma_upsampler_source_y_1_BRB4 hdmi_out1_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_2_BRB2 hdmi_out1_chroma_upsampler_source_y_2_BRB3 hdmi_out1_chroma_upsampler_source_y_2_BRB4 hdmi_out1_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_3_BRB2 hdmi_out1_chroma_upsampler_source_y_3_BRB3 hdmi_out1_chroma_upsampler_source_y_3_BRB4 hdmi_out1_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_4_BRB2 hdmi_out1_chroma_upsampler_source_y_4_BRB3 hdmi_out1_chroma_upsampler_source_y_4_BRB4 hdmi_out1_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_5_BRB2 hdmi_out1_chroma_upsampler_source_y_5_BRB3 hdmi_out1_chroma_upsampler_source_y_5_BRB4 hdmi_out1_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_6_BRB2 hdmi_out1_chroma_upsampler_source_y_6_BRB3 hdmi_out1_chroma_upsampler_source_y_6_BRB4 hdmi_out1_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_7_BRB2 hdmi_out1_chroma_upsampler_source_y_7_BRB3 hdmi_out1_chroma_upsampler_source_y_7_BRB4 hdmi_out1_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_0 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_0_BRB0 hdmi_out1_fifo_pix_y_0_BRB1 hdmi_out1_fifo_pix_y_0_BRB2 hdmi_out1_fifo_pix_y_0_BRB3 hdmi_out1_fifo_pix_y_0_BRB4 hdmi_out1_fifo_pix_y_0_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_1 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_1_BRB2 hdmi_out1_fifo_pix_y_1_BRB3 hdmi_out1_fifo_pix_y_1_BRB4 hdmi_out1_fifo_pix_y_1_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_2 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_2_BRB2 hdmi_out1_fifo_pix_y_2_BRB3 hdmi_out1_fifo_pix_y_2_BRB4 hdmi_out1_fifo_pix_y_2_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_3 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_3_BRB2 hdmi_out1_fifo_pix_y_3_BRB3 hdmi_out1_fifo_pix_y_3_BRB4 hdmi_out1_fifo_pix_y_3_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_4 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_4_BRB2 hdmi_out1_fifo_pix_y_4_BRB3 hdmi_out1_fifo_pix_y_4_BRB4 hdmi_out1_fifo_pix_y_4_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_5 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_5_BRB2 hdmi_out1_fifo_pix_y_5_BRB3 hdmi_out1_fifo_pix_y_5_BRB4 hdmi_out1_fifo_pix_y_5_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_6 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_6_BRB2 hdmi_out1_fifo_pix_y_6_BRB3 hdmi_out1_fifo_pix_y_6_BRB4 hdmi_out1_fifo_pix_y_6_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_7 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_7_BRB2 hdmi_out1_fifo_pix_y_7_BRB3 hdmi_out1_fifo_pix_y_7_BRB4 hdmi_out1_fifo_pix_y_7_BRB5.
	Register(s) hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB5 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB15 new_master_dat_r_ack0_BRB19 new_master_dat_r_ack0_BRB21 new_master_dat_r_ack0_BRB25 .
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB5 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB15 new_master_dat_r_ack1_BRB19 new_master_dat_r_ack1_BRB21 new_master_dat_r_ack1_BRB25 .
	Register(s) new_master_dat_r_ack18 has(ve) been backward balanced into : new_master_dat_r_ack18_BRB0 new_master_dat_r_ack18_BRB1 new_master_dat_r_ack18_BRB2 new_master_dat_r_ack18_BRB3 new_master_dat_r_ack18_BRB4 new_master_dat_r_ack18_BRB5 new_master_dat_r_ack18_BRB6 new_master_dat_r_ack18_BRB7 new_master_dat_r_ack18_BRB8 new_master_dat_r_ack18_BRB9 new_master_dat_r_ack18_BRB10 new_master_dat_r_ack18_BRB11 new_master_dat_r_ack18_BRB12 new_master_dat_r_ack18_BRB13 new_master_dat_r_ack18_BRB14 new_master_dat_r_ack18_BRB15 new_master_dat_r_ack18_BRB16 new_master_dat_r_ack18_BRB17 new_master_dat_r_ack18_BRB18 new_master_dat_r_ack18_BRB19 new_master_dat_r_ack18_BRB20 new_master_dat_r_ack18_BRB21 new_master_dat_r_ack18_BRB22 new_master_dat_r_ack18_BRB23 new_master_dat_r_ack18_BRB24 new_master_dat_r_ack18_BRB25 new_master_dat_r_ack18_BRB26 new_master_dat_r_ack18_BRB27 new_master_dat_r_ack18_BRB29 new_master_dat_r_ack18_BRB30 new_master_dat_r_ack18_BRB31 new_master_dat_r_ack18_BRB32 new_master_dat_r_ack18_BRB33
new_master_dat_r_ack18_BRB34 new_master_dat_r_ack18_BRB35 new_master_dat_r_ack18_BRB36 new_master_dat_r_ack18_BRB37 new_master_dat_r_ack18_BRB38 new_master_dat_r_ack18_BRB39.
	Register(s) new_master_dat_r_ack19 has(ve) been backward balanced into : new_master_dat_r_ack19_BRB0 new_master_dat_r_ack19_BRB1 new_master_dat_r_ack19_BRB2 new_master_dat_r_ack19_BRB3 new_master_dat_r_ack19_BRB4 new_master_dat_r_ack19_BRB5 new_master_dat_r_ack19_BRB6 new_master_dat_r_ack19_BRB7 new_master_dat_r_ack19_BRB8 new_master_dat_r_ack19_BRB9 new_master_dat_r_ack19_BRB10 new_master_dat_r_ack19_BRB11 new_master_dat_r_ack19_BRB12 new_master_dat_r_ack19_BRB13 new_master_dat_r_ack19_BRB14 new_master_dat_r_ack19_BRB15 new_master_dat_r_ack19_BRB16 new_master_dat_r_ack19_BRB17 new_master_dat_r_ack19_BRB18 new_master_dat_r_ack19_BRB19 new_master_dat_r_ack19_BRB20 new_master_dat_r_ack19_BRB21 new_master_dat_r_ack19_BRB22 new_master_dat_r_ack19_BRB23 new_master_dat_r_ack19_BRB24 new_master_dat_r_ack19_BRB25 new_master_dat_r_ack19_BRB26 new_master_dat_r_ack19_BRB27 new_master_dat_r_ack19_BRB29 new_master_dat_r_ack19_BRB30 new_master_dat_r_ack19_BRB31 new_master_dat_r_ack19_BRB32 new_master_dat_r_ack19_BRB33
new_master_dat_r_ack19_BRB34 new_master_dat_r_ack19_BRB35 new_master_dat_r_ack19_BRB36 new_master_dat_r_ack19_BRB37 new_master_dat_r_ack19_BRB38 new_master_dat_r_ack19_BRB39.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB4 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB14 new_master_dat_r_ack2_BRB15 new_master_dat_r_ack2_BRB19 new_master_dat_r_ack2_BRB21 new_master_dat_r_ack2_BRB24 new_master_dat_r_ack2_BRB25 .
	Register(s) new_master_dat_r_ack20 has(ve) been backward balanced into : new_master_dat_r_ack20_BRB0 new_master_dat_r_ack20_BRB1 new_master_dat_r_ack20_BRB2 new_master_dat_r_ack20_BRB3 new_master_dat_r_ack20_BRB4 new_master_dat_r_ack20_BRB5 new_master_dat_r_ack20_BRB6 new_master_dat_r_ack20_BRB7 new_master_dat_r_ack20_BRB8 new_master_dat_r_ack20_BRB9 new_master_dat_r_ack20_BRB10 new_master_dat_r_ack20_BRB11 new_master_dat_r_ack20_BRB12 new_master_dat_r_ack20_BRB13 new_master_dat_r_ack20_BRB14 new_master_dat_r_ack20_BRB15 new_master_dat_r_ack20_BRB16 new_master_dat_r_ack20_BRB17 new_master_dat_r_ack20_BRB18 new_master_dat_r_ack20_BRB19 new_master_dat_r_ack20_BRB20 new_master_dat_r_ack20_BRB21 new_master_dat_r_ack20_BRB22 new_master_dat_r_ack20_BRB23 new_master_dat_r_ack20_BRB24 new_master_dat_r_ack20_BRB25 new_master_dat_r_ack20_BRB26 new_master_dat_r_ack20_BRB27 new_master_dat_r_ack20_BRB29 new_master_dat_r_ack20_BRB30 new_master_dat_r_ack20_BRB31 new_master_dat_r_ack20_BRB32 new_master_dat_r_ack20_BRB33
new_master_dat_r_ack20_BRB34 new_master_dat_r_ack20_BRB35 new_master_dat_r_ack20_BRB36 new_master_dat_r_ack20_BRB37 new_master_dat_r_ack20_BRB38 new_master_dat_r_ack20_BRB39.
	Register(s) new_master_dat_r_ack21 has(ve) been backward balanced into : new_master_dat_r_ack21_BRB0 new_master_dat_r_ack21_BRB1 new_master_dat_r_ack21_BRB2 new_master_dat_r_ack21_BRB3 new_master_dat_r_ack21_BRB5 new_master_dat_r_ack21_BRB6 new_master_dat_r_ack21_BRB7 new_master_dat_r_ack21_BRB8 new_master_dat_r_ack21_BRB9 new_master_dat_r_ack21_BRB10 new_master_dat_r_ack21_BRB11 new_master_dat_r_ack21_BRB12 new_master_dat_r_ack21_BRB13 new_master_dat_r_ack21_BRB14 new_master_dat_r_ack21_BRB15 new_master_dat_r_ack21_BRB16 new_master_dat_r_ack21_BRB17 new_master_dat_r_ack21_BRB18 new_master_dat_r_ack21_BRB19 new_master_dat_r_ack21_BRB20 new_master_dat_r_ack21_BRB21 new_master_dat_r_ack21_BRB22 new_master_dat_r_ack21_BRB23 new_master_dat_r_ack21_BRB24 new_master_dat_r_ack21_BRB25 new_master_dat_r_ack21_BRB26 new_master_dat_r_ack21_BRB28.
	Register(s) new_master_dat_r_ack22 has(ve) been backward balanced into : new_master_dat_r_ack22_BRB0 new_master_dat_r_ack22_BRB1 new_master_dat_r_ack22_BRB2 new_master_dat_r_ack22_BRB3 new_master_dat_r_ack22_BRB4.
	Register(s) new_master_dat_r_ack24 has(ve) been backward balanced into : new_master_dat_r_ack24_BRB0 new_master_dat_r_ack24_BRB1 new_master_dat_r_ack24_BRB2 new_master_dat_r_ack24_BRB4 new_master_dat_r_ack24_BRB5 new_master_dat_r_ack24_BRB14 new_master_dat_r_ack24_BRB17 new_master_dat_r_ack24_BRB18 new_master_dat_r_ack24_BRB19 new_master_dat_r_ack24_BRB22 new_master_dat_r_ack24_BRB23 new_master_dat_r_ack24_BRB24 new_master_dat_r_ack24_BRB27 .
	Register(s) new_master_dat_r_ack25 has(ve) been backward balanced into : new_master_dat_r_ack25_BRB0 new_master_dat_r_ack25_BRB1 new_master_dat_r_ack25_BRB2 new_master_dat_r_ack25_BRB4 new_master_dat_r_ack25_BRB5 new_master_dat_r_ack25_BRB14 new_master_dat_r_ack25_BRB17 new_master_dat_r_ack25_BRB18 new_master_dat_r_ack25_BRB19 new_master_dat_r_ack25_BRB22 new_master_dat_r_ack25_BRB23 new_master_dat_r_ack25_BRB24 new_master_dat_r_ack25_BRB27 .
	Register(s) new_master_dat_r_ack26 has(ve) been backward balanced into : new_master_dat_r_ack26_BRB0 new_master_dat_r_ack26_BRB1 new_master_dat_r_ack26_BRB2 new_master_dat_r_ack26_BRB4 new_master_dat_r_ack26_BRB5 new_master_dat_r_ack26_BRB14 new_master_dat_r_ack26_BRB17 new_master_dat_r_ack26_BRB18 new_master_dat_r_ack26_BRB19 new_master_dat_r_ack26_BRB22 new_master_dat_r_ack26_BRB23 new_master_dat_r_ack26_BRB24 new_master_dat_r_ack26_BRB27 .
	Register(s) new_master_dat_r_ack27 has(ve) been backward balanced into : new_master_dat_r_ack27_BRB0 new_master_dat_r_ack27_BRB1 new_master_dat_r_ack27_BRB2 new_master_dat_r_ack27_BRB3 new_master_dat_r_ack27_BRB5 new_master_dat_r_ack27_BRB14 new_master_dat_r_ack27_BRB17 new_master_dat_r_ack27_BRB18 new_master_dat_r_ack27_BRB19 new_master_dat_r_ack27_BRB22 new_master_dat_r_ack27_BRB23 new_master_dat_r_ack27_BRB24 new_master_dat_r_ack27_BRB27 .
	Register(s) new_master_dat_r_ack28 has(ve) been backward balanced into : new_master_dat_r_ack28_BRB0 new_master_dat_r_ack28_BRB1 new_master_dat_r_ack28_BRB2 new_master_dat_r_ack28_BRB3 new_master_dat_r_ack28_BRB4.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB4 new_master_dat_r_ack3_BRB5 new_master_dat_r_ack3_BRB6 new_master_dat_r_ack3_BRB7 new_master_dat_r_ack3_BRB10 new_master_dat_r_ack3_BRB11 new_master_dat_r_ack3_BRB12.
	Register(s) new_master_dat_r_ack33 has(ve) been backward balanced into : new_master_dat_r_ack33_BRB18 new_master_dat_r_ack33_BRB23 new_master_dat_r_ack33_BRB28.
	Register(s) new_master_dat_r_ack34 has(ve) been backward balanced into : new_master_dat_r_ack34_BRB0 new_master_dat_r_ack34_BRB1 new_master_dat_r_ack34_BRB2 new_master_dat_r_ack34_BRB3 new_master_dat_r_ack34_BRB4.
	Register(s) new_master_dat_r_ack4 has(ve) been backward balanced into : new_master_dat_r_ack4_BRB0 new_master_dat_r_ack4_BRB1.
Unit <top> processed.
FlipFlop JpegEnc/U_Huffman/VLC_size_0 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_1 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_2 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_3 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_0 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_1 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_2 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_3 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB5>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <new_master_dat_r_ack19_BRB14>.
	Found 2-bit shift register for signal <new_master_dat_r_ack19_BRB15>.
	Found 2-bit shift register for signal <new_master_dat_r_ack19_BRB16>.
	Found 2-bit shift register for signal <new_master_dat_r_ack19_BRB17>.
	Found 2-bit shift register for signal <new_master_dat_r_ack19_BRB21>.
	Found 2-bit shift register for signal <new_master_dat_r_ack19_BRB22>.
	Found 2-bit shift register for signal <new_master_dat_r_ack25_BRB17>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB10>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB13>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB4>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB10>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB14>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB15>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB16>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB17>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB19>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB20>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB21>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB22>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB24>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB25>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB26>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB14>.
	Found 2-bit shift register for signal <new_master_dat_r_ack27_BRB17>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB18>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB19>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB22>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB23>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB24>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB27>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB27>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB29>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB30>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB31>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB32>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB33>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB34>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB35>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB36>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB37>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB38>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB39>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB19>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB21>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB9>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11634
 Flip-Flops                                            : 11634
# Shift Registers                                      : 233
 10-bit shift register                                 : 8
 2-bit shift register                                  : 95
 3-bit shift register                                  : 22
 4-bit shift register                                  : 96
 5-bit shift register                                  : 3
 6-bit shift register                                  : 1
 7-bit shift register                                  : 4
 8-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_hdmi2usb-hdmi2usbsoc-atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18096
#      GND                         : 1
#      INV                         : 324
#      LUT1                        : 613
#      LUT2                        : 1495
#      LUT3                        : 2269
#      LUT4                        : 1715
#      LUT5                        : 1929
#      LUT6                        : 5602
#      MULT_AND                    : 42
#      MUXCY                       : 1990
#      MUXF7                       : 194
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 1905
# FlipFlops/Latches                : 11955
#      FD                          : 2068
#      FD_1                        : 6
#      FDC                         : 1279
#      FDC_1                       : 24
#      FDCE                        : 910
#      FDE                         : 403
#      FDE_1                       : 13
#      FDP                         : 9
#      FDP_1                       : 2
#      FDPE                        : 39
#      FDR                         : 2255
#      FDRE                        : 4731
#      FDS                         : 41
#      FDSE                        : 168
#      ODDR2                       : 7
# RAMS                             : 1104
#      RAM128X1D                   : 64
#      RAM16X1D                    : 815
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 67
#      RAMB8BWER                   : 22
# Shift Registers                  : 233
#      SRLC16E                     : 233
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 88
#      BUFIO2                      : 1
#      IBUF                        : 6
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 19
#      OBUF                        : 42
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 20
#      DSP48A1                     : 20
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           11955  out of  54576    21%  
 Number of Slice LUTs:                16338  out of  27288    59%  
    Number used as Logic:             13947  out of  27288    51%  
    Number used as Memory:             2391  out of   6408    37%  
       Number used as RAM:             2158
       Number used as SRL:              233

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  21555
   Number with an unused Flip Flop:    9600  out of  21555    44%  
   Number with an unused LUT:          5217  out of  21555    24%  
   Number of fully used LUT-FF pairs:  6738  out of  21555    31%  
   Number of unique control sets:       459

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                 106  out of    218    48%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               78  out of    116    67%  
    Number using Block RAM only:         78
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                     20  out of     58    34%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
clk100                               | PLL_ADV:CLKOUT5        | 10130 |
clk100                               | PLL_ADV:CLKOUT2        | 75    |
obj_fx2_ifclk                        | IBUF                   | 64    |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 926   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 926   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 904   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                           | BUFG                   | 2     |
clk100                               | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.544ns (Maximum Frequency: 94.837MHz)
   Minimum input arrival time before clock: 5.903ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 9.092ns (frequency: 109.982MHz)
  Total number of paths / destination ports: 3632989 / 33041
-------------------------------------------------------------------------
Delay:               18.185ns (Levels of Logic = 19)
  Source:            JpegEnc/U_Huffman/bit_ptr_0 (FF)
  Destination:       JpegEnc/U_Huffman/word_reg_22 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 0.5X

  Data Path: JpegEnc/U_Huffman/bit_ptr_0 to JpegEnc/U_Huffman/word_reg_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           233   0.447   2.290  JpegEnc/U_Huffman/bit_ptr_0 (JpegEnc/U_Huffman/bit_ptr_0)
     LUT5:I2->O           46   0.205   1.595  JpegEnc/U_Huffman/GND_93_o_Decoder_245_OUT<22>111 (JpegEnc/U_Huffman/GND_93_o_Decoder_245_OUT<22>1)
     LUT6:I4->O            1   0.203   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1576 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1576)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1577_SW0 (N5916)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1577 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1577)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1578_SW0 (N5776)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1578 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1578)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1580_SW0 (N5456)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1580 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1580)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1581_SW0 (N5684)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1581 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1581)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1583_SW0 (N5362)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1583 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1583)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1584_SW0 (N5594)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1584 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1584)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1586_SW0 (N5316)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1586 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1586)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1587_SW0 (N5548)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1587 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1587)
     LUT6:I5->O            1   0.205   0.000  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1588 (JpegEnc/U_Huffman/state[1]_word_reg[22]_wide_mux_457_OUT<22>)
     FDCE:D                    0.102          JpegEnc/U_Huffman/word_reg_22
    ----------------------------------------
    Total                     18.185ns (4.442ns logic, 13.743ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'obj_fx2_ifclk'
  Clock period: 10.544ns (frequency: 94.837MHz)
  Total number of paths / destination ports: 2019 / 74
-------------------------------------------------------------------------
Delay:               5.272ns (Levels of Logic = 4)
  Source:            fx2_jpeg_streamer/packet_counter_8 (FF)
  Destination:       memdat_8_0 (FF)
  Source Clock:      obj_fx2_ifclk falling
  Destination Clock: obj_fx2_ifclk rising

  Data Path: fx2_jpeg_streamer/packet_counter_8 to memdat_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            6   0.447   0.973  fx2_jpeg_streamer/packet_counter_8 (fx2_jpeg_streamer/packet_counter_8)
     LUT3:I0->O            1   0.205   0.808  fx2_jpeg_streamer/n00091_SW1 (N3402)
     LUT6:I3->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack1)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary11 (Mcount_asyncfifo_graycounter1_q_binary1)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  Mram_storage_281 (_n18106<0>)
     FD:D                      0.102          memdat_8_0
    ----------------------------------------
    Total                      5.272ns (1.369ns logic, 3.903ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 8.143ns (frequency: 122.807MHz)
  Total number of paths / destination ports: 26682 / 1312
-------------------------------------------------------------------------
Delay:               8.143ns (Levels of Logic = 7)
  Source:            hdmi_out0_hdmi_phy_es0_n1q_m_3 (FF)
  Destination:       hdmi_out0_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_hdmi_phy_es0_n1q_m_3 to hdmi_out0_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  hdmi_out0_hdmi_phy_es0_n1q_m_3 (hdmi_out0_hdmi_phy_es0_n1q_m_3)
     LUT4:I1->O            4   0.205   0.931  GND_1_o_GND_1_o_or_5139_OUT<0>2 (GND_1_o_GND_1_o_or_5139_OUT<0>2)
     LUT4:I0->O           19   0.203   1.436  GND_1_o_GND_1_o_or_5139_OUT<0>3 (GND_1_o_GND_1_o_or_5139_OUT<0>)
     LUT6:I0->O            2   0.203   0.981  Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5162_OUT_B_A3 (Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5162_OUT_B_rs_A<2>)
     LUT6:I0->O            2   0.203   0.961  Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5162_OUT_B_rs_lut<2> (Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5162_OUT_B_rs_lut<2>)
     LUT5:I0->O            3   0.203   0.898  Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5162_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5162_OUT_B_rs_cy<2>)
     LUT6:I2->O            0   0.203   0.000  Maccum_hdmi_out0_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi_out0_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_out0_hdmi_phy_es0_cnt_xor<5> (Result<5>20)
     FDR:D                     0.102          hdmi_out0_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.143ns (1.905ns logic, 6.238ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record0_hdmi_in_clk_p'
  Clock period: 8.913ns (frequency: 112.194MHz)
  Total number of paths / destination ports: 12832 / 2705
-------------------------------------------------------------------------
Delay:               4.457ns (Levels of Logic = 1)
  Source:            FDCE_1 (FF)
  Destination:       hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record0_hdmi_in_clk_p rising
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_1 to hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_1 (hdmi_in0_new_pix_rst_n1)
     INV:I->O            778   0.206   2.153  hdmi_in0_new_pix_rst_n1_inv2141_INV_0 (hdmi_in0_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.457ns (1.083ns logic, 3.374ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record1_hdmi_in_clk_p'
  Clock period: 8.913ns (frequency: 112.194MHz)
  Total number of paths / destination ports: 12807 / 2705
-------------------------------------------------------------------------
Delay:               4.457ns (Levels of Logic = 1)
  Source:            FDCE_3 (FF)
  Destination:       hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record1_hdmi_in_clk_p rising
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_3 to hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_3 (hdmi_in1_new_pix_rst_n1)
     INV:I->O            778   0.206   2.153  hdmi_in1_new_pix_rst_n1_inv2141_INV_0 (hdmi_in1_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.457ns (1.083ns logic, 3.374ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 350 / 350
-------------------------------------------------------------------------
Offset:              5.017ns (Levels of Logic = 4)
  Source:            obj_fx2_flagb (PAD)
  Destination:       Mram_storage_281 (RAM)
  Destination Clock: clk100 rising 0.5X

  Data Path: obj_fx2_flagb to Mram_storage_281
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.021  obj_fx2_flagb_IBUF (obj_fx2_flagb_IBUF)
     LUT4:I0->O            2   0.203   0.617  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT6:I5->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack1)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary11 (Mcount_asyncfifo_graycounter1_q_binary1)
     RAM16X1D:DPRA0            0.000          Mram_storage_281
    ----------------------------------------
    Total                      5.017ns (1.835ns logic, 3.182ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'obj_fx2_ifclk'
  Total number of paths / destination ports: 54 / 46
-------------------------------------------------------------------------
Offset:              5.903ns (Levels of Logic = 5)
  Source:            obj_fx2_flagb (PAD)
  Destination:       memdat_8_0 (FF)
  Destination Clock: obj_fx2_ifclk rising

  Data Path: obj_fx2_flagb to memdat_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.021  obj_fx2_flagb_IBUF (obj_fx2_flagb_IBUF)
     LUT4:I0->O            2   0.203   0.617  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT6:I5->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack1)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary11 (Mcount_asyncfifo_graycounter1_q_binary1)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  Mram_storage_281 (_n18106<0>)
     FD:D                      0.102          memdat_8_0
    ----------------------------------------
    Total                      5.903ns (2.142ns logic, 3.761ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 74
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_5:BUSY (PAD)
  Destination:       hdmi_in0_datacapture2_lateness_3 (FF)
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: IODELAY2_5:BUSY to hdmi_in0_datacapture2_lateness_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_5 (hdmi_in0_datacapture2_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n23154_inv_SW0_SW0 (N3426)
     LUT6:I0->O            7   0.203   0.773  _n23154_inv (_n23154_inv)
     FDRE:CE                   0.322          hdmi_in0_datacapture2_lateness_3
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 74
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_7:BUSY (PAD)
  Destination:       hdmi_in1_datacapture0_lateness_1 (FF)
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: IODELAY2_7:BUSY to hdmi_in1_datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_7 (hdmi_in1_datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n23162_inv_SW0_SW0 (N3428)
     LUT6:I0->O            7   0.203   0.773  _n23162_inv (_n23162_inv)
     FDRE:CE                   0.322          hdmi_in1_datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (hdmi2usbsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_hdmi2usbsoc_crg_dcm_base50_locked_OR_2082_o1 (sys_rst_hdmi2usbsoc_crg_dcm_base50_locked_OR_2082_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 217 / 187
-------------------------------------------------------------------------
Offset:              5.031ns (Levels of Logic = 2)
  Source:            asyncfifo_graycounter0_q0_0 (FF)
  Destination:       user_led_1 (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: asyncfifo_graycounter0_q0_0 to user_led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  asyncfifo_graycounter0_q0_0 (asyncfifo_graycounter0_q0_0)
     LUT6:I0->O            9   0.203   0.829  user_led_11 (user_led_1_OBUF)
     OBUF:I->O                 2.571          user_led_1_OBUF (user_led_1)
    ----------------------------------------
    Total                      5.031ns (3.221ns logic, 1.810ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'obj_fx2_ifclk'
  Total number of paths / destination ports: 39 / 10
-------------------------------------------------------------------------
Offset:              4.966ns (Levels of Logic = 2)
  Source:            fx2_jpeg_streamer/fx2_data_6_BRB1 (FF)
  Destination:       obj_fx2_data<0> (PAD)
  Source Clock:      obj_fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_6_BRB1 to obj_fx2_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            8   0.447   1.167  fx2_jpeg_streamer/fx2_data_6_BRB1 (fx2_jpeg_streamer/fx2_data_6_BRB1)
     LUT6:I0->O            1   0.203   0.579  fx2_jpeg_streamer/Mmux_fsm_state[1]_fx2_data[7]_wide_mux_34_OUT11 (fx2_jpeg_streamer/fx2_data_0)
     OBUF:I->O                 2.571          obj_fx2_data_0_OBUF (obj_fx2_data<0>)
    ----------------------------------------
    Total                      4.966ns (3.221ns logic, 1.745ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl10_regs1 (xilinxmultiregimpl10_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in0_datacapture0_delay_ce1 (hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl60_regs1 (xilinxmultiregimpl60_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in1_datacapture0_delay_ce1 (hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       hdmi2usbsoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to hdmi2usbsoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (hdmi2usbsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (hdmi2usbsoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.849|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |   18.185|         |    1.919|         |
hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
obj_fx2_ifclk                        |    5.507|    4.386|         |         |
record0_hdmi_in_clk_p                |    2.418|         |         |         |
record1_hdmi_in_clk_p                |    2.418|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |    1.232|         |         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    8.143|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock obj_fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    4.026|         |    5.419|         |
obj_fx2_ifclk  |    6.392|    5.272|    6.984|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock record0_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record0_hdmi_in_clk_p|    6.360|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record1_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record1_hdmi_in_clk_p|    6.360|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 343.00 secs
Total CPU time to Xst completion: 340.91 secs
 
--> 


Total memory usage is 921680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1447 (   0 filtered)
Number of infos    :  344 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf atlys_hdmi2usb-hdmi2usbsoc-atlys.ngc
atlys_hdmi2usb-hdmi2usbsoc-atlys.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/at
lys_hdmi2usb-hdmi2usbsoc-atlys.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(128)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(129)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(130)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(131)]
   <TIMESPEC "TSise_sucks11" = FROM "GRPusb_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(136)]
   <TIMESPEC "TSise_sucks12" = FROM "GRPsys_clk" TO "GRPusb_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(137)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_hdmi2usbsoc_crg_clk100b = PERIOD
   "hdmi2usbsoc_crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in0_pll_clk1 = PERIOD "hdmi_in0_pll_clk1"
   TSrecord0_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in0_pll_clk0 = PERIOD "hdmi_in0_pll_clk0"
   TSrecord0_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in0_pll_clk2 = PERIOD "hdmi_in0_pll_clk2"
   TSrecord0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in1_pll_clk1 = PERIOD "hdmi_in1_pll_clk1"
   TSrecord1_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in1_pll_clk0 = PERIOD "hdmi_in1_pll_clk0"
   TSrecord1_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in1_pll_clk2 = PERIOD "hdmi_in1_pll_clk2"
   TSrecord1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi_out0_clocking_pll_clk1" TS_hdmi_out0_clocking_clk_pix_unbuffered / 2
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi_out0_clocking_pll_clk0" TS_hdmi_out0_clocking_clk_pix_unbuffered / 10
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi_out0_clocking_pll_clk2" TS_hdmi_out0_clocking_clk_pix_unbuffered HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_hdmi2usbsoc_crg_pll_3_ = PERIOD
   "hdmi2usbsoc_crg_pll_3_" TS_hdmi2usbsoc_crg_clk100b PHASE 6.944444444 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_hdmi2usbsoc_crg_pll_5_ = PERIOD
   "hdmi2usbsoc_crg_pll_5_" TS_hdmi2usbsoc_crg_clk100b / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_crg_pll_0_ = PERIOD
   "hdmi2usbsoc_crg_pll_0_" TS_hdmi2usbsoc_crg_clk100b / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_crg_pll_2_ = PERIOD
   "hdmi2usbsoc_crg_pll_2_" TS_hdmi2usbsoc_crg_clk100b PHASE 7.5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered_0 = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi_out0_clocking_pll_clk1_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi_out0_clocking_pll_clk0_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi_out0_clocking_pll_clk2_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0
   HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord0_hdmi_in_clk_p" = PERIOD "GRPrecord0_hdmi_in_clk_p" 12
   ns HIGH 50%;> [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(144)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord1_hdmi_in_clk_p" = PERIOD "GRPrecord1_hdmi_in_clk_p" 12
   ns HIGH 50%;> [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(147)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "atlys_hdmi2usb-hdmi2usbsoc-atlys.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "atlys_hdmi2usb-hdmi2usbsoc-atlys.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file atlys_hdmi2usb-hdmi2usbsoc-atlys_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 21 secs 
Total CPU  time at the beginning of Placer: 1 mins 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:729db0a) REAL time: 1 mins 25 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5352_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5353_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5353_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5354_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5352_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5352_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5354_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5354_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5675_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5675_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5674_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5674_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5675_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5673_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5673_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5673_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:729db0a) REAL time: 1 mins 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:176d5b8a) REAL time: 1 mins 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6b644408) REAL time: 2 mins 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6b644408) REAL time: 2 mins 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6b644408) REAL time: 2 mins 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6b644408) REAL time: 2 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6b644408) REAL time: 2 mins 16 secs 

Phase 9.8  Global Placement
.......................
.........................................................................................................
........................................................................................................................................
........................................................................................................................................
.......................................................
Phase 9.8  Global Placement (Checksum:b0697376) REAL time: 6 mins 14 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b0697376) REAL time: 6 mins 14 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:59faafc2) REAL time: 6 mins 57 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:59faafc2) REAL time: 6 mins 57 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:98067d92) REAL time: 6 mins 58 secs 

Total REAL time to Placer completion: 7 mins 
Total CPU  time to Placer completion: 6 mins 59 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                11,947 out of  54,576   21%
    Number used as Flip Flops:              11,944
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     13,477 out of  27,288   49%
    Number used as logic:                   11,682 out of  27,288   42%
      Number using O6 output only:           8,509
      Number using O5 output only:             594
      Number using O5 and O6:                2,579
      Number used as ROM:                        0
    Number used as Memory:                   1,437 out of   6,408   22%
      Number used as Dual Port RAM:          1,304
        Number using O6 output only:           412
        Number using O5 output only:            38
        Number using O5 and O6:                854
      Number used as Single Port RAM:            0
      Number used as Shift Register:           133
        Number using O6 output only:            33
        Number using O5 output only:             0
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    358
      Number with same-slice register load:    318
      Number with same-slice carry load:        40
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,203 out of   6,822   76%
  Number of MUXCYs used:                     2,328 out of  13,644   17%
  Number of LUT Flip Flop pairs used:       16,723
    Number with an unused Flip Flop:         6,125 out of  16,723   36%
    Number with an unused LUT:               3,246 out of  16,723   19%
    Number of fully used LUT-FF pairs:       7,352 out of  16,723   43%
    Number of unique control sets:             484
    Number of slice register sites lost
      to control set restrictions:           1,409 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       108 out of     218   49%
    Number of LOCed IOBs:                      108 out of     108  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        67 out of     116   57%
  Number of RAMB8BWERs:                         22 out of     232    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           20 out of      58   34%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.76

Peak Memory Usage:  1179 MB
Total REAL time to MAP completion:  7 mins 15 secs 
Total CPU time to MAP completion:   7 mins 14 secs 

Mapping completed.
See MAP report file "atlys_hdmi2usb-hdmi2usbsoc-atlys_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: atlys_hdmi2usb-hdmi2usbsoc-atlys.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                11,947 out of  54,576   21%
    Number used as Flip Flops:              11,944
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     13,477 out of  27,288   49%
    Number used as logic:                   11,682 out of  27,288   42%
      Number using O6 output only:           8,509
      Number using O5 output only:             594
      Number using O5 and O6:                2,579
      Number used as ROM:                        0
    Number used as Memory:                   1,437 out of   6,408   22%
      Number used as Dual Port RAM:          1,304
        Number using O6 output only:           412
        Number using O5 output only:            38
        Number using O5 and O6:                854
      Number used as Single Port RAM:            0
      Number used as Shift Register:           133
        Number using O6 output only:            33
        Number using O5 output only:             0
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    358
      Number with same-slice register load:    318
      Number with same-slice carry load:        40
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,203 out of   6,822   76%
  Number of MUXCYs used:                     2,328 out of  13,644   17%
  Number of LUT Flip Flop pairs used:       16,723
    Number with an unused Flip Flop:         6,125 out of  16,723   36%
    Number with an unused LUT:               3,246 out of  16,723   19%
    Number of fully used LUT-FF pairs:       7,352 out of  16,723   43%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       108 out of     218   49%
    Number of LOCed IOBs:                      108 out of     108  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        67 out of     116   57%
  Number of RAMB8BWERs:                         22 out of     232    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           20 out of      58   34%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 23 secs 
Finished initial Timing Analysis.  REAL time: 24 secs 

WARNING:Par:288 - The signal obj_fx2_flaga_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal obj_fx2_flagc_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 92809 unrouted;      REAL time: 26 secs 

Phase  2  : 79108 unrouted;      REAL time: 31 secs 

Phase  3  : 39175 unrouted;      REAL time: 1 mins 32 secs 

Phase  4  : 39197 unrouted; (Setup:10076, Hold:8155, Component Switching Limit:0)     REAL time: 1 mins 40 secs 

Updating file: atlys_hdmi2usb-hdmi2usbsoc-atlys.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:9145, Hold:6162, Component Switching Limit:0)     REAL time: 3 mins 49 secs 

Phase  6  : 0 unrouted; (Setup:9145, Hold:6162, Component Switching Limit:0)     REAL time: 3 mins 58 secs 

Phase  7  : 0 unrouted; (Setup:9145, Hold:6162, Component Switching Limit:0)     REAL time: 4 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:9145, Hold:6162, Component Switching Limit:0)     REAL time: 4 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:9145, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:8158, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 38 secs 
Total REAL time to Router completion: 4 mins 38 secs 
Total CPU time to Router completion: 4 mins 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 3118 |  0.171     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   74 |  0.240     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  272 |  0.064     |  1.277      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   10 |  0.206     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y1| No   |   10 |  0.237     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   67 |  0.184     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   23 |  0.506     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_crg_clk_ |              |      |      |            |             |
|  sdram_half_shifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  274 |  0.058     |  1.274      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  127 |  0.556     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  125 |  0.564     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.029     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_dna_cnt< |              |      |      |            |             |
|                  0> |         Local|      |    6 |  0.000     |  2.396      |
+---------------------+--------------+------+------+------------+-------------+
|  obj_fx2_ifclk_IBUF |         Local|      |   28 |  0.013     |  2.868      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 8158 (Setup: 8158, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 16

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |    -0.631ns|     6.631ns|       7|        3876
  mi_in1_pll_clk1"         TSrecord1_hdmi_i | HOLD        |     0.412ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |    -0.463ns|     6.463ns|      21|        4282
  mi_in0_pll_clk1"         TSrecord0_hdmi_i | HOLD        |     0.434ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP         "hdmi_out0_clo |             |            |            |        |            
  cking_clk_pix_unbuffered_0" TS_base50_clk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_5_ = PERIOD TIMEGR | SETUP       |     0.088ns|    19.912ns|       0|           0
  P "hdmi2usbsoc_crg_pll_5_"         TS_hdm | HOLD        |     0.042ns|            |       0|           0
  i2usbsoc_crg_clk100b / 0.5 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     0.235ns|     4.765ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.043ns|            |       0|           0
  clk1_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 2 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     0.684ns|    11.316ns|       0|           0
  mi_in0_pll_clk2"         TSrecord0_hdmi_i | HOLD        |     0.197ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP         "hdmi_out0_clock |             |            |            |        |            
  ing_clk_pix_unbuffered" TSbase50_clk HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     1.243ns|    10.757ns|       0|           0
  mi_in1_pll_clk2"         TSrecord1_hdmi_i | HOLD        |     0.117ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_2_ = PERIOD TIMEGR | SETUP       |     2.003ns|     7.329ns|       0|           0
  P "hdmi2usbsoc_crg_pll_2_"         TS_hdm | HOLD        |     0.379ns|            |       0|           0
  i2usbsoc_crg_clk100b PHASE 7.5 ns HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     2.062ns|     7.938ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.243ns|            |       0|           0
  clk2_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_clk100b = PERIOD TIMEG | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  RP "hdmi2usbsoc_crg_clk100b" TSclk100     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk = PERIOD TIMEGRP "base50_cl | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  k" TSclk100 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSobj_fx2_ifclk = PERIOD TIMEGRP "GRPobj_ | SETUP       |     4.922ns|    10.956ns|       0|           0
  fx2_ifclk" 20.8 ns HIGH 50%               | HOLD        |     0.430ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 2 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_3_ = PERIOD TIMEGR | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  P "hdmi2usbsoc_crg_pll_3_"         TS_hdm |             |            |            |        |            
  i2usbsoc_crg_clk100b PHASE 6.94444444 ns  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0"         TSrecord1_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0"         TSrecord0_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks12_path" TIG             | SETUP       |         N/A|    16.538ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks11_path" TIG             | MAXDELAY    |         N/A|     4.720ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -4.191ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_0_ = PERIOD TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "hdmi2usbsoc_crg_pll_0_"         TS_hdm |             |            |            |        |            
  i2usbsoc_crg_clk100b / 2 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|    11.738ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -4.127ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|    12.289ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi_out0_clocking_pll_ |             |            |            |        |            
  clk0_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 10 HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      5.000ns|            0|            0|            0|            0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| unbuffered                    |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.956ns|            0|            0|            0|      4076193|
| TS_hdmi2usbsoc_crg_clk100b    |     10.000ns|      3.334ns|      9.956ns|            0|            0|            0|      4049559|
|  TS_hdmi2usbsoc_crg_pll_3_    |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_crg_pll_5_    |     20.000ns|     19.912ns|          N/A|            0|            0|      4049285|            0|
|  TS_hdmi2usbsoc_crg_pll_0_    |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_crg_pll_2_    |     10.000ns|      7.329ns|          N/A|            0|            0|          274|            0|
| TS_base50_clk                 |     10.000ns|      5.340ns|      9.530ns|            0|            0|            0|        26634|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      9.530ns|            0|            0|            0|        26634|
|  _unbuffered_0                |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      4.765ns|          N/A|            0|            0|           30|            0|
|   k1_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   k0_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      7.938ns|          N/A|            0|            0|        26604|            0|
|   k2_0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|     12.926ns|            0|           21|            0|        13250|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      6.463ns|          N/A|           21|            0|         1698|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|     11.316ns|          N/A|            0|            0|        11552|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|     13.262ns|            0|            7|            0|        13225|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      6.631ns|          N/A|            7|            0|         1698|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|     10.757ns|          N/A|            0|            0|        11527|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 44 secs 
Total CPU time to PAR completion: 4 mins 58 secs 

Peak Memory Usage:  1111 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 28 errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 1

Writing design to file atlys_hdmi2usb-hdmi2usbsoc-atlys.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file atlys_hdmi2usb-hdmi2usbsoc-atlys.pcf.

Wed Jan 27 20:23:40 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "atlys_hdmi2usb-hdmi2usbsoc-atlys.bit".
Saving bit stream in "atlys_hdmi2usb-hdmi2usbsoc-atlys.bin".
Bitstream generation is complete.
Firmware 39236 bytes (26300 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  atlys
Target:    atlys_hdmi2usb
Subtarget: HDMI2USBSoC
CPU type:  lm32
===========================
