# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: DHARSHAN D
RegisterNumber:  23001663
*/


## RTL realization
![RTL](https://github.com/dharshan7200/Experiment--02-Implementation-of-combinational-logic-/assets/138850116/7e8a578a-e567-46cd-9497-64a12b2d44cc)

## Output:

## Timing Diagram:
![waveform](https://github.com/dharshan7200/Experiment--02-Implementation-of-combinational-logic-/assets/138850116/81fdb346-6e3a-4952-bb73-23eb0c3cb9a1)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
