=====
SETUP
3.179
12.115
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n164_s2
11.545
12.115
uart_tx_inst/cycle_cnt_11_s0
12.115
=====
SETUP
3.238
12.056
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n161_s2
11.486
12.056
uart_rx_inst/cycle_cnt_7_s0
12.056
=====
SETUP
3.269
12.025
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n165_s2
11.476
12.025
uart_rx_inst/cycle_cnt_3_s0
12.025
=====
SETUP
3.282
12.013
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n160_s2
11.551
12.013
uart_tx_inst/cycle_cnt_15_s0
12.013
=====
SETUP
3.323
11.971
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n167_s2
11.509
11.971
uart_rx_inst/cycle_cnt_1_s0
11.971
=====
SETUP
3.323
11.971
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n164_s2
11.509
11.971
uart_rx_inst/cycle_cnt_4_s0
11.971
=====
SETUP
3.323
11.971
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n159_s2
11.509
11.971
uart_rx_inst/cycle_cnt_9_s0
11.971
=====
SETUP
3.323
11.971
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n156_s2
11.509
11.971
uart_rx_inst/cycle_cnt_12_s0
11.971
=====
SETUP
3.323
11.971
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n155_s2
11.509
11.971
uart_rx_inst/cycle_cnt_13_s0
11.971
=====
SETUP
3.340
11.954
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n157_s2
11.492
11.954
uart_rx_inst/cycle_cnt_11_s0
11.954
=====
SETUP
3.340
11.954
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n154_s2
11.492
11.954
uart_rx_inst/cycle_cnt_14_s0
11.954
=====
SETUP
3.378
11.916
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n162_s2
11.545
11.916
uart_tx_inst/cycle_cnt_13_s0
11.916
=====
SETUP
3.422
11.872
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n165_s2
11.302
11.872
uart_tx_inst/cycle_cnt_10_s0
11.872
=====
SETUP
3.484
11.810
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n172_s2
11.348
11.810
uart_tx_inst/cycle_cnt_3_s0
11.810
=====
SETUP
3.484
11.810
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n169_s2
11.348
11.810
uart_tx_inst/cycle_cnt_6_s0
11.810
=====
SETUP
3.506
11.788
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n153_s2
11.326
11.788
uart_rx_inst/cycle_cnt_15_s0
11.788
=====
SETUP
3.566
11.728
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n174_s2
11.266
11.728
uart_tx_inst/cycle_cnt_1_s0
11.728
=====
SETUP
3.589
11.706
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s6
5.989
6.538
uart_rx_inst/bit_cnt_2_s4
6.710
7.227
uart_rx_inst/next_state_0_s13
7.733
8.104
uart_rx_inst/next_state_0_s12
8.501
9.071
uart_rx_inst/n55_s0
9.074
9.623
uart_rx_inst/n56_s0
9.623
9.658
uart_rx_inst/n57_s0
9.658
9.693
uart_rx_inst/n167_s3
10.585
11.038
uart_rx_inst/n158_s2
11.244
11.706
uart_rx_inst/cycle_cnt_10_s0
11.706
=====
SETUP
3.621
11.673
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n166_s2
11.302
11.673
uart_tx_inst/cycle_cnt_9_s0
11.673
=====
SETUP
3.621
11.673
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n163_s2
11.302
11.673
uart_tx_inst/cycle_cnt_12_s0
11.673
=====
SETUP
3.732
11.562
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n173_s4
11.100
11.562
uart_tx_inst/cycle_cnt_2_s0
11.562
=====
SETUP
3.732
11.562
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n171_s2
11.100
11.562
uart_tx_inst/cycle_cnt_4_s0
11.562
=====
SETUP
3.732
11.562
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n170_s2
11.100
11.562
uart_tx_inst/cycle_cnt_5_s0
11.562
=====
SETUP
3.732
11.562
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n168_s2
11.100
11.562
uart_tx_inst/cycle_cnt_7_s0
11.562
=====
SETUP
3.732
11.562
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_5_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s6
6.223
6.685
uart_tx_inst/tx_data_ready_s4
6.857
7.412
uart_tx_inst/next_state_1_s6
7.849
8.366
uart_tx_inst/next_state_0_s8
8.613
9.162
uart_tx_inst/n138_s0
9.165
9.714
uart_tx_inst/n139_s0
9.714
9.749
uart_tx_inst/n140_s0
9.749
9.784
uart_tx_inst/n174_s3
10.506
11.061
uart_tx_inst/n167_s4
11.100
11.562
uart_tx_inst/cycle_cnt_8_s0
11.562
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_2_s1
3.583
3.785
uart_tx_inst/n116_s1
3.787
4.019
uart_tx_inst/bit_cnt_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_2_s0
3.583
3.785
uart_tx_inst/n173_s4
3.787
4.019
uart_tx_inst/cycle_cnt_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_15_s0
3.583
3.785
uart_tx_inst/n160_s2
3.787
4.019
uart_tx_inst/cycle_cnt_15_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_5_s1
3.583
3.785
n357_s8
3.787
4.019
wait_cnt_5_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_12_s1
3.583
3.785
n336_s8
3.787
4.019
wait_cnt_12_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_16_s1
3.583
3.785
n324_s8
3.787
4.019
wait_cnt_16_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_26_s1
3.583
3.785
n294_s8
3.787
4.019
wait_cnt_26_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_27_s1
3.583
3.785
n291_s8
3.787
4.019
wait_cnt_27_s1
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_1_s1
3.583
3.785
uart_tx_inst/n117_s1
3.789
4.021
uart_tx_inst/bit_cnt_1_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_0_s0
3.583
3.785
uart_tx_inst/n175_s3
3.789
4.021
uart_tx_inst/cycle_cnt_0_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_1_s0
3.583
3.785
uart_tx_inst/n174_s2
3.789
4.021
uart_tx_inst/cycle_cnt_1_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_3_s0
3.583
3.785
uart_tx_inst/n172_s2
3.789
4.021
uart_tx_inst/cycle_cnt_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_4_s0
3.583
3.785
uart_tx_inst/n171_s2
3.789
4.021
uart_tx_inst/cycle_cnt_4_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_11_s0
3.583
3.785
uart_tx_inst/n164_s2
3.789
4.021
uart_tx_inst/cycle_cnt_11_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/bit_cnt_2_s1
3.583
3.785
uart_rx_inst/n109_s1
3.789
4.021
uart_rx_inst/bit_cnt_2_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_0_s0
3.583
3.785
uart_rx_inst/n168_s3
3.789
4.021
uart_rx_inst/cycle_cnt_0_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_14_s0
3.583
3.785
uart_rx_inst/n154_s2
3.789
4.021
uart_rx_inst/cycle_cnt_14_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
cmd_bit_counter_1_s2
3.583
3.785
n1048_s12
3.789
4.021
cmd_bit_counter_1_s2
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_7_s1
3.583
3.785
n351_s8
3.789
4.021
wait_cnt_7_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_18_s1
3.583
3.785
n318_s8
3.789
4.021
wait_cnt_18_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_20_s1
3.583
3.785
n312_s8
3.789
4.021
wait_cnt_20_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_23_s1
3.583
3.785
n303_s8
3.789
4.021
wait_cnt_23_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_29_s1
3.583
3.785
n285_s8
3.789
4.021
wait_cnt_29_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
sdio_clk_s2
3.583
3.785
n1051_s2
3.789
4.021
sdio_clk_s2
4.021
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_4_s0
3.583
3.785
uart_rx_inst/n164_s2
3.790
4.022
uart_rx_inst/cycle_cnt_4_s0
4.022
