Information: Updating graph... (UID-83)
Warning: Design 'fpu_double' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:33:15 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     362      0.000000  n, u
IV_X1              spicelib       3.000000     243    729.000000  
IV_X4              spicelib      12.000000      53    636.000000  
ND_X1              spicelib       8.000000    1077   8616.000000  
ND_X4              spicelib      32.000000       9    288.000000  
NR_X1              spicelib      10.000000     149   1490.000000  
NR_X4              spicelib      40.000000       2     80.000000  
XR_X1              spicelib      36.000000       6    216.000000  
XR_X4              spicelib     144.000000       1    144.000000  
fpu_add                       47583.000000       1  47583.000000  h, n, u
fpu_exceptions                24120.000000       1  24120.000000  h, n, u
fpu_mul                       598264.000000
                                                 1  598264.000000 h, n, u
fpu_round                     12878.000000       1  12878.000000  h, n, u
fpu_sub                       65033.000000       1  65033.000000  h, n, u
-----------------------------------------------------------------------------
Total 14 references                                 760077.000000

****************************************
Design: fpu_add 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     692      0.000000  n, u
IV_X1              spicelib       3.000000     982   2946.000000  
IV_X4              spicelib      12.000000      76    912.000000  
ND_X1              spicelib       8.000000    2788  22304.000000  
NR_X1              spicelib      10.000000     744   7440.000000  
XR_X1              spicelib      36.000000      20    720.000000  
fpu_add_DW01_add_0            10306.000000       1  10306.000000  h
fpu_add_DW01_sub_0             1185.000000       1   1185.000000  h
fpu_add_DW01_sub_1             1305.000000       1   1305.000000  h
fpu_add_DW_cmp_2                465.000000       1    465.000000  h
-----------------------------------------------------------------------------
Total 10 references                                 47583.000000

****************************************
Design: fpu_add_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     100    300.000000  
IV_X4              spicelib      12.000000     107   1284.000000  
ND_X1              spicelib       8.000000     224   1792.000000  
ND_X4              spicelib      32.000000      38   1216.000000  
NR_X1              spicelib      10.000000       3     30.000000  
NR_X4              spicelib      40.000000      26   1040.000000  
XR_X1              spicelib      36.000000     105   3780.000000  
XR_X4              spicelib     144.000000       6    864.000000  
-----------------------------------------------------------------------------
Total 8 references                                  10306.000000

****************************************
Design: fpu_add_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      45    135.000000  
ND_X1              spicelib       8.000000      30    240.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      20    720.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1185.000000

****************************************
Design: fpu_add_DW01_sub_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      53    159.000000  
IV_X4              spicelib      12.000000       8     96.000000  
ND_X1              spicelib       8.000000      30    240.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      20    720.000000  
-----------------------------------------------------------------------------
Total 5 references                                   1305.000000

****************************************
Design: fpu_add_DW_cmp_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      19     57.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000      16    160.000000  
-----------------------------------------------------------------------------
Total 3 references                                    465.000000

****************************************
Design: fpu_exceptions 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     562      0.000000  n, u
IV_X1              spicelib       3.000000     780   2340.000000  
IV_X4              spicelib      12.000000      82    984.000000  
ND_X1              spicelib       8.000000    1572  12576.000000  
NR_X1              spicelib      10.000000     818   8180.000000  
NR_X4              spicelib      40.000000       1     40.000000  
-----------------------------------------------------------------------------
Total 6 references                                  24120.000000

****************************************
Design: fpu_mul 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000    1743      0.000000  n, u
IV_X1              spicelib       3.000000    2492   7476.000000  
IV_X4              spicelib      12.000000     300   3600.000000  
ND_X1              spicelib       8.000000   10876  87008.000000  
NR_X1              spicelib      10.000000    1263  12630.000000  
XR_X1              spicelib      36.000000      11    396.000000  
fpu_mul_DW01_add_0             2779.000000       1   2779.000000  h
fpu_mul_DW01_add_1             3977.000000       1   3977.000000  h
fpu_mul_DW01_add_2             2768.000000       1   2768.000000  h
fpu_mul_DW01_add_3             3093.000000       1   3093.000000  h
fpu_mul_DW01_add_4             4365.000000       1   4365.000000  h
fpu_mul_DW01_add_5             3814.000000       1   3814.000000  h
fpu_mul_DW01_add_6             3864.000000       1   3864.000000  h
fpu_mul_DW01_add_7             4337.000000       1   4337.000000  h
fpu_mul_DW01_add_8             3676.000000       1   3676.000000  h
fpu_mul_DW01_add_9             1288.000000       1   1288.000000  h
fpu_mul_DW01_add_10             610.000000       1    610.000000  h
fpu_mul_DW01_sub_0              832.000000       1    832.000000  h
fpu_mul_DW01_sub_2              357.000000       1    357.000000  h
fpu_mul_DW_mult_uns_0         21798.000000       1  21798.000000  h
fpu_mul_DW_mult_uns_1         19430.000000       1  19430.000000  h
fpu_mul_DW_mult_uns_2         19430.000000       1  19430.000000  h
fpu_mul_DW_mult_uns_3         25213.000000       1  25213.000000  h
fpu_mul_DW_mult_uns_4         22917.000000       1  22917.000000  h
fpu_mul_DW_mult_uns_5         22917.000000       1  22917.000000  h
fpu_mul_DW_mult_uns_6          2697.000000       1   2697.000000  h
fpu_mul_DW_mult_uns_17        105664.000000
                                                 1  105664.000000 h
fpu_mul_DW_mult_uns_18        105664.000000
                                                 1  105664.000000 h
fpu_mul_DW_mult_uns_19        105664.000000
                                                 1  105664.000000 h
-----------------------------------------------------------------------------
Total 29 references                                 598264.000000

****************************************
Design: fpu_mul_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      79    237.000000  
ND_X1              spicelib       8.000000      64    512.000000  
NR_X1              spicelib      10.000000      23    230.000000  
XR_X1              spicelib      36.000000      50   1800.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2779.000000

****************************************
Design: fpu_mul_DW01_add_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      69    207.000000  
ND_X1              spicelib       8.000000      76    608.000000  
ND_X4              spicelib      32.000000      16    512.000000  
NR_X1              spicelib      10.000000      31    310.000000  
XR_X1              spicelib      36.000000      65   2340.000000  
-----------------------------------------------------------------------------
Total 5 references                                   3977.000000

****************************************
Design: fpu_mul_DW01_add_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      82    246.000000  
ND_X1              spicelib       8.000000      66    528.000000  
NR_X1              spicelib      10.000000      23    230.000000  
XR_X1              spicelib      36.000000      49   1764.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2768.000000

****************************************
Design: fpu_mul_DW01_add_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      87    261.000000  
ND_X1              spicelib       8.000000      74    592.000000  
ND_X4              spicelib      32.000000       4    128.000000  
NR_X1              spicelib      10.000000      24    240.000000  
XR_X1              spicelib      36.000000      52   1872.000000  
-----------------------------------------------------------------------------
Total 5 references                                   3093.000000

****************************************
Design: fpu_mul_DW01_add_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      61    183.000000  
ND_X1              spicelib       8.000000      79    632.000000  
ND_X4              spicelib      32.000000      23    736.000000  
NR_X1              spicelib      10.000000      33    330.000000  
XR_X1              spicelib      36.000000      69   2484.000000  
-----------------------------------------------------------------------------
Total 5 references                                   4365.000000

****************************************
Design: fpu_mul_DW01_add_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      74    222.000000  
ND_X1              spicelib       8.000000      76    608.000000  
ND_X4              spicelib      32.000000      13    416.000000  
NR_X1              spicelib      10.000000      30    300.000000  
XR_X1              spicelib      36.000000      63   2268.000000  
-----------------------------------------------------------------------------
Total 5 references                                   3814.000000

****************************************
Design: fpu_mul_DW01_add_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      70    210.000000  
ND_X1              spicelib       8.000000      73    584.000000  
ND_X4              spicelib      32.000000      12    384.000000  
NR_X1              spicelib      10.000000      31    310.000000  
XR_X1              spicelib      36.000000      66   2376.000000  
-----------------------------------------------------------------------------
Total 5 references                                   3864.000000

****************************************
Design: fpu_mul_DW01_add_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      59    177.000000  
ND_X1              spicelib       8.000000      78    624.000000  
ND_X4              spicelib      32.000000      24    768.000000  
NR_X1              spicelib      10.000000      32    320.000000  
XR_X1              spicelib      36.000000      68   2448.000000  
-----------------------------------------------------------------------------
Total 5 references                                   4337.000000

****************************************
Design: fpu_mul_DW01_add_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      72    216.000000  
ND_X1              spicelib       8.000000      71    568.000000  
ND_X4              spicelib      32.000000       9    288.000000  
NR_X1              spicelib      10.000000      30    300.000000  
XR_X1              spicelib      36.000000      64   2304.000000  
-----------------------------------------------------------------------------
Total 5 references                                   3676.000000

****************************************
Design: fpu_mul_DW01_add_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      38    114.000000  
ND_X1              spicelib       8.000000      32    256.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      23    828.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1288.000000

****************************************
Design: fpu_mul_DW01_add_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000       6     18.000000  
ND_X1              spicelib       8.000000       8     64.000000  
NR_X1              spicelib      10.000000       6     60.000000  
XR_X1              spicelib      36.000000      13    468.000000  
-----------------------------------------------------------------------------
Total 4 references                                    610.000000

****************************************
Design: fpu_mul_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      32     96.000000  
ND_X1              spicelib       8.000000      28    224.000000  
NR_X1              spicelib      10.000000       8     80.000000  
XR_X1              spicelib      36.000000      12    432.000000  
-----------------------------------------------------------------------------
Total 4 references                                    832.000000

****************************************
Design: fpu_mul_DW01_sub_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      17     51.000000  
ND_X1              spicelib       8.000000      23    184.000000  
NR_X1              spicelib      10.000000       5     50.000000  
XR_X1              spicelib      36.000000       2     72.000000  
-----------------------------------------------------------------------------
Total 4 references                                    357.000000

****************************************
Design: fpu_mul_DW_mult_uns_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     140    420.000000  
ND_X1              spicelib       8.000000     751   6008.000000  
NR_X1              spicelib      10.000000      79    790.000000  
XR_X1              spicelib      36.000000     405  14580.000000  
-----------------------------------------------------------------------------
Total 4 references                                  21798.000000

****************************************
Design: fpu_mul_DW_mult_uns_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     124    372.000000  
ND_X1              spicelib       8.000000     669   5352.000000  
NR_X1              spicelib      10.000000      71    710.000000  
XR_X1              spicelib      36.000000     361  12996.000000  
-----------------------------------------------------------------------------
Total 4 references                                  19430.000000

****************************************
Design: fpu_mul_DW_mult_uns_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     124    372.000000  
ND_X1              spicelib       8.000000     669   5352.000000  
NR_X1              spicelib      10.000000      71    710.000000  
XR_X1              spicelib      36.000000     361  12996.000000  
-----------------------------------------------------------------------------
Total 4 references                                  19430.000000

****************************************
Design: fpu_mul_DW_mult_uns_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     127    381.000000  
IV_X4              spicelib      12.000000      57    684.000000  
ND_X1              spicelib       8.000000    1083   8664.000000  
NR_X1              spicelib      10.000000     148   1480.000000  
XR_X1              spicelib      36.000000     389  14004.000000  
-----------------------------------------------------------------------------
Total 5 references                                  25213.000000

****************************************
Design: fpu_mul_DW_mult_uns_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     113    339.000000  
IV_X4              spicelib      12.000000      53    636.000000  
ND_X1              spicelib       8.000000     974   7792.000000  
NR_X1              spicelib      10.000000     137   1370.000000  
XR_X1              spicelib      36.000000     355  12780.000000  
-----------------------------------------------------------------------------
Total 5 references                                  22917.000000

****************************************
Design: fpu_mul_DW_mult_uns_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     113    339.000000  
IV_X4              spicelib      12.000000      53    636.000000  
ND_X1              spicelib       8.000000     974   7792.000000  
NR_X1              spicelib      10.000000     137   1370.000000  
XR_X1              spicelib      36.000000     355  12780.000000  
-----------------------------------------------------------------------------
Total 5 references                                  22917.000000

****************************************
Design: fpu_mul_DW_mult_uns_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      23     69.000000  
ND_X1              spicelib       8.000000      89    712.000000  
NR_X1              spicelib      10.000000      26    260.000000  
XR_X1              spicelib      36.000000      46   1656.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2697.000000

****************************************
Design: fpu_mul_DW_mult_uns_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     310    930.000000  
IV_X4              spicelib      12.000000    1245  14940.000000  
ND_X1              spicelib       8.000000     325   2600.000000  
ND_X4              spicelib      32.000000     441  14112.000000  
NR_X1              spicelib      10.000000    1493  14930.000000  
NR_X4              spicelib      40.000000     183   7320.000000  
XR_X1              spicelib      36.000000      12    432.000000  
XR_X4              spicelib     144.000000     350  50400.000000  
-----------------------------------------------------------------------------
Total 8 references                                  105664.000000

****************************************
Design: fpu_mul_DW_mult_uns_18 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     310    930.000000  
IV_X4              spicelib      12.000000    1245  14940.000000  
ND_X1              spicelib       8.000000     325   2600.000000  
ND_X4              spicelib      32.000000     441  14112.000000  
NR_X1              spicelib      10.000000    1493  14930.000000  
NR_X4              spicelib      40.000000     183   7320.000000  
XR_X1              spicelib      36.000000      12    432.000000  
XR_X4              spicelib     144.000000     350  50400.000000  
-----------------------------------------------------------------------------
Total 8 references                                  105664.000000

****************************************
Design: fpu_mul_DW_mult_uns_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     310    930.000000  
IV_X4              spicelib      12.000000    1245  14940.000000  
ND_X1              spicelib       8.000000     325   2600.000000  
ND_X4              spicelib      32.000000     441  14112.000000  
NR_X1              spicelib      10.000000    1493  14930.000000  
NR_X4              spicelib      40.000000     183   7320.000000  
XR_X1              spicelib      36.000000      12    432.000000  
XR_X4              spicelib     144.000000     350  50400.000000  
-----------------------------------------------------------------------------
Total 8 references                                  105664.000000

****************************************
Design: fpu_round 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     258      0.000000  n, u
IV_X1              spicelib       3.000000     253    759.000000  
IV_X4              spicelib      12.000000      36    432.000000  
ND_X1              spicelib       8.000000     821   6568.000000  
ND_X4              spicelib      32.000000       1     32.000000  
NR_X1              spicelib      10.000000     209   2090.000000  
XR_X1              spicelib      36.000000       1     36.000000  
fpu_round_DW01_add_0           2457.000000       1   2457.000000  h
fpu_round_DW01_inc_0            504.000000       1    504.000000  h
-----------------------------------------------------------------------------
Total 9 references                                  12878.000000

****************************************
Design: fpu_round_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      27     81.000000  
ND_X1              spicelib       8.000000      26    208.000000  
NR_X1              spicelib      10.000000      26    260.000000  
XR_X1              spicelib      36.000000      53   1908.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2457.000000

****************************************
Design: fpu_round_DW01_inc_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000       6     18.000000  
ND_X1              spicelib       8.000000       5     40.000000  
NR_X1              spicelib      10.000000       5     50.000000  
XR_X1              spicelib      36.000000      11    396.000000  
-----------------------------------------------------------------------------
Total 4 references                                    504.000000

****************************************
Design: fpu_sub 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     694      0.000000  n, u
IV_X1              spicelib       3.000000    1201   3603.000000  
IV_X4              spicelib      12.000000     140   1680.000000  
ND_X1              spicelib       8.000000    4589  36712.000000  
NR_X1              spicelib      10.000000     992   9920.000000  
XR_X1              spicelib      36.000000       1     36.000000  
fpu_sub_DW01_cmp6_0             532.000000       1    532.000000  h
fpu_sub_DW01_sub_0              793.000000       1    793.000000  h
fpu_sub_DW01_sub_1             8026.000000       1   8026.000000  h
fpu_sub_DW01_sub_2             1277.000000       1   1277.000000  h
fpu_sub_DW_cmp_3               2454.000000       1   2454.000000  h
-----------------------------------------------------------------------------
Total 11 references                                 65033.000000

****************************************
Design: fpu_sub_DW01_cmp6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      18     54.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000      23    230.000000  
-----------------------------------------------------------------------------
Total 3 references                                    532.000000

****************************************
Design: fpu_sub_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      27     81.000000  
ND_X1              spicelib       8.000000      25    200.000000  
NR_X1              spicelib      10.000000       8     80.000000  
XR_X1              spicelib      36.000000      12    432.000000  
-----------------------------------------------------------------------------
Total 4 references                                    793.000000

****************************************
Design: fpu_sub_DW01_sub_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     148    444.000000  
IV_X4              spicelib      12.000000      96   1152.000000  
ND_X1              spicelib       8.000000     264   2112.000000  
ND_X4              spicelib      32.000000      10    320.000000  
NR_X1              spicelib      10.000000       7     70.000000  
NR_X4              spicelib      40.000000       1     40.000000  
XR_X1              spicelib      36.000000     108   3888.000000  
-----------------------------------------------------------------------------
Total 7 references                                   8026.000000

****************************************
Design: fpu_sub_DW01_sub_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      49    147.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      22    792.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1277.000000

****************************************
Design: fpu_sub_DW_cmp_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      86    258.000000  
ND_X1              spicelib       8.000000     152   1216.000000  
NR_X1              spicelib      10.000000      98    980.000000  
-----------------------------------------------------------------------------
Total 3 references                                   2454.000000
1
Information: Updating design information... (UID-85)
Warning: Design 'fpu_double' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:33:16 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1.05V_125C   Library: spicelib
Wire Load Model Mode: top

  Startpoint: i_fpu_mul/product_b_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: i_fpu_mul/sum_0_reg[40]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_fpu_mul/product_b_reg[0]/clocked_on (**FFGEN**)       0.00      0.00 #     0.00 r
  i_fpu_mul/product_b_reg[0]/Q (**FFGEN**)     20.00      0.00      0.00       0.00 r
  i_fpu_mul/add_223/B[0] (fpu_mul_DW01_add_8)                       0.00       0.00 r
  i_fpu_mul/add_223/U245/Z (ND_X1)             19.10      0.12      0.50       0.50 f
  i_fpu_mul/add_223/U244/Z (IV_X1)              4.10      0.13      0.28       0.78 r
  i_fpu_mul/add_223/U243/Z (ND_X1)              4.10      0.12      0.17       0.95 f
  i_fpu_mul/add_223/U239/Z (ND_X1)              3.10      0.17      0.27       1.22 r
  i_fpu_mul/add_223/U1/Z (IV_X1)                6.10      0.15      0.24       1.46 f
  i_fpu_mul/add_223/U2/Z (IV_X1)               17.10      0.65      0.47       1.93 r
  i_fpu_mul/add_223/U237/Z (NR_X1)              3.10      0.15      0.32       2.25 f
  i_fpu_mul/add_223/U236/Z (IV_X1)              4.10      0.14      0.28       2.54 r
  i_fpu_mul/add_223/U235/Z (ND_X1)             16.10      0.13      0.21       2.75 f
  i_fpu_mul/add_223/U6/Z (ND_X4)               21.10      0.16      0.25       3.00 r
  i_fpu_mul/add_223/U233/Z (NR_X1)              3.10      0.10      0.26       3.26 f
  i_fpu_mul/add_223/U232/Z (IV_X1)              4.10      0.13      0.28       3.54 r
  i_fpu_mul/add_223/U231/Z (ND_X1)             16.10      0.13      0.21       3.75 f
  i_fpu_mul/add_223/U5/Z (ND_X4)               21.10      0.16      0.25       4.00 r
  i_fpu_mul/add_223/U229/Z (NR_X1)              3.10      0.10      0.26       4.26 f
  i_fpu_mul/add_223/U228/Z (IV_X1)              4.10      0.13      0.28       4.53 r
  i_fpu_mul/add_223/U227/Z (ND_X1)             16.10      0.13      0.21       4.75 f
  i_fpu_mul/add_223/U4/Z (ND_X4)               21.10      0.16      0.25       4.99 r
  i_fpu_mul/add_223/U225/Z (NR_X1)              3.10      0.10      0.26       5.26 f
  i_fpu_mul/add_223/U224/Z (IV_X1)              4.10      0.13      0.28       5.53 r
  i_fpu_mul/add_223/U223/Z (ND_X1)             16.10      0.13      0.21       5.74 f
  i_fpu_mul/add_223/U12/Z (ND_X4)              21.10      0.16      0.25       5.99 r
  i_fpu_mul/add_223/U221/Z (NR_X1)              3.10      0.10      0.26       6.26 f
  i_fpu_mul/add_223/U220/Z (IV_X1)              4.10      0.13      0.28       6.53 r
  i_fpu_mul/add_223/U219/Z (ND_X1)              4.10      0.12      0.17       6.70 f
  i_fpu_mul/add_223/U218/Z (ND_X1)              3.10      0.17      0.21       6.91 r
  i_fpu_mul/add_223/U7/Z (IV_X1)                6.10      0.15      0.24       7.15 f
  i_fpu_mul/add_223/U8/Z (IV_X1)                5.10      0.18      0.30       7.45 r
  i_fpu_mul/add_223/U216/Z (NR_X1)              3.10      0.10      0.26       7.71 f
  i_fpu_mul/add_223/U215/Z (IV_X1)              4.10      0.13      0.28       7.99 r
  i_fpu_mul/add_223/U214/Z (ND_X1)             16.10      0.13      0.21       8.20 f
  i_fpu_mul/add_223/U11/Z (ND_X4)              21.10      0.17      0.25       8.45 r
  i_fpu_mul/add_223/U212/Z (NR_X1)              3.10      0.10      0.26       8.71 f
  i_fpu_mul/add_223/U211/Z (IV_X1)              4.10      0.13      0.28       8.99 r
  i_fpu_mul/add_223/U210/Z (ND_X1)             16.10      0.13      0.21       9.20 f
  i_fpu_mul/add_223/U10/Z (ND_X4)              21.10      0.16      0.25       9.45 r
  i_fpu_mul/add_223/U208/Z (NR_X1)              3.10      0.10      0.26       9.71 f
  i_fpu_mul/add_223/U207/Z (IV_X1)              4.10      0.13      0.28       9.99 r
  i_fpu_mul/add_223/U206/Z (ND_X1)             16.10      0.13      0.21      10.20 f
  i_fpu_mul/add_223/U18/Z (ND_X4)              21.10      0.16      0.25      10.45 r
  i_fpu_mul/add_223/U202/Z (NR_X1)              3.10      0.10      0.26      10.71 f
  i_fpu_mul/add_223/U201/Z (IV_X1)              4.10      0.13      0.28      10.98 r
  i_fpu_mul/add_223/U200/Z (ND_X1)             16.10      0.13      0.21      11.20 f
  i_fpu_mul/add_223/U17/Z (ND_X4)              21.10      0.16      0.25      11.44 r
  i_fpu_mul/add_223/U196/Z (NR_X1)              3.10      0.10      0.26      11.71 f
  i_fpu_mul/add_223/U195/Z (IV_X1)              4.10      0.13      0.28      11.98 r
  i_fpu_mul/add_223/U194/Z (ND_X1)              4.10      0.12      0.17      12.15 f
  i_fpu_mul/add_223/U193/Z (ND_X1)              3.10      0.17      0.21      12.36 r
  i_fpu_mul/add_223/U13/Z (IV_X1)               6.10      0.15      0.24      12.60 f
  i_fpu_mul/add_223/U14/Z (IV_X1)               5.10      0.18      0.30      12.90 r
  i_fpu_mul/add_223/U189/Z (NR_X1)              3.10      0.10      0.26      13.16 f
  i_fpu_mul/add_223/U188/Z (IV_X1)              4.10      0.13      0.28      13.44 r
  i_fpu_mul/add_223/U187/Z (ND_X1)             16.10      0.13      0.21      13.65 f
  i_fpu_mul/add_223/U16/Z (ND_X4)              21.10      0.17      0.25      13.90 r
  i_fpu_mul/add_223/U183/Z (NR_X1)              3.10      0.10      0.26      14.16 f
  i_fpu_mul/add_223/U182/Z (IV_X1)              4.10      0.13      0.28      14.44 r
  i_fpu_mul/add_223/U181/Z (ND_X1)              4.10      0.12      0.17      14.61 f
  i_fpu_mul/add_223/U180/Z (ND_X1)              3.10      0.17      0.21      14.82 r
  i_fpu_mul/add_223/U28/Z (IV_X1)               6.10      0.15      0.24      15.06 f
  i_fpu_mul/add_223/U29/Z (IV_X1)              17.10      0.65      0.47      15.53 r
  i_fpu_mul/add_223/U176/Z (NR_X1)              3.10      0.15      0.32      15.85 f
  i_fpu_mul/add_223/U175/Z (IV_X1)              4.10      0.14      0.28      16.14 r
  i_fpu_mul/add_223/U174/Z (ND_X1)              4.10      0.12      0.17      16.31 f
  i_fpu_mul/add_223/U173/Z (ND_X1)              3.10      0.17      0.21      16.52 r
  i_fpu_mul/add_223/U25/Z (IV_X1)               6.10      0.15      0.24      16.76 f
  i_fpu_mul/add_223/U26/Z (IV_X1)              17.10      0.65      0.47      17.23 r
  i_fpu_mul/add_223/U169/Z (NR_X1)              3.10      0.15      0.32      17.55 f
  i_fpu_mul/add_223/U168/Z (IV_X1)              4.10      0.14      0.28      17.83 r
  i_fpu_mul/add_223/U167/Z (ND_X1)              4.10      0.12      0.17      18.01 f
  i_fpu_mul/add_223/U166/Z (ND_X1)              3.10      0.17      0.21      18.22 r
  i_fpu_mul/add_223/U22/Z (IV_X1)               6.10      0.15      0.24      18.45 f
  i_fpu_mul/add_223/U23/Z (IV_X1)              17.10      0.65      0.47      18.93 r
  i_fpu_mul/add_223/U162/Z (NR_X1)              3.10      0.15      0.32      19.25 f
  i_fpu_mul/add_223/U161/Z (IV_X1)              4.10      0.14      0.28      19.53 r
  i_fpu_mul/add_223/U160/Z (ND_X1)              4.10      0.12      0.17      19.70 f
  i_fpu_mul/add_223/U159/Z (ND_X1)              3.10      0.17      0.21      19.91 r
  i_fpu_mul/add_223/U19/Z (IV_X1)               6.10      0.15      0.24      20.15 f
  i_fpu_mul/add_223/U20/Z (IV_X1)              17.10      0.65      0.47      20.62 r
  i_fpu_mul/add_223/U155/Z (NR_X1)              3.10      0.15      0.32      20.95 f
  i_fpu_mul/add_223/U154/Z (IV_X1)              4.10      0.14      0.28      21.23 r
  i_fpu_mul/add_223/U153/Z (ND_X1)              4.10      0.12      0.17      21.40 f
  i_fpu_mul/add_223/U152/Z (ND_X1)              3.10      0.17      0.21      21.61 r
  i_fpu_mul/add_223/U40/Z (IV_X1)               6.10      0.15      0.24      21.85 f
  i_fpu_mul/add_223/U41/Z (IV_X1)              17.10      0.65      0.47      22.32 r
  i_fpu_mul/add_223/U148/Z (NR_X1)              3.10      0.15      0.32      22.64 f
  i_fpu_mul/add_223/U147/Z (IV_X1)              4.10      0.14      0.28      22.93 r
  i_fpu_mul/add_223/U146/Z (ND_X1)              4.10      0.12      0.17      23.10 f
  i_fpu_mul/add_223/U145/Z (ND_X1)              3.10      0.17      0.21      23.31 r
  i_fpu_mul/add_223/U37/Z (IV_X1)               6.10      0.15      0.24      23.55 f
  i_fpu_mul/add_223/U38/Z (IV_X1)              17.10      0.65      0.47      24.02 r
  i_fpu_mul/add_223/U139/Z (NR_X1)              3.10      0.15      0.32      24.34 f
  i_fpu_mul/add_223/U138/Z (IV_X1)              4.10      0.14      0.28      24.63 r
  i_fpu_mul/add_223/U137/Z (ND_X1)              4.10      0.12      0.17      24.80 f
  i_fpu_mul/add_223/U136/Z (ND_X1)              3.10      0.17      0.21      25.01 r
  i_fpu_mul/add_223/U34/Z (IV_X1)               6.10      0.15      0.24      25.25 f
  i_fpu_mul/add_223/U35/Z (IV_X1)              17.10      0.65      0.47      25.72 r
  i_fpu_mul/add_223/U132/Z (NR_X1)              3.10      0.15      0.32      26.04 f
  i_fpu_mul/add_223/U131/Z (IV_X1)              4.10      0.14      0.28      26.33 r
  i_fpu_mul/add_223/U130/Z (ND_X1)              4.10      0.12      0.17      26.50 f
  i_fpu_mul/add_223/U129/Z (ND_X1)              3.10      0.17      0.21      26.71 r
  i_fpu_mul/add_223/U31/Z (IV_X1)               6.10      0.15      0.24      26.95 f
  i_fpu_mul/add_223/U32/Z (IV_X1)              17.10      0.65      0.47      27.42 r
  i_fpu_mul/add_223/U125/Z (NR_X1)              3.10      0.15      0.32      27.74 f
  i_fpu_mul/add_223/U124/Z (IV_X1)              4.10      0.14      0.28      28.02 r
  i_fpu_mul/add_223/U123/Z (ND_X1)              4.10      0.12      0.17      28.19 f
  i_fpu_mul/add_223/U122/Z (ND_X1)              3.10      0.17      0.21      28.41 r
  i_fpu_mul/add_223/U46/Z (IV_X1)               6.10      0.15      0.24      28.64 f
  i_fpu_mul/add_223/U47/Z (IV_X1)              17.10      0.65      0.47      29.12 r
  i_fpu_mul/add_223/U118/Z (NR_X1)              3.10      0.15      0.32      29.44 f
  i_fpu_mul/add_223/U117/Z (IV_X1)              4.10      0.14      0.28      29.72 r
  i_fpu_mul/add_223/U116/Z (ND_X1)              4.10      0.12      0.17      29.89 f
  i_fpu_mul/add_223/U115/Z (ND_X1)              3.10      0.17      0.21      30.10 r
  i_fpu_mul/add_223/U43/Z (IV_X1)               6.10      0.15      0.24      30.34 f
  i_fpu_mul/add_223/U44/Z (IV_X1)              17.10      0.65      0.47      30.81 r
  i_fpu_mul/add_223/U111/Z (NR_X1)              3.10      0.15      0.32      31.14 f
  i_fpu_mul/add_223/U110/Z (IV_X1)              4.10      0.14      0.28      31.42 r
  i_fpu_mul/add_223/U109/Z (ND_X1)              4.10      0.12      0.17      31.59 f
  i_fpu_mul/add_223/U108/Z (ND_X1)             16.10      0.64      0.27      31.86 r
  i_fpu_mul/add_223/U105/Z (ND_X1)             17.10      0.18      0.30      32.16 f
  i_fpu_mul/add_223/U103/Z (NR_X1)             16.10      0.63      0.59      32.74 r
  i_fpu_mul/add_223/U100/Z (ND_X1)             17.10      0.18      0.30      33.04 f
  i_fpu_mul/add_223/U98/Z (NR_X1)              16.10      0.63      0.59      33.63 r
  i_fpu_mul/add_223/U95/Z (ND_X1)              17.10      0.18      0.30      33.92 f
  i_fpu_mul/add_223/U91/Z (NR_X1)              16.10      0.63      0.59      34.51 r
  i_fpu_mul/add_223/U88/Z (ND_X1)              17.10      0.18      0.30      34.81 f
  i_fpu_mul/add_223/U86/Z (NR_X1)              16.10      0.63      0.59      35.40 r
  i_fpu_mul/add_223/U83/Z (ND_X1)              17.10      0.18      0.30      35.69 f
  i_fpu_mul/add_223/U81/Z (NR_X1)              16.10      0.63      0.59      36.28 r
  i_fpu_mul/add_223/U78/Z (ND_X1)              17.10      0.18      0.30      36.58 f
  i_fpu_mul/add_223/U76/Z (NR_X1)              16.10      0.63      0.59      37.16 r
  i_fpu_mul/add_223/U73/Z (ND_X1)              17.10      0.18      0.30      37.46 f
  i_fpu_mul/add_223/U71/Z (NR_X1)              16.10      0.63      0.59      38.05 r
  i_fpu_mul/add_223/U68/Z (ND_X1)              17.10      0.18      0.30      38.35 f
  i_fpu_mul/add_223/U64/Z (NR_X1)              16.10      0.63      0.59      38.93 r
  i_fpu_mul/add_223/U63/Z (XR_X1)               4.10      0.24      0.52      39.45 f
  i_fpu_mul/add_223/SUM[40] (fpu_mul_DW01_add_8)                    0.00      39.45 f
  i_fpu_mul/U873/Z (ND_X1)                      4.10      0.22      0.31      39.77 r
  i_fpu_mul/U872/Z (ND_X1)                      0.10      0.14      0.17      39.93 f
  i_fpu_mul/sum_0_reg[40]/next_state (**FFGEN**)          0.14      0.00      39.93 f
  data arrival time                                                           39.93

  clock CLK (rise edge)                                            40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  i_fpu_mul/sum_0_reg[40]/clocked_on (**FFGEN**)                    0.00      40.00 r
  library setup time                                                0.00      40.00
  data required time                                                          40.00
  ------------------------------------------------------------------------------------
  data required time                                                          40.00
  data arrival time                                                          -39.93
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.07


1
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:33:18 2021
****************************************


Library(s) Used:

    spicelib (File: /local-scratch/localhome/escmc38/Desktop/ensc450/HSPICE/lab2/spicelib_180_ss_105_125C_X1_X4_combined.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: ss_1.05V_125C   Library: spicelib
Wire Load Model Mode: top


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   0.0000 uW    (0%)
  Net Switching Power  =  74.8925 uW  (100%)
                         ---------
Total Dynamic Power    =  74.8925 uW  (100%)

Cell Leakage Power     =  22.5746 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            7.6271            0.0000            7.6271  (  10.18%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.0000           67.2663        2.2575e+04           67.2889  (  89.82%)
--------------------------------------------------------------------------------------------------
Total              0.0000 uW        74.8934 uW     2.2575e+04 pW        74.9159 uW
1
 
****************************************
Report : clocks
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:33:18 2021
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLK             40.00   {0 20}              d         {clk}
--------------------------------------------------------------------------------
1
