{
    "versionMajor": "202210",
    "versionMinor": "1",
    "hostArchitecture": "x86_64",
    "hostInterface": "pcie",
    "usesPR": "true",
    "platformState": "impl",
    "topModuleName": "ulp_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "xclbin",
    "designIntent": {
        "dataCenter": {
            "value": "true",
            "explicit": "true"
        },
        "embedded": {
            "value": "false",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "false"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "false"
        }
    },
    "board": {
        "name": "xilinx.com:au250:1.4",
        "vendor": "xilinx.com",
        "part": "xcu250-figd2104-2L-e",
        "boardPart": "xilinx.com:au250:part0:1.4"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "virtexuplus:xcu250:figd2104:-2L:e",
            "part": {
                "name": "xcu250-figd2104-2L-e",
                "architecture": "virtexuplus",
                "device": "xcu250",
                "package": "figd2104",
                "speedGrade": "-2L",
                "tempGrade": "e"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "instPath": "level0_i\/level1\/level1_i\/ulp",
                "drBDName": "ulp.bd",
                "numComputeUnits": "60",
                "availableResources": {
                    "bramCount": "2384",
                    "dspCount": "10634",
                    "lutCount": "1488120",
                    "registerCount": "2976240",
                    "pBlocks": [
                        {
                            "name": "pblock_dynamic_region",
                            "validSlrs": [
                                "SLR0",
                                "SLR1",
                                "SLR2",
                                "SLR3"
                            ],
                            "resources": [
                                {
                                    "name": "BRAM",
                                    "value": "2384"
                                },
                                {
                                    "name": "BRAM_SLR0",
                                    "value": "668"
                                },
                                {
                                    "name": "BRAM_SLR1",
                                    "value": "384"
                                },
                                {
                                    "name": "BRAM_SLR2",
                                    "value": "660"
                                },
                                {
                                    "name": "BRAM_SLR3",
                                    "value": "672"
                                },
                                {
                                    "name": "DSP",
                                    "value": "10634"
                                },
                                {
                                    "name": "DSPs_SLR0",
                                    "value": "3032"
                                },
                                {
                                    "name": "DSPs_SLR1",
                                    "value": "1536"
                                },
                                {
                                    "name": "DSPs_SLR2",
                                    "value": "2994"
                                },
                                {
                                    "name": "DSPs_SLR3",
                                    "value": "3072"
                                },
                                {
                                    "name": "LUT",
                                    "value": "1488120"
                                },
                                {
                                    "name": "LUT_SLR0",
                                    "value": "423840"
                                },
                                {
                                    "name": "LUT_SLR1",
                                    "value": "213120"
                                },
                                {
                                    "name": "LUT_SLR2",
                                    "value": "419160"
                                },
                                {
                                    "name": "LUT_SLR3",
                                    "value": "432000"
                                },
                                {
                                    "name": "REG",
                                    "value": "2976240"
                                },
                                {
                                    "name": "REG_SLR0",
                                    "value": "847680"
                                },
                                {
                                    "name": "REG_SLR1",
                                    "value": "426240"
                                },
                                {
                                    "name": "REG_SLR2",
                                    "value": "838320"
                                },
                                {
                                    "name": "REG_SLR3",
                                    "value": "864000"
                                },
                                {
                                    "name": "URAM",
                                    "value": "1068"
                                },
                                {
                                    "name": "URAM_SLR0",
                                    "value": "312"
                                },
                                {
                                    "name": "URAM_SLR1",
                                    "value": "128"
                                },
                                {
                                    "name": "URAM_SLR2",
                                    "value": "308"
                                },
                                {
                                    "name": "URAM_SLR3",
                                    "value": "320"
                                }
                            ]
                        }
                    ]
                }
            }
        }
    ],
    "interfaces": [
        {
            "id": "int1",
            "name": "PCIe",
            "type": "gen3x16"
        }
    ],
    "memories": [
        {
            "name": "memory_subsystem_memory_ddr4_mem00",
            "type": "ddr4",
            "size": "16GB",
            "lowAddress": "274877906944",
            "highAddress": "292057776127",
            "configParams": [
                {
                    "name": "AXI_ARBITRATION_SCHEME",
                    "value": "RD_PRI_REG"
                },
                {
                    "name": "BURST_LENGTH",
                    "value": "8"
                },
                {
                    "name": "C0.APP_ADDR_WIDTH",
                    "value": "31"
                },
                {
                    "name": "C0.APP_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.ControllerType",
                    "value": "DDR4_SDRAM"
                },
                {
                    "name": "C0.DDR4_ADDR_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_AXI_ADDR_WIDTH",
                    "value": "34"
                },
                {
                    "name": "C0.DDR4_AXI_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.DDR4_AXI_ID_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_AutoPrecharge",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_AxiNarrowBurst",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_BANK_GROUP_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_BANK_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_CL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_COLUMN_WIDTH",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_CWL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_Mem_Add_Map",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "C0.DDR4_Ordering",
                    "value": "Normal"
                },
                {
                    "name": "C0.DDR4_RANK_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_ROW_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tCK",
                    "value": "833"
                },
                {
                    "name": "C0.DDR4_tCKE",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tFAW",
                    "value": "16"
                },
                {
                    "name": "C0.DDR4_tMRD",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_tRAS",
                    "value": "39"
                },
                {
                    "name": "C0.DDR4_tRCD",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tREFI",
                    "value": "9363"
                },
                {
                    "name": "C0.DDR4_tRFC",
                    "value": "421"
                },
                {
                    "name": "C0.DDR4_tRP",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tRRD"
                },
                {
                    "name": "C0.DDR4_tRRD_L",
                    "value": "6"
                },
                {
                    "name": "C0.DDR4_tRRD_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tRTP",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWR",
                    "value": "19"
                },
                {
                    "name": "C0.DDR4_tWTR"
                },
                {
                    "name": "C0.DDR4_tWTR_L",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWTR_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tXPR",
                    "value": "109"
                },
                {
                    "name": "C0.DDR4_tZQCS",
                    "value": "128"
                },
                {
                    "name": "C0.DDR4_tZQI",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tZQINIT",
                    "value": "256"
                },
                {
                    "name": "CAS_LATENCY",
                    "value": "17"
                },
                {
                    "name": "CAS_WRITE_LATENCY",
                    "value": "12"
                },
                {
                    "name": "DATA_WIDTH",
                    "value": "72"
                },
                {
                    "name": "MEMORY_PART",
                    "value": "MTA18ASF2G72PZ-2G3"
                },
                {
                    "name": "MEM_ADDR_MAP",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "TIMEPERIOD_PS",
                    "value": "833"
                }
            ]
        },
        {
            "name": "memory_subsystem_memory_ddr4_mem01",
            "type": "ddr4",
            "size": "16GB",
            "lowAddress": "412316860416",
            "highAddress": "429496729599",
            "configParams": [
                {
                    "name": "AXI_ARBITRATION_SCHEME",
                    "value": "RD_PRI_REG"
                },
                {
                    "name": "BURST_LENGTH",
                    "value": "8"
                },
                {
                    "name": "C0.APP_ADDR_WIDTH",
                    "value": "31"
                },
                {
                    "name": "C0.APP_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.ControllerType",
                    "value": "DDR4_SDRAM"
                },
                {
                    "name": "C0.DDR4_ADDR_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_AXI_ADDR_WIDTH",
                    "value": "34"
                },
                {
                    "name": "C0.DDR4_AXI_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.DDR4_AXI_ID_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_AutoPrecharge",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_AxiNarrowBurst",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_BANK_GROUP_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_BANK_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_CL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_COLUMN_WIDTH",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_CWL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_Mem_Add_Map",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "C0.DDR4_Ordering",
                    "value": "Normal"
                },
                {
                    "name": "C0.DDR4_RANK_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_ROW_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tCK",
                    "value": "833"
                },
                {
                    "name": "C0.DDR4_tCKE",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tFAW",
                    "value": "16"
                },
                {
                    "name": "C0.DDR4_tMRD",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_tRAS",
                    "value": "39"
                },
                {
                    "name": "C0.DDR4_tRCD",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tREFI",
                    "value": "9363"
                },
                {
                    "name": "C0.DDR4_tRFC",
                    "value": "421"
                },
                {
                    "name": "C0.DDR4_tRP",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tRRD"
                },
                {
                    "name": "C0.DDR4_tRRD_L",
                    "value": "6"
                },
                {
                    "name": "C0.DDR4_tRRD_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tRTP",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWR",
                    "value": "19"
                },
                {
                    "name": "C0.DDR4_tWTR"
                },
                {
                    "name": "C0.DDR4_tWTR_L",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWTR_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tXPR",
                    "value": "109"
                },
                {
                    "name": "C0.DDR4_tZQCS",
                    "value": "128"
                },
                {
                    "name": "C0.DDR4_tZQI",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tZQINIT",
                    "value": "256"
                },
                {
                    "name": "CAS_LATENCY",
                    "value": "17"
                },
                {
                    "name": "CAS_WRITE_LATENCY",
                    "value": "12"
                },
                {
                    "name": "DATA_WIDTH",
                    "value": "72"
                },
                {
                    "name": "MEMORY_PART",
                    "value": "MTA18ASF2G72PZ-2G3"
                },
                {
                    "name": "MEM_ADDR_MAP",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "TIMEPERIOD_PS",
                    "value": "833"
                }
            ]
        },
        {
            "name": "memory_subsystem_memory_ddr4_mem02",
            "type": "ddr4",
            "size": "16GB",
            "lowAddress": "481036337152",
            "highAddress": "498216206335",
            "configParams": [
                {
                    "name": "AXI_ARBITRATION_SCHEME",
                    "value": "RD_PRI_REG"
                },
                {
                    "name": "BURST_LENGTH",
                    "value": "8"
                },
                {
                    "name": "C0.APP_ADDR_WIDTH",
                    "value": "31"
                },
                {
                    "name": "C0.APP_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.ControllerType",
                    "value": "DDR4_SDRAM"
                },
                {
                    "name": "C0.DDR4_ADDR_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_AXI_ADDR_WIDTH",
                    "value": "34"
                },
                {
                    "name": "C0.DDR4_AXI_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.DDR4_AXI_ID_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_AutoPrecharge",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_AxiNarrowBurst",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_BANK_GROUP_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_BANK_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_CL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_COLUMN_WIDTH",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_CWL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_Mem_Add_Map",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "C0.DDR4_Ordering",
                    "value": "Normal"
                },
                {
                    "name": "C0.DDR4_RANK_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_ROW_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tCK",
                    "value": "833"
                },
                {
                    "name": "C0.DDR4_tCKE",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tFAW",
                    "value": "16"
                },
                {
                    "name": "C0.DDR4_tMRD",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_tRAS",
                    "value": "39"
                },
                {
                    "name": "C0.DDR4_tRCD",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tREFI",
                    "value": "9363"
                },
                {
                    "name": "C0.DDR4_tRFC",
                    "value": "421"
                },
                {
                    "name": "C0.DDR4_tRP",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tRRD"
                },
                {
                    "name": "C0.DDR4_tRRD_L",
                    "value": "6"
                },
                {
                    "name": "C0.DDR4_tRRD_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tRTP",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWR",
                    "value": "19"
                },
                {
                    "name": "C0.DDR4_tWTR"
                },
                {
                    "name": "C0.DDR4_tWTR_L",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWTR_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tXPR",
                    "value": "109"
                },
                {
                    "name": "C0.DDR4_tZQCS",
                    "value": "128"
                },
                {
                    "name": "C0.DDR4_tZQI",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tZQINIT",
                    "value": "256"
                },
                {
                    "name": "CAS_LATENCY",
                    "value": "17"
                },
                {
                    "name": "CAS_WRITE_LATENCY",
                    "value": "12"
                },
                {
                    "name": "DATA_WIDTH",
                    "value": "72"
                },
                {
                    "name": "MEMORY_PART",
                    "value": "MTA18ASF2G72PZ-2G3"
                },
                {
                    "name": "MEM_ADDR_MAP",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "TIMEPERIOD_PS",
                    "value": "833"
                }
            ]
        }
    ],
    "files": [
        {
            "name": "tcl_hooks\/postlink.tcl",
            "type": "POST_SYS_LINK_OVERLAY_TCL"
        },
        {
            "name": "tcl_hooks\/pre_create_project.tcl",
            "type": "PRE_CREATE_PROJECT_TCL"
        },
        {
            "name": "tcl_hooks\/preopt.tcl",
            "type": "PRE_OPT_TCL"
        },
        {
            "name": "tcl_hooks\/postopt.tcl",
            "type": "POST_OPT_TCL"
        },
        {
            "name": "tcl_hooks\/impl.xdc",
            "type": "SYNTH_CONSTRS",
            "usedIn": "implementation",
            "processingOrder": "EARLY"
        },
        {
            "name": "hw_bb_locked.dcp",
            "type": "BB_LOCKED_IMPL_DCP"
        },
        {
            "name": "hw.hpfm",
            "type": "HPFM"
        },
        {
            "name": "bd\/202210_1_dev.srcs\/sources_1\/bd\/ulp\/ulp.bd",
            "type": "DR_BD"
        },
        {
            "name": "iprepo",
            "type": "IP_REPO_PATH"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        },
        {
            "name": "ext_metadata.json",
            "type": "EXT_META_JSON"
        }
    ],
    "vendor": "xilinx",
    "boardId": "u250",
    "name": "gen3x16_xdma_4_1",
    "uniqueName": "xilinx:u250:gen3x16_xdma_4_1:202210.1",
    "fpgaPart": "virtexuplus",
    "fpgaDevice": "xcu250",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "false",
    "hardwareEmuPlatform": "false",
    "maxAXIMMManagers": "120",
    "maxAXIMMSubordinates": "3",
    "maxInterrupts": "128",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2022.1",
    "generatedChangeList": "3510589",
    "generatedIpChangeList": "3510413",
    "generatedTimestamp": "Thu Mar 31 09:04:14 2022",
    "idCode": "04b57093",
    "resources": [
        {
            "type": "BRAM",
            "count": "2688"
        },
        {
            "type": "DSP",
            "count": "12288"
        },
        {
            "type": "LUT",
            "count": "1728000"
        },
        {
            "type": "FF",
            "count": "3456000"
        },
        {
            "type": "REG",
            "count": "2976240"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1",
            "instRef": "\/",
            "period": "1000.000000",
            "status": "reserved"
        },
        {
            "default": "false",
            "name": "PL 2",
            "origName": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "id": "2",
            "frequency": "50.000000",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "period": "20.000000",
            "normalizedPeriod": ".020000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 3",
            "origName": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "id": "3",
            "frequency": "250.000000",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "period": "4.000000",
            "normalizedPeriod": ".004000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 4",
            "origName": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "id": "4",
            "frequency": "100.000000",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "period": "10.000000",
            "normalizedPeriod": ".010000",
            "status": "fixed"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "ss_ucs_aclk_kernel_00",
            "id": "0",
            "frequency": "300.000000",
            "instRef": "ss_ucs",
            "compRef": "shell_ucs_subsystem",
            "period": "3.333333",
            "normalizedPeriod": ".003333",
            "status": "scalable"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "ss_ucs_aclk_kernel_01",
            "id": "1",
            "frequency": "500.000000",
            "instRef": "ss_ucs",
            "compRef": "shell_ucs_subsystem",
            "period": "2.000000",
            "normalizedPeriod": ".002000",
            "status": "scalable"
        }
    ],
    "ipParameters": [
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_00_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_00_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_00_M30_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_01_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_01_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_01_M30_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_02_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_02_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_02_M30_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_03_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'ict_axi_ctrl_user_03_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ict_axi_ctrl_user_03_M30_AXI'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "ict_axi_ctrl_user_00_M01_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M02_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M03_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M04_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M05_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M06_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M07_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M08_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M09_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M10_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M11_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M12_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M13_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M14_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M15_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M16_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M17_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M18_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M19_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M20_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M21_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M22_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M23_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M24_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M25_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M26_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M27_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M28_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M29_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M30_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "ict_axi_ctrl_user_00_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M01_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M02_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M03_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M04_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M05_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M06_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M07_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M08_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M09_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M10_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M11_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M12_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M13_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M14_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M15_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M16_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M17_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M18_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M19_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M20_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M21_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M22_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M23_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M24_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M25_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M26_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M27_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M28_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M29_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M30_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "ict_axi_ctrl_user_01_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M01_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M02_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M03_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M04_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M05_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M06_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M07_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M08_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M09_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M10_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M11_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M12_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M13_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M14_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M15_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M16_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M17_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M18_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M19_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M20_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M21_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M22_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M23_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M24_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M25_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M26_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M27_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M28_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M29_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M30_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "ict_axi_ctrl_user_02_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M01_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M02_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M03_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M04_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M05_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M06_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M07_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M08_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M09_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M10_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M11_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M12_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M13_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M14_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M15_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M16_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M17_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M18_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M19_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M20_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M21_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M22_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M23_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M24_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M25_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M26_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M27_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M28_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M29_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M30_AXI",
            "mode": "master",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "ict_axi_ctrl_user_03_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "memory_subsystem",
            "mode": "slave",
            "instRef": "memory_subsystem",
            "compRef": "sdx_memory_subsystem",
            "typeRef": "aximm",
            "clockRef": "__UNKNOWN__",
            "memPort": "memss",
            "spTag": "DDR",
            "dataWidth": "512",
            "numIdBits": "0",
            "addressSegments": [
                {
                    "baseName": "DDR4_MEM00",
                    "index": "0",
                    "memoryInstance": "memory_subsystem",
                    "auto": "true",
                    "spTag": "bank0",
                    "slr": "SLR0",
                    "maxMasters": "15"
                },
                {
                    "baseName": "M00_AXI_MEM00",
                    "index": "1",
                    "memoryInstance": "memory_subsystem",
                    "auto": "preferred",
                    "spTag": "bank1",
                    "slr": "SLR1",
                    "maxMasters": "15"
                },
                {
                    "baseName": "DDR4_MEM01",
                    "index": "2",
                    "memoryInstance": "memory_subsystem",
                    "auto": "true",
                    "spTag": "bank2",
                    "slr": "SLR2",
                    "maxMasters": "15"
                },
                {
                    "baseName": "DDR4_MEM02",
                    "index": "3",
                    "memoryInstance": "memory_subsystem",
                    "auto": "true",
                    "spTag": "bank3",
                    "slr": "SLR3",
                    "maxMasters": "15"
                }
            ]
        },
        {
            "name": "memory_subsystem",
            "mode": "slave",
            "instRef": "memory_subsystem",
            "compRef": "sdx_memory_subsystem",
            "typeRef": "aximm",
            "clockRef": "__UNKNOWN__",
            "memPort": "memss",
            "spTag": "PLRAM",
            "dataWidth": "512",
            "numIdBits": "0",
            "addressSegments": [
                {
                    "baseName": "PLRAM_MEM00",
                    "index": "0",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR0",
                    "maxMasters": "15"
                },
                {
                    "baseName": "PLRAM_MEM01",
                    "index": "1",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR1",
                    "maxMasters": "15"
                },
                {
                    "baseName": "PLRAM_MEM02",
                    "index": "2",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR2",
                    "maxMasters": "15"
                },
                {
                    "baseName": "PLRAM_MEM03",
                    "index": "3",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR3",
                    "maxMasters": "15"
                }
            ]
        },
        {
            "name": "memory_subsystem",
            "mode": "slave",
            "instRef": "memory_subsystem",
            "compRef": "sdx_memory_subsystem",
            "typeRef": "aximm",
            "clockRef": "__UNKNOWN__",
            "memPort": "memss",
            "spTag": "HOST",
            "dataWidth": "512",
            "numIdBits": "0",
            "addressSegments": [
                {
                    "baseName": "M01_AXI_MEM00",
                    "index": "0",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR2",
                    "maxMasters": "15"
                }
            ]
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_1",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_0",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_2",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_3",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_4",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_5",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_6",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_7",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_8",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_9",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_10",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_11",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_12",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_13",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_14",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_15",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_16",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_17",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_18",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_19",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_20",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_21",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_22",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_23",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_24",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_25",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_26",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_27",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_28",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_29",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_30",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_31",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_32",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_33",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_34",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_35",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_36",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_37",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_38",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_39",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_40",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_41",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_42",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_43",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_44",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_45",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_46",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_47",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_48",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_49",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_50",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_51",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_52",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_53",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_54",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_55",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_56",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_57",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_58",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_59",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_60",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_61",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_62",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_63",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_64",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_65",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_66",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_67",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_68",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_69",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_70",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_71",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_72",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_73",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_74",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_75",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_76",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_77",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_78",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_79",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_80",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_81",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_82",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_83",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_84",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_85",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_86",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_87",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_88",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_89",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_90",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_91",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_92",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_93",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_94",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_95",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_96",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_97",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_98",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_99",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_100",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_101",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_102",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_103",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_104",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_105",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_106",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_107",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_108",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_109",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_110",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_111",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_112",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_113",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_114",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_115",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_116",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_117",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_118",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_119",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_120",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_121",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_122",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_123",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_124",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_125",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_126",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_s_irq_kernel_00_127",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "mode": "master",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "clock",
            "interfaceRef": "ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "mode": "master",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "clock",
            "interfaceRef": "ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "mode": "master",
            "instRef": "ii_level1_wire",
            "compRef": "ii_level1_wire",
            "typeRef": "clock",
            "interfaceRef": "ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ss_ucs_aclk_kernel_00",
            "mode": "master",
            "instRef": "ss_ucs",
            "compRef": "shell_ucs_subsystem",
            "typeRef": "clock",
            "interfaceRef": "aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ss_ucs_aclk_kernel_01",
            "mode": "master",
            "instRef": "ss_ucs",
            "compRef": "shell_ucs_subsystem",
            "typeRef": "clock",
            "interfaceRef": "aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M01_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M02_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M03_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M04_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M05_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M06_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M07_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M08_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M09_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M10_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M11_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M12_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M13_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M14_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M15_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M16_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M17_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M18_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M19_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M20_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M21_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M22_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M23_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M24_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M25_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M26_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M27_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M28_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M29_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M30_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M01_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M02_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M03_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M04_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M05_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M06_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M07_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M08_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M09_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M10_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M11_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M12_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M13_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M14_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M15_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M16_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M17_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M18_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M19_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M20_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M21_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M22_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M23_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M24_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M25_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M26_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M27_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M28_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M29_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M30_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M01_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M02_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M03_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M04_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M05_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M06_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M07_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M08_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M09_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M10_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M11_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M12_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M13_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M14_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M15_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M16_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M17_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M18_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M19_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M20_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M21_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M22_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M23_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M24_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M25_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M26_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M27_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M28_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M29_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M30_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M01_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M02_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M03_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M04_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M05_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M06_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M07_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M08_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M09_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M10_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M11_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M12_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M13_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M14_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M15_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M16_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M17_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M18_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M19_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M20_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M21_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M22_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M23_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M24_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M25_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M26_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M27_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M28_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M29_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M30_ACLK",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr0_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr0_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr0_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr1_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr1_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr1_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr2_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr2_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr2_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr3_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr3_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_ctrl_slr3_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_ctrl_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_ctrl_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr0_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr0_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr0_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr1_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr1_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr1_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr2_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr2_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr2_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr3_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr3_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_pcie_slr3_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_pcie_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr0_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr0_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr0_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr1_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr1_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr1_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr2_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr2_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr2_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr3_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr3_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_freerun_slr3_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_freerun_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr0_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr0_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr0_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr1_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr1_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr1_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr2_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr2_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr2_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr3_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr3_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_00_slr3_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_00_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr0_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr0_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr0_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr1_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr1_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr1_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr2_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr2_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr2_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr3_peripheral_reset",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr3_interconnect_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ip_psr_aresetn_kernel_01_slr3_peripheral_aresetn",
            "mode": "master",
            "instRef": "ip_psr_aresetn_kernel_01_slr3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "ss_ucs_aclk_kernel_01",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M01_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M02_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M03_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M04_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M05_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M06_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M07_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M08_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M09_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M10_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M11_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M12_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M13_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M14_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M15_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M16_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M17_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M18_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M19_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M20_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M21_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M22_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M23_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M24_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M25_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M26_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M27_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M28_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M29_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_00_M30_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_00",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "ict_axi_ctrl_user_00_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M01_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M02_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M03_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M04_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M05_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M06_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M07_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M08_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M09_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M10_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M11_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M12_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M13_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M14_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M15_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M16_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M17_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M18_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M19_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M20_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M21_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M22_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M23_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M24_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M25_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M26_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M27_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M28_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M29_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_01_M30_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_01",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "ict_axi_ctrl_user_01_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M01_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M02_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M03_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M04_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M05_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M06_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M07_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M08_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M09_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M10_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M11_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M12_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M13_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M14_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M15_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M16_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M17_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M18_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M19_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M20_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M21_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M22_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M23_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M24_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M25_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M26_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M27_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M28_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M29_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_02_M30_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_02",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "ict_axi_ctrl_user_02_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M01_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M02_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M03_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M04_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M05_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M06_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M07_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M08_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M09_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M10_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M11_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M12_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M13_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M14_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M15_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M16_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M17_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M18_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M19_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M20_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M21_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M22_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M23_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M24_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M25_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M26_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M27_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M28_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M29_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ict_axi_ctrl_user_03_M30_ARESETN",
            "mode": "slave",
            "instRef": "ict_axi_ctrl_user_03",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "ict_axi_ctrl_user_03_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

