Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov  4 17:23:35 2024
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xcau15p-ffvb676-2-i
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 19765 |     0 |          0 |     77760 | 25.42 |
|   LUT as Logic             | 16651 |     0 |          0 |     77760 | 21.41 |
|   LUT as Memory            |  3114 |     0 |          0 |     40320 |  7.72 |
|     LUT as Distributed RAM |   556 |     0 |            |           |       |
|     LUT as Shift Register  |  2558 |     0 |            |           |       |
| CLB Registers              | 27012 |     0 |          0 |    155520 | 17.37 |
|   Register as Flip Flop    | 27011 |     0 |          0 |    155520 | 17.37 |
|   Register as Latch        |     0 |     0 |          0 |    155520 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    155520 | <0.01 |
| CARRY8                     |   435 |     0 |          0 |      9720 |  4.48 |
| F7 Muxes                   |   516 |     0 |          0 |     38880 |  1.33 |
| F8 Muxes                   |    69 |     0 |          0 |     19440 |  0.35 |
| F9 Muxes                   |     0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 76    |          Yes |           - |          Set |
| 265   |          Yes |           - |        Reset |
| 496   |          Yes |         Set |            - |
| 26174 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4173 |     0 |          0 |      9720 | 42.93 |
|   CLBL                                     |  2076 |     0 |            |           |       |
|   CLBM                                     |  2097 |     0 |            |           |       |
| LUT as Logic                               | 16651 |     0 |          0 |     77760 | 21.41 |
|   using O5 output only                     |   425 |       |            |           |       |
|   using O6 output only                     | 12117 |       |            |           |       |
|   using O5 and O6                          |  4109 |       |            |           |       |
| LUT as Memory                              |  3114 |     0 |          0 |     40320 |  7.72 |
|   LUT as Distributed RAM                   |   556 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   228 |       |            |           |       |
|     using O5 and O6                        |   328 |       |            |           |       |
|   LUT as Shift Register                    |  2558 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   463 |       |            |           |       |
|     using O5 and O6                        |  2095 |       |            |           |       |
| CLB Registers                              | 27012 |     0 |          0 |    155520 | 17.37 |
|   Register driven from within the CLB      | 13186 |       |            |           |       |
|   Register driven from outside the CLB     | 13826 |       |            |           |       |
|     LUT in front of the register is unused |  9899 |       |            |           |       |
|     LUT in front of the register is used   |  3927 |       |            |           |       |
| Unique Control Sets                        |  1062 |       |          0 |     19440 |  5.46 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 51.5 |     0 |          0 |       144 | 35.76 |
|   RAMB36/FIFO*    |   27 |     0 |          0 |       144 | 18.75 |
|     RAMB36E2 only |   27 |       |            |           |       |
|   RAMB18          |   49 |     0 |          0 |       288 | 17.01 |
|     RAMB18E2 only |   49 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |       576 |  0.52 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   54 |    54 |          0 |       228 | 23.68 |
| HPIOB_M          |   24 |    24 |          0 |        72 | 33.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   11 |       |            |           |       |
|   BIDIR          |   12 |       |            |           |       |
| HPIOB_S          |   24 |    24 |          0 |        72 | 33.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   13 |       |            |           |       |
|   BIDIR          |   10 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        36 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        36 |  0.00 |
| HPIOB_SNGL       |    6 |     6 |          0 |        12 | 50.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |          0 |        72 |  4.17 |
|   DIFFINBUF      |    3 |     3 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    8 |     0 |          0 |        24 | 33.33 |
| BITSLICE_RX_TX   |   45 |    45 |          0 |       936 |  4.81 |
|   RXTX_BITSLICE  |   45 |    45 |            |           |       |
| BITSLICE_TX      |    8 |     0 |          0 |        24 | 33.33 |
| RIU_OR           |    4 |     0 |          0 |        12 | 33.33 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    5 |     0 |          0 |        84 |  5.95 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    1 |     0 |          0 |         6 | 16.67 |
| MMCM       |    1 |     1 |          0 |         3 | 33.33 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 26174 |            Register |
| LUT6             |  8141 |                 CLB |
| LUT3             |  3855 |                 CLB |
| LUT4             |  3810 |                 CLB |
| LUT5             |  2767 |                 CLB |
| SRL16E           |  2498 |                 CLB |
| SRLC32E          |  2151 |                 CLB |
| LUT2             |  1737 |                 CLB |
| MUXF7            |   516 |                 CLB |
| RAMD32           |   510 |                 CLB |
| FDSE             |   496 |            Register |
| LUT1             |   450 |                 CLB |
| CARRY8           |   435 |                 CLB |
| FDCE             |   265 |            Register |
| RAMD64E          |   224 |                 CLB |
| RAMS32           |   150 |                 CLB |
| FDPE             |    76 |            Register |
| MUXF8            |    69 |                 CLB |
| RAMB18E2         |    49 |            BLOCKRAM |
| RXTX_BITSLICE    |    45 |                 I/O |
| OBUF             |    29 |                 I/O |
| RAMB36E2         |    27 |            BLOCKRAM |
| IBUFCTRL         |    22 |              Others |
| INBUF            |    19 |                 I/O |
| OBUFT_DCIEN      |    18 |                 I/O |
| TX_BITSLICE_TRI  |     8 |                 I/O |
| BITSLICE_CONTROL |     8 |                 I/O |
| BUFGCE           |     5 |               Clock |
| SRLC16E          |     4 |                 CLB |
| RIU_OR           |     4 |                 I/O |
| OBUFT            |     4 |                 I/O |
| INV              |     3 |                 CLB |
| DSP48E2          |     3 |          Arithmetic |
| DIFFINBUF        |     3 |                 I/O |
| HPIO_VREF        |     2 |                 I/O |
| PLLE4_ADV        |     1 |               Clock |
| MMCME4_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------+------+
|       Ref Name      | Used |
+---------------------+------+
| top_ila             |    1 |
| system_ddr4_0_0_phy |    1 |
| dbg_hub             |    1 |
+---------------------+------+


