

================================================================
== Vitis HLS Report for 'sort_seperate_bucket_Pipeline_input_bucket'
================================================================
* Date:           Tue Apr 11 11:08:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_bucket  |       52|       52|         5|          1|          1|    49|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln25_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln25"   --->   Operation 11 'read' 'zext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln25_cast = zext i5 %zext_ln25_read"   --->   Operation 12 'zext' 'zext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 18 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%icmp_ln25 = icmp_eq  i6 %j_1, i6 49" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 20 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%add_ln25 = add i6 %j_1, i6 1" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 22 'add' 'add_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc24.split, void %VITIS_LOOP_34_1.preheader.exitStub" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 23 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 24 'zext' 'j_1_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_1_cast" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 25 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.29ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 26 'load' 'sorted_data_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln25 = store i6 %add_ln25, i6 %j" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 27 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.71>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 28 'load' 'sorted_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 29 [1/1] (1.27ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln25_cast" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 29 'ashr' 'shifted' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 30 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %ith_radix" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 31 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %ith_radix" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 32 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.08ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 %zext_ln28_1, i10 49" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 33 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 34 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 35 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 36 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 37 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln28 = store i64 %zext_ln28, i64 %reuse_addr_reg" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 38 'store' 'store_ln28' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 39 [2/3] (1.08ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 %zext_ln28_1, i10 49" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 39 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 40 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 41 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.28ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_pointer_load" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 42 'select' 'reuse_select' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %reuse_select" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 43 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.14ns)   --->   "%add_ln29 = add i32 %reuse_select, i32 1" [sort_seperate_bucket/sort_top.c:29]   --->   Operation 44 'add' 'add_ln29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.73ns)   --->   "%store_ln29 = store i32 %add_ln29, i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln29 = store i32 %add_ln29, i32 %reuse_reg" [sort_seperate_bucket/sort_top.c:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 47 [1/3] (0.00ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 %zext_ln28_1, i10 49" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 47 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln28 = add i10 %mul_ln28, i10 %trunc_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 48 'add' 'add_ln28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 49 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln28 = add i10 %mul_ln28, i10 %trunc_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 50 'add' 'add_ln28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i10 %add_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 51 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln28_2" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 52 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 %sorted_data_load, i10 %bucket_addr" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 53 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc24" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 54 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/sort_top.c:25) on local variable 'j' [16]  (0 ns)
	'add' operation ('add_ln25', sort_seperate_bucket/sort_top.c:25) [20]  (0.84 ns)
	'store' operation ('store_ln25', sort_seperate_bucket/sort_top.c:25) of variable 'add_ln25', sort_seperate_bucket/sort_top.c:25 on local variable 'j' [47]  (0.46 ns)

 <State 2>: 3.72ns
The critical path consists of the following:
	'load' operation ('sorted_data_load', sort_seperate_bucket/sort_top.c:26) on array 'sorted_data' [26]  (1.3 ns)
	'ashr' operation ('shifted', sort_seperate_bucket/sort_top.c:26) [27]  (1.28 ns)
	'icmp' operation ('addr_cmp', sort_seperate_bucket/sort_top.c:28) [36]  (1.14 ns)

 <State 3>: 2.89ns
The critical path consists of the following:
	'load' operation ('bucket_pointer_load', sort_seperate_bucket/sort_top.c:28) on array 'bucket_pointer' [35]  (0.73 ns)
	'select' operation ('reuse_select', sort_seperate_bucket/sort_top.c:28) [37]  (0.286 ns)
	'add' operation ('add_ln29', sort_seperate_bucket/sort_top.c:29) [43]  (1.14 ns)
	'store' operation ('store_ln29', sort_seperate_bucket/sort_top.c:29) of variable 'add_ln29', sort_seperate_bucket/sort_top.c:29 on array 'bucket_pointer' [44]  (0.73 ns)

 <State 4>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('mul_ln28', sort_seperate_bucket/sort_top.c:28) [31]  (0 ns)
	'add' operation of DSP[39] ('add_ln28', sort_seperate_bucket/sort_top.c:28) [39]  (0.831 ns)

 <State 5>: 2.13ns
The critical path consists of the following:
	'add' operation of DSP[39] ('add_ln28', sort_seperate_bucket/sort_top.c:28) [39]  (0.831 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/sort_top.c:28) [41]  (0 ns)
	'store' operation ('store_ln28', sort_seperate_bucket/sort_top.c:28) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:26 on array 'bucket' [42]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
