#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Sep 28 12:41:24 2025
# Process ID: 234960
# Current directory: /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/vivado.jou
# Running On: esoc-desktop, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 10, Host memory: 50201 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2362.848 ; gain = 119.992 ; free physical = 20867 ; free virtual = 32580
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/esoc/broadwise/vivado/projects/eyeriss/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 235113
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3764.574 ; gain = 338.770 ; free physical = 19203 ; free virtual = 30938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_eyeriss_top_0_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_eyeriss_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eyeriss_top_0_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_eyeriss_top_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:328]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:988]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:988]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:1544]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:1544]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:328]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:238]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:238]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:238]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:238]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:238]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/.Xil/Vivado-234960-esoc-desktop/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:245]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:245]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:245]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:245]
WARNING: [Synth 8-7071] port 'emio_uart1_txd' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:245]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 85 connections declared, but only 80 given [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:245]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3818.480 ; gain = 392.676 ; free physical = 19126 ; free virtual = 30861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3836.293 ; gain = 410.488 ; free physical = 19124 ; free virtual = 30859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3836.293 ; gain = 410.488 ; free physical = 19124 ; free virtual = 30859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3836.293 ; gain = 0.000 ; free physical = 19124 ; free virtual = 30859
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_eyeriss_top_0_0/design_1_eyeriss_top_0_0/design_1_eyeriss_top_0_0_in_context.xdc] for cell 'design_1_i/eyeriss_top_0'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_eyeriss_top_0_0/design_1_eyeriss_top_0_0/design_1_eyeriss_top_0_0_in_context.xdc] for cell 'design_1_i/eyeriss_top_0'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3909.230 ; gain = 0.000 ; free physical = 19102 ; free virtual = 30837
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3909.230 ; gain = 0.000 ; free physical = 19102 ; free virtual = 30837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3909.230 ; gain = 0.000 ; free physical = 19102 ; free virtual = 30837
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3909.230 ; gain = 483.426 ; free physical = 19091 ; free virtual = 30827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3909.230 ; gain = 483.426 ; free physical = 19091 ; free virtual = 30827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/eyeriss_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3909.230 ; gain = 483.426 ; free physical = 19091 ; free virtual = 30827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3909.230 ; gain = 483.426 ; free physical = 19090 ; free virtual = 30826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3909.230 ; gain = 483.426 ; free physical = 19086 ; free virtual = 30827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4266.887 ; gain = 841.082 ; free physical = 18741 ; free virtual = 30481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4266.887 ; gain = 841.082 ; free physical = 18741 ; free virtual = 30481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4277.902 ; gain = 852.098 ; free physical = 18731 ; free virtual = 30471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_eyeriss_top_0_0     |         1|
|7     |design_1_rst_ps8_0_99M_0     |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_eyeriss_top_0     |     1|
|6     |design_1_rst_ps8_0_99M     |     1|
|7     |design_1_xbar              |     1|
|8     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.777 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4291.777 ; gain = 793.035 ; free physical = 18728 ; free virtual = 30468
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4291.785 ; gain = 865.973 ; free physical = 18728 ; free virtual = 30468
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4291.785 ; gain = 0.000 ; free physical = 18801 ; free virtual = 30541
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4340.371 ; gain = 0.000 ; free physical = 18968 ; free virtual = 30708
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6117072f
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 4348.309 ; gain = 1917.695 ; free physical = 18956 ; free virtual = 30697
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3607.646; main = 3607.646; forked = 379.593
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4919.895; main = 4348.312; forked = 978.637
INFO: [Common 17-1381] The checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 12:42:14 2025...
