
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_ack_sync[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    35   62.25    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ src_ack_sync[0]$_DFF_PN0_/RN (DFFR_X1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ src_ack_sync[0]$_DFF_PN0_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ src_ack_sync[0]$_DFF_PN0_/CK (DFFR_X1)
     1    1.05    0.01    0.08    0.08 v src_ack_sync[0]$_DFF_PN0_/Q (DFFR_X1)
                                         src_ack_sync[0] (net)
                  0.01    0.00    0.08 v src_ack_sync[1]$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ src_ack_sync[1]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_ack_sync[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    35   62.25    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ src_ack_sync[0]$_DFF_PN0_/RN (DFFR_X1)
                                  0.20   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ src_ack_sync[0]$_DFF_PN0_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: src_valid (input port clocked by core_clock)
Endpoint: src_data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    5.87    0.00    0.00    0.20 v src_valid (in)
                                         src_valid (net)
                  0.00    0.00    0.20 v _200_/A1 (NAND2_X2)
     5   20.41    0.03    0.03    0.23 ^ _200_/ZN (NAND2_X2)
                                         _077_ (net)
                  0.03    0.00    0.23 ^ _201_/A (BUF_X4)
    10   19.20    0.01    0.03    0.26 ^ _201_/Z (BUF_X4)
                                         _078_ (net)
                  0.01    0.00    0.26 ^ _202_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.32 v _202_/Z (MUX2_X1)
                                         _035_ (net)
                  0.01    0.00    0.32 v src_data_reg[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ src_data_reg[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_ack_sync[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    35   62.25    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ src_ack_sync[0]$_DFF_PN0_/RN (DFFR_X1)
                                  0.20   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ src_ack_sync[0]$_DFF_PN0_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: src_valid (input port clocked by core_clock)
Endpoint: src_data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    5.87    0.00    0.00    0.20 v src_valid (in)
                                         src_valid (net)
                  0.00    0.00    0.20 v _200_/A1 (NAND2_X2)
     5   20.41    0.03    0.03    0.23 ^ _200_/ZN (NAND2_X2)
                                         _077_ (net)
                  0.03    0.00    0.23 ^ _201_/A (BUF_X4)
    10   19.20    0.01    0.03    0.26 ^ _201_/Z (BUF_X4)
                                         _078_ (net)
                  0.01    0.00    0.26 ^ _202_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.32 v _202_/Z (MUX2_X1)
                                         _035_ (net)
                  0.01    0.00    0.32 v src_data_reg[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ src_data_reg[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.79e-04   7.99e-05   6.19e-06   8.65e-04  60.4%
Combinational          4.28e-04   1.36e-04   3.42e-06   5.67e-04  39.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-03   2.15e-04   9.62e-06   1.43e-03 100.0%
                          84.3%      15.0%       0.7%
