From a997d56fc00d33f60ae49c275f25f11c2ffd11b5 Mon Sep 17 00:00:00 2001
From: Moses Reuben <moses.reuben@amd.com>
Date: Tue, 9 Jun 2015 01:55:53 +0300
Subject: [PATCH 1700/2094] drm/radeon: adding support to scratch memory

Change-Id: I23ed809dc93e3859956a9f0810c449708e0dfc65
Signed-off-by: Moses Reuben <moses.reuben@amd.com>
---
 drivers/gpu/drm/radeon/cik_reg.h | 11 +++++++++++
 drivers/gpu/drm/radeon/cikd.h    |  1 +
 2 files changed, 12 insertions(+)

diff --git a/drivers/gpu/drm/radeon/cik_reg.h b/drivers/gpu/drm/radeon/cik_reg.h
index 4e883fd..decaba9 100644
--- a/drivers/gpu/drm/radeon/cik_reg.h
+++ b/drivers/gpu/drm/radeon/cik_reg.h
@@ -206,6 +206,17 @@
 #define	SDMA0_CNTL					0xD010
 #define	SDMA1_CNTL					0xD810
 
+#define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE_MASK 0x1
+#define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE__SHIFT 0x0
+#define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE_MASK 0x6
+#define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE__SHIFT 0x1
+#define SH_STATIC_MEM_CONFIG__INDEX_STRIDE_MASK 0x18
+#define SH_STATIC_MEM_CONFIG__INDEX_STRIDE__SHIFT 0x3
+#define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE_MASK 0xe0
+#define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE__SHIFT 0x5
+#define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL_MASK 0xff00
+#define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL__SHIFT 0x8
+
 enum {
 	MAX_TRAPID = 8,		/* 3 bits in the bitfield.  */
 	MAX_WATCH_ADDRESSES = 4
diff --git a/drivers/gpu/drm/radeon/cikd.h b/drivers/gpu/drm/radeon/cikd.h
index f299f12..895af72 100644
--- a/drivers/gpu/drm/radeon/cikd.h
+++ b/drivers/gpu/drm/radeon/cikd.h
@@ -1555,6 +1555,7 @@
 #define CP_HQD_HQ_SCHEDULER1			0xC998u
 
 #define SH_STATIC_MEM_CONFIG			0x9604u
+#define SH_HIDDEN_PRIVATE_BASE_VMID             0x2580
 
 #define DB_RENDER_CONTROL                               0x28000
 
-- 
2.7.4

