// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "A_IO_L2_in_intra_tra.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic A_IO_L2_in_intra_tra::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic A_IO_L2_in_intra_tra::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> A_IO_L2_in_intra_tra::ap_ST_fsm_state1 = "1";
const sc_lv<3> A_IO_L2_in_intra_tra::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> A_IO_L2_in_intra_tra::ap_ST_fsm_state4 = "100";
const bool A_IO_L2_in_intra_tra::ap_const_boolean_1 = true;
const sc_lv<32> A_IO_L2_in_intra_tra::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> A_IO_L2_in_intra_tra::ap_const_lv32_1 = "1";
const bool A_IO_L2_in_intra_tra::ap_const_boolean_0 = false;
const sc_lv<1> A_IO_L2_in_intra_tra::ap_const_lv1_0 = "0";
const sc_lv<1> A_IO_L2_in_intra_tra::ap_const_lv1_1 = "1";
const sc_lv<4> A_IO_L2_in_intra_tra::ap_const_lv4_0 = "0000";
const sc_lv<2> A_IO_L2_in_intra_tra::ap_const_lv2_0 = "00";
const sc_lv<4> A_IO_L2_in_intra_tra::ap_const_lv4_8 = "1000";
const sc_lv<4> A_IO_L2_in_intra_tra::ap_const_lv4_1 = "1";
const sc_lv<2> A_IO_L2_in_intra_tra::ap_const_lv2_1 = "1";
const sc_lv<4> A_IO_L2_in_intra_tra::ap_const_lv4_4 = "100";
const sc_lv<2> A_IO_L2_in_intra_tra::ap_const_lv2_2 = "10";
const sc_lv<32> A_IO_L2_in_intra_tra::ap_const_lv32_40 = "1000000";
const sc_lv<32> A_IO_L2_in_intra_tra::ap_const_lv32_7F = "1111111";
const sc_lv<32> A_IO_L2_in_intra_tra::ap_const_lv32_2 = "10";

A_IO_L2_in_intra_tra::A_IO_L2_in_intra_tra(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln38_fu_148_p2);
    sensitive << ( indvar_flatten11_reg_98 );

    SC_METHOD(thread_add_ln40_fu_221_p2);
    sensitive << ( indvar_flatten_reg_120 );

    SC_METHOD(thread_and_ln321_fu_190_p2);
    sensitive << ( icmp_ln42_fu_184_p2 );
    sensitive << ( xor_ln321_fu_178_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln38_reg_261 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln38_reg_261 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln38_reg_261 );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( icmp_ln38_reg_261 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln38_fu_142_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_c5_0_phi_fu_113_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln38_reg_261 );
    sensitive << ( c5_0_reg_109 );
    sensitive << ( select_ln321_reg_270 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_buf_data_split_0_V_fu_235_p1);
    sensitive << ( local_A_0_V_q0 );

    SC_METHOD(thread_buf_data_split_1_V_fu_239_p4);
    sensitive << ( local_A_0_V_q0 );

    SC_METHOD(thread_c5_fu_154_p2);
    sensitive << ( ap_phi_mux_c5_0_phi_fu_113_p4 );

    SC_METHOD(thread_c7_fu_215_p2);
    sensitive << ( select_ln42_fu_202_p3 );

    SC_METHOD(thread_en_read_read_fu_72_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( en );

    SC_METHOD(thread_fifo_A_local_out_V_V_blk_n);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln38_reg_261 );

    SC_METHOD(thread_fifo_A_local_out_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln38_reg_261 );
    sensitive << ( trunc_ln321_reg_275 );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( buf_data_split_1_V_fu_239_p4 );
    sensitive << ( buf_data_split_0_V_fu_235_p1 );

    SC_METHOD(thread_fifo_A_local_out_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln38_reg_261 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_icmp_ln38_fu_142_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten11_reg_98 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln40_fu_160_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_120 );
    sensitive << ( icmp_ln38_fu_142_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln42_fu_184_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( c7_0_reg_131 );
    sensitive << ( icmp_ln38_fu_142_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_local_A_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln50_fu_210_p1 );

    SC_METHOD(thread_local_A_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_or_ln42_fu_196_p2);
    sensitive << ( icmp_ln40_fu_160_p2 );
    sensitive << ( and_ln321_fu_190_p2 );

    SC_METHOD(thread_select_ln321_fu_166_p3);
    sensitive << ( ap_phi_mux_c5_0_phi_fu_113_p4 );
    sensitive << ( icmp_ln40_fu_160_p2 );
    sensitive << ( c5_fu_154_p2 );

    SC_METHOD(thread_select_ln40_fu_227_p3);
    sensitive << ( icmp_ln40_fu_160_p2 );
    sensitive << ( add_ln40_fu_221_p2 );

    SC_METHOD(thread_select_ln42_fu_202_p3);
    sensitive << ( c7_0_reg_131 );
    sensitive << ( or_ln42_fu_196_p2 );

    SC_METHOD(thread_trunc_ln321_fu_174_p1);
    sensitive << ( select_ln321_fu_166_p3 );

    SC_METHOD(thread_xor_ln321_fu_178_p2);
    sensitive << ( icmp_ln40_fu_160_p2 );

    SC_METHOD(thread_zext_ln50_fu_210_p1);
    sensitive << ( select_ln42_fu_202_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( en_read_read_fu_72_p2 );
    sensitive << ( icmp_ln38_fu_142_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "A_IO_L2_in_intra_tra_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, local_A_0_V_address0, "(port)local_A_0_V_address0");
    sc_trace(mVcdFile, local_A_0_V_ce0, "(port)local_A_0_V_ce0");
    sc_trace(mVcdFile, local_A_0_V_q0, "(port)local_A_0_V_q0");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_din, "(port)fifo_A_local_out_V_V_din");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_full_n, "(port)fifo_A_local_out_V_V_full_n");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_write, "(port)fifo_A_local_out_V_V_write");
    sc_trace(mVcdFile, en, "(port)en");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_blk_n, "fifo_A_local_out_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln38_reg_261, "icmp_ln38_reg_261");
    sc_trace(mVcdFile, indvar_flatten11_reg_98, "indvar_flatten11_reg_98");
    sc_trace(mVcdFile, c5_0_reg_109, "c5_0_reg_109");
    sc_trace(mVcdFile, indvar_flatten_reg_120, "indvar_flatten_reg_120");
    sc_trace(mVcdFile, c7_0_reg_131, "c7_0_reg_131");
    sc_trace(mVcdFile, en_read_read_fu_72_p2, "en_read_read_fu_72_p2");
    sc_trace(mVcdFile, icmp_ln38_fu_142_p2, "icmp_ln38_fu_142_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln38_fu_148_p2, "add_ln38_fu_148_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln321_fu_166_p3, "select_ln321_fu_166_p3");
    sc_trace(mVcdFile, select_ln321_reg_270, "select_ln321_reg_270");
    sc_trace(mVcdFile, trunc_ln321_fu_174_p1, "trunc_ln321_fu_174_p1");
    sc_trace(mVcdFile, trunc_ln321_reg_275, "trunc_ln321_reg_275");
    sc_trace(mVcdFile, c7_fu_215_p2, "c7_fu_215_p2");
    sc_trace(mVcdFile, select_ln40_fu_227_p3, "select_ln40_fu_227_p3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_phi_mux_c5_0_phi_fu_113_p4, "ap_phi_mux_c5_0_phi_fu_113_p4");
    sc_trace(mVcdFile, zext_ln50_fu_210_p1, "zext_ln50_fu_210_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, icmp_ln40_fu_160_p2, "icmp_ln40_fu_160_p2");
    sc_trace(mVcdFile, c5_fu_154_p2, "c5_fu_154_p2");
    sc_trace(mVcdFile, icmp_ln42_fu_184_p2, "icmp_ln42_fu_184_p2");
    sc_trace(mVcdFile, xor_ln321_fu_178_p2, "xor_ln321_fu_178_p2");
    sc_trace(mVcdFile, and_ln321_fu_190_p2, "and_ln321_fu_190_p2");
    sc_trace(mVcdFile, or_ln42_fu_196_p2, "or_ln42_fu_196_p2");
    sc_trace(mVcdFile, select_ln42_fu_202_p3, "select_ln42_fu_202_p3");
    sc_trace(mVcdFile, add_ln40_fu_221_p2, "add_ln40_fu_221_p2");
    sc_trace(mVcdFile, buf_data_split_1_V_fu_239_p4, "buf_data_split_1_V_fu_239_p4");
    sc_trace(mVcdFile, buf_data_split_0_V_fu_235_p1, "buf_data_split_0_V_fu_235_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

A_IO_L2_in_intra_tra::~A_IO_L2_in_intra_tra() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void A_IO_L2_in_intra_tra::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
        c5_0_reg_109 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        c5_0_reg_109 = select_ln321_reg_270.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
        c7_0_reg_131 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln38_fu_142_p2.read()))) {
        c7_0_reg_131 = c7_fu_215_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
        indvar_flatten11_reg_98 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln38_fu_142_p2.read()))) {
        indvar_flatten11_reg_98 = add_ln38_fu_148_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
        indvar_flatten_reg_120 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln38_fu_142_p2.read()))) {
        indvar_flatten_reg_120 = select_ln40_fu_227_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln38_reg_261 = icmp_ln38_fu_142_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln38_fu_142_p2.read()))) {
        select_ln321_reg_270 = select_ln321_fu_166_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln38_fu_142_p2.read()))) {
        trunc_ln321_reg_275 = trunc_ln321_fu_174_p1.read();
    }
}

void A_IO_L2_in_intra_tra::thread_add_ln38_fu_148_p2() {
    add_ln38_fu_148_p2 = (!indvar_flatten11_reg_98.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(indvar_flatten11_reg_98.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void A_IO_L2_in_intra_tra::thread_add_ln40_fu_221_p2() {
    add_ln40_fu_221_p2 = (!ap_const_lv4_1.is_01() || !indvar_flatten_reg_120.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(indvar_flatten_reg_120.read()));
}

void A_IO_L2_in_intra_tra::thread_and_ln321_fu_190_p2() {
    and_ln321_fu_190_p2 = (icmp_ln42_fu_184_p2.read() & xor_ln321_fu_178_p2.read());
}

void A_IO_L2_in_intra_tra::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void A_IO_L2_in_intra_tra::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void A_IO_L2_in_intra_tra::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void A_IO_L2_in_intra_tra::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void A_IO_L2_in_intra_tra::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_tra::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_tra::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_tra::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void A_IO_L2_in_intra_tra::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_tra::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln38_fu_142_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void A_IO_L2_in_intra_tra::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_ap_phi_mux_c5_0_phi_fu_113_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0))) {
        ap_phi_mux_c5_0_phi_fu_113_p4 = select_ln321_reg_270.read();
    } else {
        ap_phi_mux_c5_0_phi_fu_113_p4 = c5_0_reg_109.read();
    }
}

void A_IO_L2_in_intra_tra::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_buf_data_split_0_V_fu_235_p1() {
    buf_data_split_0_V_fu_235_p1 = local_A_0_V_q0.read().range(64-1, 0);
}

void A_IO_L2_in_intra_tra::thread_buf_data_split_1_V_fu_239_p4() {
    buf_data_split_1_V_fu_239_p4 = local_A_0_V_q0.read().range(127, 64);
}

void A_IO_L2_in_intra_tra::thread_c5_fu_154_p2() {
    c5_fu_154_p2 = (!ap_const_lv2_1.is_01() || !ap_phi_mux_c5_0_phi_fu_113_p4.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(ap_phi_mux_c5_0_phi_fu_113_p4.read()));
}

void A_IO_L2_in_intra_tra::thread_c7_fu_215_p2() {
    c7_fu_215_p2 = (!ap_const_lv2_1.is_01() || !select_ln42_fu_202_p3.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(select_ln42_fu_202_p3.read()));
}

void A_IO_L2_in_intra_tra::thread_en_read_read_fu_72_p2() {
    en_read_read_fu_72_p2 =  (sc_lv<1>) (en.read());
}

void A_IO_L2_in_intra_tra::thread_fifo_A_local_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0))) {
        fifo_A_local_out_V_V_blk_n = fifo_A_local_out_V_V_full_n.read();
    } else {
        fifo_A_local_out_V_V_blk_n = ap_const_logic_1;
    }
}

void A_IO_L2_in_intra_tra::thread_fifo_A_local_out_V_V_din() {
    fifo_A_local_out_V_V_din = (!trunc_ln321_reg_275.read()[0].is_01())? sc_lv<64>(): ((trunc_ln321_reg_275.read()[0].to_bool())? buf_data_split_1_V_fu_239_p4.read(): buf_data_split_0_V_fu_235_p1.read());
}

void A_IO_L2_in_intra_tra::thread_fifo_A_local_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln38_reg_261.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        fifo_A_local_out_V_V_write = ap_const_logic_1;
    } else {
        fifo_A_local_out_V_V_write = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_icmp_ln38_fu_142_p2() {
    icmp_ln38_fu_142_p2 = (!indvar_flatten11_reg_98.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten11_reg_98.read() == ap_const_lv4_8);
}

void A_IO_L2_in_intra_tra::thread_icmp_ln40_fu_160_p2() {
    icmp_ln40_fu_160_p2 = (!indvar_flatten_reg_120.read().is_01() || !ap_const_lv4_4.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_120.read() == ap_const_lv4_4);
}

void A_IO_L2_in_intra_tra::thread_icmp_ln42_fu_184_p2() {
    icmp_ln42_fu_184_p2 = (!c7_0_reg_131.read().is_01() || !ap_const_lv2_2.is_01())? sc_lv<1>(): sc_lv<1>(c7_0_reg_131.read() == ap_const_lv2_2);
}

void A_IO_L2_in_intra_tra::thread_local_A_0_V_address0() {
    local_A_0_V_address0 =  (sc_lv<1>) (zext_ln50_fu_210_p1.read());
}

void A_IO_L2_in_intra_tra::thread_local_A_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        local_A_0_V_ce0 = ap_const_logic_1;
    } else {
        local_A_0_V_ce0 = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_tra::thread_or_ln42_fu_196_p2() {
    or_ln42_fu_196_p2 = (and_ln321_fu_190_p2.read() | icmp_ln40_fu_160_p2.read());
}

void A_IO_L2_in_intra_tra::thread_select_ln321_fu_166_p3() {
    select_ln321_fu_166_p3 = (!icmp_ln40_fu_160_p2.read()[0].is_01())? sc_lv<2>(): ((icmp_ln40_fu_160_p2.read()[0].to_bool())? c5_fu_154_p2.read(): ap_phi_mux_c5_0_phi_fu_113_p4.read());
}

void A_IO_L2_in_intra_tra::thread_select_ln40_fu_227_p3() {
    select_ln40_fu_227_p3 = (!icmp_ln40_fu_160_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln40_fu_160_p2.read()[0].to_bool())? ap_const_lv4_1: add_ln40_fu_221_p2.read());
}

void A_IO_L2_in_intra_tra::thread_select_ln42_fu_202_p3() {
    select_ln42_fu_202_p3 = (!or_ln42_fu_196_p2.read()[0].is_01())? sc_lv<2>(): ((or_ln42_fu_196_p2.read()[0].to_bool())? ap_const_lv2_0: c7_0_reg_131.read());
}

void A_IO_L2_in_intra_tra::thread_trunc_ln321_fu_174_p1() {
    trunc_ln321_fu_174_p1 = select_ln321_fu_166_p3.read().range(1-1, 0);
}

void A_IO_L2_in_intra_tra::thread_xor_ln321_fu_178_p2() {
    xor_ln321_fu_178_p2 = (icmp_ln40_fu_160_p2.read() ^ ap_const_lv1_1);
}

void A_IO_L2_in_intra_tra::thread_zext_ln50_fu_210_p1() {
    zext_ln50_fu_210_p1 = esl_zext<64,2>(select_ln42_fu_202_p3.read());
}

void A_IO_L2_in_intra_tra::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(en_read_read_fu_72_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, en_read_read_fu_72_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln38_fu_142_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln38_fu_142_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

