Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 38e2c3fa44f0480e8be21e070af868ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ins_tb_behav xil_defaultlib.ins_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port TR [D:/vivado/fulltestkd/fulltestkd.srcs/sim_1/new/main.v:211]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.decoder_8_bit
Compiling module xil_defaultlib.sc
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.ins_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ins_tb_behav
