#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Sep 18 19:17:35 2020
# Process ID: 7160
# Current directory: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11232 C:\Users\WeiMin\Documents\GitHub\pynq-z2\1-bit-half-adder\1-bit-half-adder.xpr
# Log file: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/vivado.log
# Journal file: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/z2top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/z2top.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.492 ; gain = 0.000
update_compile_order -fileset sources_1
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/1-bit-half-adder.v -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/z2top.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/z2top.v' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/1-bit-half-adder.v'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/1-bit-half-adder.v' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/1-bit-half-adder.v'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/1-bit-half-adder.xdc -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/z2top.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/z2top.xdc' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/1-bit-half-adder.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/1-bit-half-adder.xdc' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/1-bit-half-adder.xdc'.
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half-adder.xdc -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/1-bit-half-adder.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/1-bit-half-adder.xdc' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half-adder.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half-adder.xdc' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half-adder.xdc'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:21:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/synth_1/runme.log
[Fri Sep 18 19:21:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:22:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/synth_1/runme.log
[Fri Sep 18 19:22:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half-adder.v -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/1-bit-half-adder.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/1-bit-half-adder.v' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half-adder.v'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half-adder.v' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half-adder.v'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:26:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/synth_1/runme.log
[Fri Sep 18 19:26:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
reset_run impl_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:28:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:29:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:30:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Sep 18 19:32:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:33:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half_adder.xdc -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half-adder.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half-adder.xdc' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half_adder.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half_adder.xdc' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/constrs_1/new/half_adder.xdc'.
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half_adder.v -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half-adder.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half-adder.v' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half_adder.v'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half_adder.v' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.srcs/sources_1/new/half_adder.v'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Sep 18 19:36:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/synth_1/runme.log
open_project C:/Users/WeiMin/Documents/GitHub/fpga_labs_sp19/Lab1mod/lab1mod.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as 1-bit-full-adder C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder -force
current_project 1-bit-half-adder
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:37:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-half-adder/1-bit-half-adder.runs/impl_1/runme.log
current_project 1-bit-full-adder
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/sources_1/new/full_adder.v -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/sources_1/new/z2top.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/sources_1/new/z2top.v' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/sources_1/new/full_adder.v'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/sources_1/new/full_adder.v' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/sources_1/new/full_adder.v'.
update_files -from_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/constrs_1/new/full_adder.xdc -to_files C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/constrs_1/new/z2top.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/constrs_1/new/z2top.xdc' with file 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/constrs_1/new/full_adder.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/constrs_1/new/full_adder.xdc' to 'C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.srcs/constrs_1/new/full_adder.xdc'.
current_project 1-bit-half-adder
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1237.492 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1237.492 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
current_project 1-bit-full-adder
current_project 1-bit-half-adder
close_project
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Sep 18 19:41:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 18 19:42:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/WeiMin/Documents/GitHub/pynq-z2/1-bit-full-adder/1-bit-full-adder.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 19:44:26 2020...
