
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sun Mar 16 23:54:39 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Mar 16 23:55:19 2025
viaInitial ends at Sun Mar 16 23:55:19 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.28min, fe_real=0.70min, fe_mem=468.2M) ***
*** Begin netlist parsing (mem=468.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 493.746M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=493.7M) ***
Set top cell to fullchip.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 36565 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 572.258M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:18.4, real=0:00:43.0, peak res=326.4M, current mem=694.7M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=341.7M, current mem=711.9M)
Current (total cpu=0:00:18.5, real=0:00:43.0, peak res=341.7M, current mem=711.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -s 900 1200 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1129.13 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1129.1M) ***
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:00:31.8 mem=1129.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.6 sec
Total Real time: 11.0 sec
Total Memory Usage: 1017.957031 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
36568 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
36568 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1018.0M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 70 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1018.0M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 50 900 200 1000
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 50 550 200 800
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 650 600 850 850
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (48.00, 772.60) (273.80, 773.60)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (646.50, 596.50) (875.30, 596.94)
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1018.0M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Sun Mar 16 23:55:50 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1902.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (875.200, 825.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (875.200, 825.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (646.000, 825.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 1124.035), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 2096
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1048
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1922.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 127 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Mar 16 23:55:50 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Mar 16 23:55:50 2025

sroute post-processing starts at Sun Mar 16 23:55:50 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Mar 16 23:55:50 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 16.88 megs
sroute: Total Peak Memory used = 1034.84 megs
<CMD> fit
<CMD> floorPlan -site core -s 900 1200 10 10 10 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1139.01 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1139.0M) ***
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:00:51.9 mem=1139.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.14 sec
Total Real time: 11.0 sec
Total Memory Usage: 1040.082031 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1040.1M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (646.50, 596.50) (647.50, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (646.50, 596.64) (647.50, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (874.30, 596.50) (875.30, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (874.30, 596.64) (875.30, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (48.00, 772.60) (49.00, 773.60)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (272.80, 772.60) (273.80, 773.60)
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (919.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 54.82) (919.00, 54.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 88.64) (919.00, 88.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 156.28) (919.00, 156.28) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 190.10) (919.00, 190.10) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 223.92) (919.00, 223.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 257.74) (919.00, 257.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 291.56) (919.00, 291.56) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 325.38) (919.00, 325.38) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 359.20) (919.00, 359.20) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 393.02) (919.00, 393.02) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 426.84) (919.00, 426.84) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 460.66) (919.00, 460.66) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 494.48) (919.00, 494.48) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 528.30) (919.00, 528.30) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 832.68) (919.00, 832.68) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 866.50) (919.00, 866.50) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1137.06) (919.00, 1137.06) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1170.88) (919.00, 1170.88) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.00, 29.00) (914.00, 29.00) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (11.25, 121.46) (908.75, 121.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 125.04) (10.00, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 125.04) (13.25, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (906.75, 125.04) (910.00, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 125.04) (919.00, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (11.25, 596.64) (47.00, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (646.50, 596.50) (647.50, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (274.80, 596.64) (647.50, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (874.30, 596.50) (875.30, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (874.30, 596.64) (908.75, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 629.03) (10.00, 629.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 629.03) (47.00, 629.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (274.80, 629.03) (647.00, 629.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (874.80, 629.03) (910.00, 629.36)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
The power planner created 130 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1040.1M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 50 900 200 1000
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 50 550 200 800
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 550 600 850 850
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (647.16, 823.23) (649.00, 823.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (546.50, 596.50) (775.30, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (546.50, 596.50) (647.50, 596.94)
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1040.1M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Sun Mar 16 23:56:37 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1924.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 823.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 823.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 823.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 823.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (775.200, 823.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 823.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (775.200, 823.435), it will not be connected.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 825.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 897.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 1124.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (275.200, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 774.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (776.300, 825.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (775.200, 825.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (546.000, 825.235), it will not be connected.
**WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 124
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 126
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1931.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 189 via definition ...

sroute post-processing starts at Sun Mar 16 23:56:38 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Mar 16 23:56:38 2025

sroute post-processing starts at Sun Mar 16 23:56:38 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Mar 16 23:56:38 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 2.25 megs
sroute: Total Peak Memory used = 1042.33 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Moving Pin [clk] to LEGAL location ( 407.900    0.000 2 )
Moving Pin [sum_in[23]] to LEGAL location ( 467.900 1220.000 2 )
Moving Pin [sum_in[22]] to LEGAL location ( 463.900 1220.000 2 )
Moving Pin [sum_in[21]] to LEGAL location ( 459.900 1220.000 2 )
Moving Pin [sum_in[20]] to LEGAL location ( 455.900 1220.000 2 )
Moving Pin [sum_in[19]] to LEGAL location ( 451.900 1220.000 2 )
Moving Pin [sum_in[18]] to LEGAL location ( 447.900 1220.000 2 )
Moving Pin [sum_in[17]] to LEGAL location ( 443.900 1220.000 2 )
Moving Pin [sum_in[16]] to LEGAL location ( 439.900 1220.000 2 )
Moving Pin [sum_in[15]] to LEGAL location ( 435.900 1220.000 2 )
Moving Pin [sum_in[14]] to LEGAL location ( 431.900 1220.000 2 )
Moving Pin [sum_in[13]] to LEGAL location ( 427.900 1220.000 2 )
Moving Pin [sum_in[12]] to LEGAL location ( 423.900 1220.000 2 )
Moving Pin [sum_in[11]] to LEGAL location ( 419.900 1220.000 2 )
Moving Pin [sum_in[10]] to LEGAL location ( 415.900 1220.000 2 )
Moving Pin [sum_in[9]] to LEGAL location ( 411.900 1220.000 2 )
Moving Pin [sum_in[8]] to LEGAL location ( 407.900 1220.000 2 )
Moving Pin [sum_in[7]] to LEGAL location ( 403.900 1220.000 2 )
Moving Pin [sum_in[6]] to LEGAL location ( 399.900 1220.000 2 )
Moving Pin [sum_in[5]] to LEGAL location ( 395.900 1220.000 2 )
Moving Pin [sum_in[4]] to LEGAL location ( 391.900 1220.000 2 )
Moving Pin [sum_in[3]] to LEGAL location ( 387.900 1220.000 2 )
Moving Pin [sum_in[2]] to LEGAL location ( 383.900 1220.000 2 )
Moving Pin [sum_in[1]] to LEGAL location ( 379.900 1220.000 2 )
Moving Pin [sum_in[0]] to LEGAL location ( 375.900 1220.000 2 )
Moving Pin [sum_out[23]] to LEGAL location ( 511.900    0.000 2 )
Moving Pin [sum_out[22]] to LEGAL location ( 507.900    0.000 2 )
Moving Pin [sum_out[21]] to LEGAL location ( 503.900    0.000 2 )
Moving Pin [sum_out[20]] to LEGAL location ( 499.900    0.000 2 )
Moving Pin [sum_out[19]] to LEGAL location ( 495.900    0.000 2 )
Moving Pin [sum_out[18]] to LEGAL location ( 491.900    0.000 2 )
Moving Pin [sum_out[17]] to LEGAL location ( 487.900    0.000 2 )
Moving Pin [sum_out[16]] to LEGAL location ( 483.900    0.000 2 )
Moving Pin [sum_out[15]] to LEGAL location ( 479.900    0.000 2 )
Moving Pin [sum_out[14]] to LEGAL location ( 475.900    0.000 2 )
Moving Pin [sum_out[13]] to LEGAL location ( 471.900    0.000 2 )
Moving Pin [sum_out[12]] to LEGAL location ( 467.900    0.000 2 )
Moving Pin [sum_out[11]] to LEGAL location ( 463.900    0.000 2 )
Moving Pin [sum_out[10]] to LEGAL location ( 459.900    0.000 2 )
Moving Pin [sum_out[9]] to LEGAL location ( 455.900    0.000 2 )
Moving Pin [sum_out[8]] to LEGAL location ( 451.900    0.000 2 )
Moving Pin [sum_out[7]] to LEGAL location ( 447.900    0.000 2 )
Moving Pin [sum_out[6]] to LEGAL location ( 443.900    0.000 2 )
Moving Pin [sum_out[5]] to LEGAL location ( 439.900    0.000 2 )
Moving Pin [sum_out[4]] to LEGAL location ( 435.900    0.000 2 )
Moving Pin [sum_out[3]] to LEGAL location ( 431.900    0.000 2 )
Moving Pin [sum_out[2]] to LEGAL location ( 427.900    0.000 2 )
Moving Pin [sum_out[1]] to LEGAL location ( 423.900    0.000 2 )
Moving Pin [sum_out[0]] to LEGAL location ( 419.900    0.000 2 )
Moving Pin [fifo_ext_rd] to LEGAL location ( 411.900    0.000 2 )
Moving Pin [inst[18]] to LEGAL location ( 543.900 1220.000 2 )
Moving Pin [inst[17]] to LEGAL location ( 539.900 1220.000 2 )
Moving Pin [inst[16]] to LEGAL location ( 535.900 1220.000 2 )
Moving Pin [inst[15]] to LEGAL location ( 531.900 1220.000 2 )
Moving Pin [inst[14]] to LEGAL location ( 527.900 1220.000 2 )
Moving Pin [inst[13]] to LEGAL location ( 523.900 1220.000 2 )
Moving Pin [inst[12]] to LEGAL location ( 519.900 1220.000 2 )
Moving Pin [inst[11]] to LEGAL location ( 515.900 1220.000 2 )
Moving Pin [inst[10]] to LEGAL location ( 511.900 1220.000 2 )
Moving Pin [inst[9]] to LEGAL location ( 507.900 1220.000 2 )
Moving Pin [inst[8]] to LEGAL location ( 503.900 1220.000 2 )
Moving Pin [inst[7]] to LEGAL location ( 499.900 1220.000 2 )
Moving Pin [inst[6]] to LEGAL location ( 495.900 1220.000 2 )
Moving Pin [inst[5]] to LEGAL location ( 491.900 1220.000 2 )
Moving Pin [inst[4]] to LEGAL location ( 487.900 1220.000 2 )
Moving Pin [inst[3]] to LEGAL location ( 483.900 1220.000 2 )
Moving Pin [inst[2]] to LEGAL location ( 479.900 1220.000 2 )
Moving Pin [inst[1]] to LEGAL location ( 475.900 1220.000 2 )
Moving Pin [inst[0]] to LEGAL location ( 471.900 1220.000 2 )
Moving Pin [reset] to LEGAL location ( 415.900    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
70 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.3M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1064.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19697 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1180.95 CPU=0:00:05.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 1181.0M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:10.6) (Real : 0:00:11.0) (mem : 1181.0M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 73 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD2' removed
*       :      8 instances of type 'INVD1' removed
*       :     11 instances of type 'INVD0' removed
*       :      7 instances of type 'CKND2' removed
*       :     31 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD1' removed
*       :      5 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.9) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=36498 (0 fixed + 36498 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=42200 #term=152791 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=277
stdCell: 36498 single + 0 double + 0 multi
Total standard cell length = 84.0500 (mm), area = 0.1513 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.166.
Density for the design = 0.166.
       = stdcell_area 420250 sites (151290 um^2) / alloc_area 2536938 sites (913298 um^2).
Pin Density = 0.05098.
            = total # of pins 152791 / total area 2997000.
=== lastAutoLevel = 11 
End delay calculation. (MEM=1219.11 CPU=0:00:06.0 REAL=0:00:06.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.886e+05 (1.31e+05 1.58e+05)
              Est.  stn bbox = 3.152e+05 (1.41e+05 1.74e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1283.1M
Iteration  2: Total net bbox = 2.886e+05 (1.31e+05 1.58e+05)
              Est.  stn bbox = 3.152e+05 (1.41e+05 1.74e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1283.1M
Iteration  3: Total net bbox = 3.258e+05 (1.55e+05 1.70e+05)
              Est.  stn bbox = 3.996e+05 (1.94e+05 2.05e+05)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 1283.1M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1414.16 CPU=0:00:06.0 REAL=0:00:06.0)
Iteration  4: Total net bbox = 3.981e+05 (2.05e+05 1.93e+05)
              Est.  stn bbox = 4.852e+05 (2.53e+05 2.32e+05)
              cpu = 0:01:09 real = 0:01:08 mem = 1608.6M
Iteration  5: Total net bbox = 3.981e+05 (2.05e+05 1.93e+05)
              Est.  stn bbox = 4.852e+05 (2.53e+05 2.32e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1608.6M
Iteration  6: Total net bbox = 7.063e+05 (4.58e+05 2.48e+05)
              Est.  stn bbox = 8.604e+05 (5.56e+05 3.04e+05)
              cpu = 0:00:44.0 real = 0:00:44.0 mem = 1624.6M
Iteration  7: Total net bbox = 8.388e+05 (5.12e+05 3.27e+05)
              Est.  stn bbox = 9.929e+05 (6.10e+05 3.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1624.6M
Iteration  8: Total net bbox = 8.388e+05 (5.12e+05 3.27e+05)
              Est.  stn bbox = 9.929e+05 (6.10e+05 3.83e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1624.6M
Iteration  9: Total net bbox = 1.117e+06 (5.71e+05 5.47e+05)
              Est.  stn bbox = 1.301e+06 (6.73e+05 6.28e+05)
              cpu = 0:01:17 real = 0:01:17 mem = 1624.6M
Iteration 10: Total net bbox = 1.117e+06 (5.71e+05 5.47e+05)
              Est.  stn bbox = 1.301e+06 (6.73e+05 6.28e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1624.6M
Iteration 11: Total net bbox = 1.105e+06 (5.56e+05 5.50e+05)
              Est.  stn bbox = 1.287e+06 (6.54e+05 6.34e+05)
              cpu = 0:00:56.2 real = 0:00:56.0 mem = 1624.6M
Iteration 12: Total net bbox = 1.105e+06 (5.56e+05 5.50e+05)
              Est.  stn bbox = 1.287e+06 (6.54e+05 6.34e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1624.6M
Iteration 13: Total net bbox = 1.138e+06 (5.69e+05 5.69e+05)
              Est.  stn bbox = 1.331e+06 (6.71e+05 6.60e+05)
              cpu = 0:01:22 real = 0:01:23 mem = 1673.3M
Iteration 14: Total net bbox = 1.138e+06 (5.69e+05 5.69e+05)
              Est.  stn bbox = 1.331e+06 (6.71e+05 6.60e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1673.3M
Iteration 15: Total net bbox = 1.157e+06 (5.73e+05 5.84e+05)
              Est.  stn bbox = 1.353e+06 (6.75e+05 6.78e+05)
              cpu = 0:00:51.6 real = 0:00:51.0 mem = 1673.3M
Iteration 16: Total net bbox = 1.157e+06 (5.73e+05 5.84e+05)
              Est.  stn bbox = 1.353e+06 (6.75e+05 6.78e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1673.3M
Iteration 17: Total net bbox = 1.145e+06 (5.61e+05 5.84e+05)
              Est.  stn bbox = 1.338e+06 (6.61e+05 6.77e+05)
              cpu = 0:00:59.7 real = 0:01:00.0 mem = 1687.5M
Iteration 18: Total net bbox = 1.145e+06 (5.61e+05 5.84e+05)
              Est.  stn bbox = 1.338e+06 (6.61e+05 6.77e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1687.5M
Finished Global Placement (cpu=0:07:25, real=0:07:25, mem=1687.5M)
Info: 129 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:08:51 mem=1254.6M) ***
Total net bbox length = 1.145e+06 (5.611e+05 5.839e+05) (ext = 9.795e+04)
Move report: Detail placement moves 36498 insts, mean move: 1.14 um, max move: 28.61 um
	Max move on inst (core_instance/sfp_instance/U723): (578.50, 513.29) --> (606.40, 514.00)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 1254.6MB
Summary Report:
Instances move: 36498 (out of 36498 movable)
Mean displacement: 1.14 um
Max displacement: 28.61 um (Instance: core_instance/sfp_instance/U723) (578.499, 513.288) -> (606.4, 514)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.114e+06 (5.288e+05 5.853e+05) (ext = 9.795e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:08.0 MEM: 1254.6MB
*** Finished refinePlace (0:08:59 mem=1254.6M) ***
*** Finished Initial Placement (cpu=0:07:42, real=0:07:43, mem=1254.6M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=42200  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 42200 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 42200 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.219586e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151725
[NR-eagl] Layer2(M2)(V) length: 3.362179e+05um, number of vias: 216742
[NR-eagl] Layer3(M3)(H) length: 4.135652e+05um, number of vias: 14973
[NR-eagl] Layer4(M4)(V) length: 1.926214e+05um, number of vias: 5884
[NR-eagl] Layer5(M5)(H) length: 1.749109e+05um, number of vias: 1559
[NR-eagl] Layer6(M6)(V) length: 1.227758e+05um, number of vias: 48
[NR-eagl] Layer7(M7)(H) length: 1.343400e+03um, number of vias: 46
[NR-eagl] Layer8(M8)(V) length: 3.514680e+03um, number of vias: 0
[NR-eagl] Total length: 1.244949e+06um, number of vias: 390977
[NR-eagl] End Peak syMemory usage = 1281.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.24 seconds
**placeDesign ... cpu = 0: 7:57, real = 0: 7:57, mem = 1274.4M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1284.4M, totSessionCpu=0:09:04 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1284.4M)
Extraction called for design 'fullchip' of instances=36501 and nets=42648 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1284.422M)
** Profile ** Start :  cpu=0:00:00.0, mem=1284.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=1284.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1391.52 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1391.5M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:09:15 mem=1391.5M)
** Profile ** Overall slacks :  cpu=0:00:09.9, mem=1391.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1391.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -66.802 |
|           TNS (ns):|-22012.1 |
|    Violating Paths:|  6433   |
|          All Paths:|  7702   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    903 (903)     |   -0.484   |   1004 (1004)    |
|   max_tran     |   1082 (17894)   |   -8.290   |   1082 (17894)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.404%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1391.5M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1336.3M, totSessionCpu=0:09:16 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1336.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1336.3M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36501

Instance distribution across the VT partitions:

 LVT : inst = 26 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 26 (0.1%)

 HVT : inst = 36471 (99.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 36471 (99.9%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  42281
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1050.28MB/1050.28MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1050.40MB/1050.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1050.43MB/1050.43MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT)
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 10%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 20%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 30%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 40%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 50%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 60%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 70%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 80%
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 90%

Finished Levelizing
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT)

Starting Activity Propagation
2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-17 00:05:31 (2025-Mar-17 07:05:31 GMT): 10%
2025-Mar-17 00:05:32 (2025-Mar-17 07:05:32 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:05:32 (2025-Mar-17 07:05:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1053.05MB/1053.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:05:32 (2025-Mar-17 07:05:32 GMT)
 ... Calculating leakage power
2025-Mar-17 00:05:33 (2025-Mar-17 07:05:33 GMT): 10%
2025-Mar-17 00:05:33 (2025-Mar-17 07:05:33 GMT): 20%
2025-Mar-17 00:05:33 (2025-Mar-17 07:05:33 GMT): 30%
2025-Mar-17 00:05:33 (2025-Mar-17 07:05:33 GMT): 40%

Finished Calculating power
2025-Mar-17 00:05:33 (2025-Mar-17 07:05:33 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1053.21MB/1053.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1053.21MB/1053.21MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total)=1053.24MB/1053.24MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:05:33 (2025-Mar-17 07:05:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15160475
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858       24.79
Macro                                  0           0
IO                               7.6e-07   6.592e-05
Combinational                     0.8644       74.98
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.152         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.152         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1162
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1162
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.1296e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.1516 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.1516 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1053.77MB/1053.77MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -66.902 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.150 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
   -ve slk =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36343 (99.6%), lkg = 1.148 mW (99.8%)
   -ve slk =  36117 (98.9%), lkg = 1.145 mW (99.6%)

OptMgr: Begin forced downsizing
OptMgr: 89 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -67.291 ns
OptMgr: 25 (28%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -67.291 ns

Design leakage power (state independent) = 1.149 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
   -ve slk =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36347 (99.6%), lkg = 1.147 mW (99.8%)
   -ve slk =  36121 (99.0%), lkg = 1.144 mW (99.6%)


Summary: cell sizing

 64 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         64         64

    1 instances changed cell type from      AOI21D1   to    AOI21D0
    3 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
    8 instances changed cell type from        INVD1   to      CKND0
   47 instances changed cell type from       NR2XD0   to      NR2D0
    5 instances changed cell type from       OA21D1   to     OA21D0
  checkSum: 64



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1070.87MB/1070.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1070.87MB/1070.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1070.87MB/1070.87MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT)
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 10%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 20%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 30%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 40%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 50%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 60%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 70%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 80%
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT): 90%

Finished Levelizing
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT)

Starting Activity Propagation
2025-Mar-17 00:05:39 (2025-Mar-17 07:05:39 GMT)
2025-Mar-17 00:05:40 (2025-Mar-17 07:05:40 GMT): 10%
2025-Mar-17 00:05:40 (2025-Mar-17 07:05:40 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:05:41 (2025-Mar-17 07:05:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1075.99MB/1075.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:05:41 (2025-Mar-17 07:05:41 GMT)
 ... Calculating leakage power
2025-Mar-17 00:05:41 (2025-Mar-17 07:05:41 GMT): 10%
2025-Mar-17 00:05:41 (2025-Mar-17 07:05:41 GMT): 20%
2025-Mar-17 00:05:41 (2025-Mar-17 07:05:41 GMT): 30%
2025-Mar-17 00:05:41 (2025-Mar-17 07:05:41 GMT): 40%

Finished Calculating power
2025-Mar-17 00:05:42 (2025-Mar-17 07:05:42 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.99MB/1075.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.99MB/1075.99MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1075.99MB/1075.99MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:05:42 (2025-Mar-17 07:05:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15129221
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858        24.8
Macro                                  0           0
IO                               7.6e-07   6.594e-05
Combinational                     0.8641       74.97
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.151         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.151         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1163
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1163
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.12923e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.15129 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.15129 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1078.04MB/1078.04MB)

OptMgr: Leakage power optimization took: 12 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1521.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1521.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1521.2M)

Removed instances... 
	-Remove inst core_instance/sfp_instance/U8923 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8921 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8920 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8919 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8918 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8917 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8916 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8915 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8914 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8913 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8912 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8911 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8910 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8909 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8908 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8907 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8906 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8905 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8904 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8903 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8902 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8901 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8900 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8899 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8898 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8897 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8896 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8895 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8894 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8893 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8892 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8891 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8890 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8889 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8888 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8887 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8886 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8885 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8884 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8883 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8882 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8881 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8880 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8879 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8878 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8877 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8876 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8875 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8874 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8873 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8872 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8871 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8870 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8869 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8868 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8867 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8866 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8865 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8864 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8863 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8862 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8861 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8860 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8859 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8858 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8857 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8856 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8855 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8854 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8853 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8852 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8851 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8850 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8849 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8848 (AOI221D0) 
	-Remove inst core_instance/sfp_instance/U8847 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U8846 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8845 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8844 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8843 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8842 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8841 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8840 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8839 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8838 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8837 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8836 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8835 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8834 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8833 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8832 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8831 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8830 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8829 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8828 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8827 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8826 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8825 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8824 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8823 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8822 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8821 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8820 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8819 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8818 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8817 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8816 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8815 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8814 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8813 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8812 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8811 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8810 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8809 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8808 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8807 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8806 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8805 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8804 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8803 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8802 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8801 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8800 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8799 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8798 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8797 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8796 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8795 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8794 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8793 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8792 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8791 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8790 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8789 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8788 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8787 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8786 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8785 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8784 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8783 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8782 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8781 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8780 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8779 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8778 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8777 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8776 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8775 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8774 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8773 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8772 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8771 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8770 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8769 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8768 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8767 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8766 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8765 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8764 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8763 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8762 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8761 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8760 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8759 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8758 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8757 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8756 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8755 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8754 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8753 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8752 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8751 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8750 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8749 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8748 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8747 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8746 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8745 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8744 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8743 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8742 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8741 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8740 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8739 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8738 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8737 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8736 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8735 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8734 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8733 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8732 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8731 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8730 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8729 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8728 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8727 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8726 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8725 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8724 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8723 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8722 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8721 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8720 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8719 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8718 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8717 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8716 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8715 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8714 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8713 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8712 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8711 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8710 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8709 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8708 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8707 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8706 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8705 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8704 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8703 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8702 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8701 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8700 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8699 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8698 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8697 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8696 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8695 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8694 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8693 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8692 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8691 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8690 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8689 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8688 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8687 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8686 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8685 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8684 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8683 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8682 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8681 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8680 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8679 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8678 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8677 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8676 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8675 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8674 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8673 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8672 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8671 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8670 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8669 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8668 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8667 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8666 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8665 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8664 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8663 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8662 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8661 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8660 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8659 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8658 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8657 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8656 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8655 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8654 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8653 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8652 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8651 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8650 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8649 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8648 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8647 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8646 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8645 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8644 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8643 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8642 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8641 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8640 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8639 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8638 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8637 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8636 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8635 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8634 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8633 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8632 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8631 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8630 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8629 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8628 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8627 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8626 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8625 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8624 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8623 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8622 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8621 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8620 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8619 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8618 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8617 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8616 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8615 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8614 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8613 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8612 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8611 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8610 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8609 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8608 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8607 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8606 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8605 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8604 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8603 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8602 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8601 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8600 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8599 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8598 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8597 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8596 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8595 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8594 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8593 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8592 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8591 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8590 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8589 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8588 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8587 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8586 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8585 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8584 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8583 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8582 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8581 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8580 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8579 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8578 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8577 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8576 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8575 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8574 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8573 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8572 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8571 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8570 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8569 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8568 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8567 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8566 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8565 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8564 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8563 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8562 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8561 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8560 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8559 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8558 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8557 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8556 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8555 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8554 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8553 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8552 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8551 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8550 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8549 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8548 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8547 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8546 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8545 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8544 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8543 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8542 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8541 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8540 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8539 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8538 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8537 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8536 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8535 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8534 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8533 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8532 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8531 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8530 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8529 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8528 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8527 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8526 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8525 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8524 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8523 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8522 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8521 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8520 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8519 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8518 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8517 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8516 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8515 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8514 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8513 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8512 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8511 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8510 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8509 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8508 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8507 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8506 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8505 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8504 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8503 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8502 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8501 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8500 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8499 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8498 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8497 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8496 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8495 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8494 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8493 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8492 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8491 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8490 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8489 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8488 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8487 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8486 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8485 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8484 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8483 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8482 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8481 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8480 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8479 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8478 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8477 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8476 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8475 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8474 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8473 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8472 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8471 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8470 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8469 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8468 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8467 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8466 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8465 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8464 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8463 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8462 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8461 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8460 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8459 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8458 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8457 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8456 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8455 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8454 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8453 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8452 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8451 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8450 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8449 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8448 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8447 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8446 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8445 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8444 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8443 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8442 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8441 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8440 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8439 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8438 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8437 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8436 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8435 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8434 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8433 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8432 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8431 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8430 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8429 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8428 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8427 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8426 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8425 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8424 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8423 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8422 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8421 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8420 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8419 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8418 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8417 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8416 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8415 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8413 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8412 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8411 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8410 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8409 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8408 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8407 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8406 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8405 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8404 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8403 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8402 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8401 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8400 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8399 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8398 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8397 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8396 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8395 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8394 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8393 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8392 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8391 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8390 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8389 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8388 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8387 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8386 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8385 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8384 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8383 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8382 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8381 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8380 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8379 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8378 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8377 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8376 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8375 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8374 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8373 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8372 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8371 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8370 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8369 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8368 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8367 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8366 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8365 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8364 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8363 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8362 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8361 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8360 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8359 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8358 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8357 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8356 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8355 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8354 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8353 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8352 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8351 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8350 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8349 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8348 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8347 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8346 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8345 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8344 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8343 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8342 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8341 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8340 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8339 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8338 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8337 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8336 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8335 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8334 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8333 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8332 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8331 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8330 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8329 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8328 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8327 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8326 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8325 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8324 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8323 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8322 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8321 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8320 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8319 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8318 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8317 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8316 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8315 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8314 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8313 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8312 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8311 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8310 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8309 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8308 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8307 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8306 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8305 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8304 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8303 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8302 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8301 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8300 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8299 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8298 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8297 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8296 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8295 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8294 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8293 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8292 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8291 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8290 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8289 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8288 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8287 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8286 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8285 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8284 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8283 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8282 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8281 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8280 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8279 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8278 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8277 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8276 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8275 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8274 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8273 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8272 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8271 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8270 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8269 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8268 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8267 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8266 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8265 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8264 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8263 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8262 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8261 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8260 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8259 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8258 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8257 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8256 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8255 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8254 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8253 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8252 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8251 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8250 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8249 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8248 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8247 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8246 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8245 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8244 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8243 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8242 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8241 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8240 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8239 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8238 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8237 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8236 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8235 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8234 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8233 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8232 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8231 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8230 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8229 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8228 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8227 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8226 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8225 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8224 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8223 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8222 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8221 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8220 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8219 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8218 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8217 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8216 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8215 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8214 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8213 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8212 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8211 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8210 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8209 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8208 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8207 (IAO21D0) 
	-Remove inst core_instance/sfp_instance/U8206 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8205 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8204 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8203 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8202 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8201 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8200 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8199 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8198 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8197 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8196 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8195 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8194 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8193 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8192 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8191 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8190 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8189 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8188 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8187 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8186 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8185 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8184 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8183 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8182 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8181 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8180 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8179 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8178 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8177 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8176 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8175 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8174 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8173 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8172 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8171 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8170 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8169 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8168 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8167 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8166 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8165 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8164 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8162 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8161 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8160 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8159 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8158 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8157 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8156 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8155 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8154 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8153 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8152 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8151 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8150 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8149 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8148 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8147 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8146 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8145 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8144 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8143 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8142 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8141 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8140 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8139 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8138 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8137 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8136 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8135 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8134 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8133 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8132 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8131 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8130 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8129 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8128 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8127 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8126 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8125 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8124 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8123 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8122 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8121 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8120 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8119 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8118 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8117 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8116 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8115 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8114 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8113 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8112 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8111 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8110 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8109 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8108 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8107 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8106 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8105 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8104 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8103 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8102 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8101 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8100 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8099 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8098 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8097 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8096 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8095 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8094 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8093 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8092 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8091 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8090 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8089 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8088 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8087 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8086 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8085 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8084 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8083 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8082 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8081 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8080 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8079 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8078 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8077 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8076 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8075 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8074 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8073 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8072 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8071 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8070 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8069 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8068 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8067 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8066 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8065 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8064 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8063 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8062 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8061 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8060 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8059 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8058 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8057 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8056 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8055 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8054 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8053 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8052 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8051 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8050 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8049 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8048 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8047 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8046 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8045 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8044 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8043 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8042 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8041 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8040 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8039 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8038 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8037 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8036 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8035 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8034 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8033 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8032 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8031 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8030 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8029 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8028 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8027 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8026 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8025 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8024 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8023 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8022 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8021 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8020 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8019 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8018 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8017 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8016 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8015 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8014 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8013 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8012 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8011 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8010 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8009 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8008 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8007 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8006 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8005 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8004 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8003 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8002 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8001 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8000 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7999 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7998 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7997 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7996 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7995 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7994 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7993 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7992 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U7991 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7990 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7989 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7988 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7987 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U7986 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7985 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7984 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7983 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U7982 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7981 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7980 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7979 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7978 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7977 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7976 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7975 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7974 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7973 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7972 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7971 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7970 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7969 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7968 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7967 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7966 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7965 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7964 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7963 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7962 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7961 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U7960 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U7959 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7958 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7957 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7956 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7955 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7954 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7953 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7952 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7951 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7950 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7949 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7948 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7947 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7946 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7945 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7944 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7943 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7942 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7941 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7940 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7939 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7938 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7937 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7936 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7935 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7934 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7933 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7932 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7931 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7930 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7929 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7928 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7927 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7926 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7925 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7924 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7923 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7921 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7920 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7919 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7918 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7917 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7916 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7915 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7914 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U439 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U436 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U417 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U416 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U413 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U412 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U395 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U394 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U359 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U358 (INVD0) 
	-Remove inst core_instance/sfp_instance/U321 (INVD0) 
	-Remove inst core_instance/sfp_instance/U320 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U319 (INVD0) 
	-Remove inst core_instance/sfp_instance/U280 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U259 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U258 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U257 (INVD0) 
	-Remove inst core_instance/sfp_instance/U256 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U237 (INVD0) 
	-Remove inst core_instance/sfp_instance/U236 (INVD0) 
	-Remove inst core_instance/sfp_instance/U221 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U196 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U195 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U194 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U177 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U146 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U145 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U128 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U127 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U112 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U111 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U110 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U97 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U96 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U79 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U78 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U62 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U61 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U50 (INVD0) 
	-Remove inst core_instance/sfp_instance/U49 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U40 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U39 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U34 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U4 (AOI32D0) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 

Replaced instances... 

Removed 1088 instances
	CPU for removing db instances : 0:00:00.1 (mem :1521.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1521.2M)
CPU of: netlist preparation :0:00:00.3 (mem :1521.2M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1521.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 14 out of 35410 instances
     #inst not ok to resize: 130
     #inst with no smaller cells: 35225
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -69.302  TNS Slack -23515.216 Density 16.12
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    16.12%|        -| -69.302|-23515.216|   0:00:00.0| 1606.6M|
|    16.12%|        0| -69.302|-23515.215|   0:00:02.0| 1606.6M|
|    16.12%|        0| -69.302|-23515.215|   0:00:01.0| 1606.6M|
|    16.12%|        0| -69.302|-23515.215|   0:00:01.0| 1606.6M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -69.302  TNS Slack -23515.216 Density 16.12
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1449.79M, totSessionCpu=0:09:41).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt high fanout net optimization
Info: 130 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    16.12%|        -| -69.302|-23515.216|   0:00:00.0| 1583.3M|
|    16.12%|        -| -69.302|-23515.216|   0:00:00.0| 1583.3M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1583.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1922   | 21370   |  1669   |   1669  |     0   |     0   |     0   |     0   | -69.30 |          0|          0|          0|  16.12  |            |           |
|    45   |   738   |    25   |     25  |     0   |     0   |     0   |     0   | -49.40 |        402|          0|       1714|  16.27  |   0:00:26.0|    1622.7M|
|     1   |    23   |     0   |      0  |     0   |     0   |     0   |     0   | -49.16 |          3|          0|         41|  16.27  |   0:00:01.0|    1622.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:27.2 real=0:00:28.0 mem=1622.7M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:16, real = 0:01:15, mem = 1473.4M, totSessionCpu=0:10:20 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1511 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -49.159  TNS Slack -13734.649 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -49.159|-13734.649|    16.27%|   0:00:00.0| 1611.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -48.574|-12321.232|    16.53%|   0:00:45.0| 1739.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -44.979|-11589.825|    16.65%|   0:00:22.0| 1739.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -44.979|-11589.825|    16.65%|   0:00:04.0| 1739.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.971| -9395.932|    17.21%|   0:01:41.0| 1739.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -36.254| -9301.297|    17.38%|   0:00:37.0| 1729.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.830| -9146.251|    17.44%|   0:00:14.0| 1748.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.830| -9146.251|    17.44%|   0:00:04.0| 1748.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.484| -8860.258|    17.68%|   0:00:45.0| 1748.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.836| -8903.489|    17.73%|   0:00:31.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.319| -8837.304|    17.76%|   0:00:11.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.319| -8837.304|    17.76%|   0:00:04.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.495| -8603.007|    17.90%|   0:00:23.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.688| -8638.477|    17.91%|   0:00:22.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.369| -8575.650|    17.94%|   0:00:10.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.369| -8575.650|    17.94%|   0:00:04.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.849| -8608.237|    18.00%|   0:00:16.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.965| -8620.835|    18.00%|   0:00:14.0| 1805.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:48 real=0:06:47 mem=1805.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:48 real=0:06:47 mem=1805.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 19 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -32.965  TNS Slack -8620.835 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -32.965
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -32.965  TNS Slack -8620.835 Density 18.00
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.00%|        -| -32.965|-8620.835|   0:00:00.0| 1696.4M|
|    18.00%|       33| -32.965|-8620.478|   0:00:07.0| 1696.4M|
|    17.99%|        6| -32.965|-8620.478|   0:00:00.0| 1696.4M|
|    17.99%|        3| -32.965|-8620.477|   0:00:01.0| 1696.4M|
|    17.97%|      156| -32.965|-8620.397|   0:00:03.0| 1696.4M|
|    17.70%|     3714| -32.835|-8629.988|   0:00:22.0| 1696.4M|
|    17.69%|       95| -32.835|-8629.815|   0:00:01.0| 1696.4M|
|    17.69%|       10| -32.835|-8629.816|   0:00:01.0| 1696.4M|
|    17.69%|        0| -32.835|-8629.816|   0:00:00.0| 1696.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -32.835  TNS Slack -8629.816 Density 17.69
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 16 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:37.0) (real = 0:00:37.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:37, real=0:00:37, mem=1547.61M, totSessionCpu=0:17:55).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1547.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43905  numIgnoredNets=4
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43900 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 16 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.907600e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 43884 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.210162e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1600.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.79 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:17:58 mem=1600.4M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38037 insts, mean move: 6.48 um, max move: 89.20 um
	Max move on inst (core_instance/sfp_instance/FE_OFC6982_sum_this_core_7_): (740.00, 546.40) --> (688.60, 508.60)
	Runtime: CPU: 0:01:47 REAL: 0:01:47 MEM: 1935.9MB
Move report: Detail placement moves 7403 insts, mean move: 1.77 um, max move: 40.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC5667_key_q_120_): (379.20, 371.80) --> (338.40, 371.80)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 1935.9MB
Summary Report:
Instances move: 38033 (out of 38203 movable)
Mean displacement: 6.54 um
Max displacement: 91.80 um (Instance: core_instance/mac_array_instance/FE_OFC6569_q_temp_1005_) (437.6, 283.6) -> (527.6, 285.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:01:53 REAL: 0:01:53 MEM: 1935.9MB
*** Finished refinePlace (0:19:51 mem=1935.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43905  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43905 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 16 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.920200e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 43889 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.219865e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153518
[NR-eagl] Layer2(M2)(V) length: 3.375840e+05um, number of vias: 217370
[NR-eagl] Layer3(M3)(H) length: 4.051613e+05um, number of vias: 15663
[NR-eagl] Layer4(M4)(V) length: 1.947425e+05um, number of vias: 6476
[NR-eagl] Layer5(M5)(H) length: 1.776212e+05um, number of vias: 2313
[NR-eagl] Layer6(M6)(V) length: 1.238629e+05um, number of vias: 754
[NR-eagl] Layer7(M7)(H) length: 5.522200e+03um, number of vias: 956
[NR-eagl] Layer8(M8)(V) length: 5.175120e+03um, number of vias: 0
[NR-eagl] Total length: 1.249669e+06um, number of vias: 397050
End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1520.2M)
Extraction called for design 'fullchip' of instances=38206 and nets=45495 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1520.207M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:53, real = 0:10:51, mem = 1520.2M, totSessionCpu=0:19:57 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1617.41 CPU=0:00:07.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 1617.4M) ***
*** Timing NOT met, worst failing slack is -32.783
*** Check timing (0:00:10.5)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1565 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -32.783 TNS Slack -8705.865 Density 17.69
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -32.783|  -32.783|-8705.792|-8705.865|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.746|  -32.746|-8703.518|-8703.591|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.723|  -32.723|-8701.636|-8701.709|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.662|  -32.662|-8699.076|-8699.149|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.603|  -32.603|-8694.878|-8694.951|    17.69%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.556|  -32.556|-8692.070|-8692.143|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.511|  -32.511|-8689.246|-8689.319|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.477|  -32.477|-8687.748|-8687.820|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.443|  -32.443|-8684.642|-8684.715|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.420|  -32.420|-8683.357|-8683.431|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.383|  -32.383|-8681.818|-8681.892|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.348|  -32.348|-8677.845|-8677.917|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.313|  -32.313|-8676.150|-8676.224|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.263|  -32.263|-8672.215|-8672.288|    17.69%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.238|  -32.238|-8669.110|-8669.184|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -32.186|  -32.186|-8665.228|-8665.301|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.154|  -32.154|-8662.537|-8662.609|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.114|  -32.114|-8658.354|-8658.428|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.082|  -32.082|-8655.821|-8655.895|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.039|  -32.039|-8651.772|-8651.846|    17.69%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.004|  -32.004|-8649.733|-8649.807|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.959|  -31.959|-8644.959|-8645.032|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.935|  -31.935|-8643.314|-8643.388|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.899|  -31.899|-8638.929|-8639.002|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.877|  -31.877|-8637.688|-8637.762|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.845|  -31.845|-8635.076|-8635.149|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.813|  -31.813|-8631.633|-8631.706|    17.69%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.789|  -31.789|-8631.078|-8631.151|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.759|  -31.759|-8622.945|-8623.019|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.727|  -31.727|-8620.978|-8621.051|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.698|  -31.698|-8617.944|-8618.018|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.657|  -31.657|-8614.604|-8614.676|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.628|  -31.628|-8611.603|-8611.676|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.583|  -31.583|-8609.083|-8609.156|    17.69%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.561|  -31.561|-8603.323|-8603.396|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.524|  -31.524|-8601.541|-8601.614|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.501|  -31.501|-8599.444|-8599.518|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.459|  -31.459|-8594.609|-8594.683|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.429|  -31.429|-8590.465|-8590.538|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.390|  -31.390|-8587.656|-8587.729|    17.69%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.382|  -31.382|-8587.133|-8587.206|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.359|  -31.359|-8586.492|-8586.565|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.319|  -31.319|-8583.007|-8583.080|    17.69%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.291|  -31.291|-8578.211|-8578.284|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.255|  -31.255|-8573.657|-8573.730|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.231|  -31.231|-8571.207|-8571.280|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.201|  -31.201|-8567.642|-8567.715|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.169|  -31.169|-8563.507|-8563.580|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.134|  -31.134|-8559.104|-8559.178|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.108|  -31.108|-8554.688|-8554.761|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.083|  -31.083|-8551.241|-8551.314|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.051|  -31.051|-8547.778|-8547.852|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.026|  -31.026|-8546.309|-8546.382|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.994|  -30.994|-8540.348|-8540.421|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.967|  -30.967|-8537.679|-8537.752|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.950|  -30.950|-8535.053|-8535.126|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.934|  -30.934|-8531.497|-8531.570|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.911|  -30.911|-8529.090|-8529.162|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.887|  -30.887|-8527.096|-8527.169|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.861|  -30.861|-8523.901|-8523.975|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -30.829|  -30.829|-8521.164|-8521.236|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.792|  -30.792|-8515.067|-8515.141|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -30.766|  -30.766|-8512.193|-8512.267|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.737|  -30.737|-8508.683|-8508.756|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.710|  -30.710|-8505.401|-8505.475|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -30.687|  -30.687|-8500.958|-8501.031|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.661|  -30.661|-8497.936|-8498.009|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.636|  -30.636|-8495.073|-8495.146|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.606|  -30.606|-8492.763|-8492.836|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.582|  -30.582|-8487.591|-8487.664|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.558|  -30.558|-8485.480|-8485.553|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.536|  -30.536|-8482.690|-8482.764|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.497|  -30.497|-8478.351|-8478.423|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.472|  -30.472|-8473.313|-8473.387|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.447|  -30.447|-8472.001|-8472.074|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.425|  -30.425|-8469.207|-8469.280|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.405|  -30.405|-8466.147|-8466.221|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.378|  -30.378|-8462.740|-8462.812|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.356|  -30.356|-8459.964|-8460.037|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.333|  -30.333|-8457.257|-8457.330|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.301|  -30.301|-8454.472|-8454.545|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.276|  -30.276|-8450.730|-8450.804|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.253|  -30.253|-8448.282|-8448.355|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.234|  -30.234|-8444.811|-8444.884|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.222|  -30.222|-8442.755|-8442.828|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.197|  -30.197|-8440.985|-8441.059|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.173|  -30.173|-8437.845|-8437.918|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.150|  -30.150|-8435.160|-8435.233|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.119|  -30.119|-8430.602|-8430.675|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.104|  -30.104|-8429.118|-8429.190|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.079|  -30.079|-8425.693|-8425.767|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.052|  -30.052|-8423.392|-8423.465|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.032|  -30.032|-8420.242|-8420.315|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.010|  -30.010|-8418.172|-8418.245|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.995|  -29.995|-8414.354|-8414.428|    17.70%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.980|  -29.980|-8412.501|-8412.573|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.964|  -29.964|-8410.495|-8410.568|    17.70%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.941|  -29.941|-8409.365|-8409.438|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.917|  -29.917|-8405.315|-8405.389|    17.71%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.900|  -29.900|-8403.726|-8403.799|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.883|  -29.883|-8400.758|-8400.831|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.869|  -29.869|-8399.431|-8399.504|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.855|  -29.855|-8398.170|-8398.243|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.851|  -29.851|-8395.333|-8395.406|    17.71%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.838|  -29.838|-8394.125|-8394.198|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.825|  -29.825|-8393.273|-8393.347|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.813|  -29.813|-8391.912|-8391.985|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.801|  -29.801|-8390.683|-8390.756|    17.71%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.782|  -29.782|-8388.759|-8388.832|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.782|  -29.782|-8387.275|-8387.349|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.774|  -29.774|-8387.097|-8387.170|    17.71%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.757|  -29.757|-8386.808|-8386.881|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.739|  -29.739|-8383.904|-8383.978|    17.72%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.731|  -29.731|-8382.396|-8382.470|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.719|  -29.719|-8382.399|-8382.473|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.710|  -29.710|-8381.853|-8381.926|    17.72%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -29.694|  -29.694|-8379.539|-8379.612|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.689|  -29.689|-8378.055|-8378.128|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.679|  -29.679|-8377.149|-8377.223|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.666|  -29.666|-8375.441|-8375.515|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.654|  -29.654|-8374.121|-8374.194|    17.72%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.653|  -29.653|-8373.229|-8373.303|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.641|  -29.641|-8372.728|-8372.801|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.624|  -29.624|-8370.274|-8370.348|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.608|  -29.608|-8368.805|-8368.878|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.595|  -29.595|-8367.761|-8367.834|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.591|  -29.591|-8366.896|-8366.970|    17.72%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.587|  -29.587|-8366.727|-8366.800|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.571|  -29.571|-8364.811|-8364.884|    17.72%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.556|  -29.556|-8363.385|-8363.457|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.543|  -29.543|-8362.227|-8362.300|    17.73%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.542|  -29.542|-8361.509|-8361.582|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.537|  -29.537|-8361.396|-8361.470|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.521|  -29.521|-8359.327|-8359.400|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -29.496|  -29.496|-8357.944|-8358.017|    17.73%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.491|  -29.491|-8356.631|-8356.704|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.487|  -29.487|-8355.803|-8355.876|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.464|  -29.464|-8354.113|-8354.187|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -29.449|  -29.449|-8353.782|-8353.855|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.442|  -29.442|-8352.427|-8352.500|    17.73%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.440|  -29.440|-8353.898|-8353.972|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.440|  -29.440|-8353.348|-8353.421|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.435|  -29.435|-8353.244|-8353.317|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.422|  -29.422|-8353.188|-8353.260|    17.73%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.406|  -29.406|-8352.109|-8352.183|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.390|  -29.390|-8351.417|-8351.490|    17.73%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.377|  -29.377|-8350.383|-8350.456|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.365|  -29.365|-8350.578|-8350.651|    17.74%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.354|  -29.354|-8349.968|-8350.041|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.338|  -29.338|-8348.999|-8349.072|    17.74%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -29.336|  -29.336|-8348.643|-8348.716|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.329|  -29.329|-8348.572|-8348.646|    17.74%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -29.316|  -29.316|-8347.490|-8347.563|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -29.305|  -29.305|-8345.747|-8345.820|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.305|  -29.305|-8345.531|-8345.604|    17.74%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.295|  -29.295|-8345.168|-8345.241|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.278|  -29.278|-8343.002|-8343.075|    17.74%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.268|  -29.268|-8341.663|-8341.736|    17.75%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.262|  -29.262|-8339.987|-8340.061|    17.75%|   0:00:01.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.262|  -29.262|-8339.971|-8340.044|    17.75%|   0:00:00.0| 1693.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.248|  -29.248|-8339.700|-8339.773|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.245|  -29.245|-8338.583|-8338.656|    17.75%|   0:00:01.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.247|  -29.247|-8338.097|-8338.170|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.239|  -29.239|-8337.942|-8338.016|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.239|  -29.239|-8337.782|-8337.855|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.216|  -29.216|-8337.145|-8337.218|    17.75%|   0:00:01.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.208|  -29.208|-8336.315|-8336.389|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.208|  -29.208|-8335.705|-8335.778|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.207|  -29.207|-8335.481|-8335.554|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.207|  -29.207|-8334.340|-8334.413|    17.75%|   0:00:01.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.200|  -29.200|-8334.191|-8334.265|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.194|  -29.194|-8333.584|-8333.657|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.192|  -29.192|-8332.924|-8332.997|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.191|  -29.191|-8332.752|-8332.825|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.191|  -29.191|-8332.436|-8332.509|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.173|  -29.173|-8332.058|-8332.131|    17.75%|   0:00:01.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.160|  -29.160|-8331.101|-8331.174|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.155|  -29.155|-8330.860|-8330.933|    17.75%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.155|  -29.155|-8330.163|-8330.235|    17.76%|   0:00:01.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.150|  -29.150|-8329.788|-8329.861|    17.76%|   0:00:00.0| 1697.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.131|  -29.131|-8327.921|-8327.994|    17.76%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.120|  -29.120|-8325.742|-8325.815|    17.76%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.111|  -29.111|-8324.976|-8325.048|    17.76%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.103|  -29.103|-8324.417|-8324.490|    17.76%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.095|  -29.095|-8323.663|-8323.736|    17.76%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.089|  -29.089|-8322.131|-8322.203|    17.76%|   0:00:02.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.089|  -29.089|-8321.212|-8321.285|    17.76%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.079|  -29.079|-8320.810|-8320.882|    17.77%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.056|  -29.056|-8317.446|-8317.519|    17.77%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.056|  -29.056|-8316.783|-8316.856|    17.77%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.043|  -29.043|-8316.005|-8316.078|    17.77%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.043|  -29.043|-8314.756|-8314.829|    17.77%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.028|  -29.028|-8314.293|-8314.366|    17.77%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.006|  -29.006|-8311.798|-8311.871|    17.77%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.993|  -28.993|-8308.891|-8308.964|    17.77%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.979|  -28.979|-8307.731|-8307.805|    17.77%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.965|  -28.965|-8305.646|-8305.719|    17.77%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.951|  -28.951|-8303.834|-8303.906|    17.78%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.937|  -28.937|-8303.071|-8303.145|    17.78%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.925|  -28.925|-8301.664|-8301.737|    17.78%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.917|  -28.917|-8300.091|-8300.164|    17.78%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.901|  -28.901|-8298.552|-8298.625|    17.78%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.894|  -28.894|-8297.404|-8297.478|    17.78%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.882|  -28.882|-8296.732|-8296.806|    17.78%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.877|  -28.877|-8294.895|-8294.968|    17.78%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.863|  -28.863|-8294.184|-8294.257|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.855|  -28.855|-8292.362|-8292.435|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.844|  -28.844|-8291.611|-8291.685|    17.79%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.837|  -28.837|-8290.530|-8290.604|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.823|  -28.823|-8289.580|-8289.653|    17.79%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.819|  -28.819|-8288.171|-8288.244|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.819|  -28.819|-8286.427|-8286.500|    17.79%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.809|  -28.809|-8286.240|-8286.313|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.808|  -28.808|-8284.510|-8284.583|    17.79%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.805|  -28.805|-8284.456|-8284.529|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.802|  -28.802|-8284.395|-8284.468|    17.79%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.802|  -28.802|-8284.172|-8284.245|    17.80%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.802|  -28.802|-8282.629|-8282.702|    17.80%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.802|  -28.802|-8279.671|-8279.744|    17.80%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -28.802|  -28.802|-8279.424|-8279.497|    17.80%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -28.802|  -28.802|-8278.261|-8278.334|    17.80%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.802|  -28.802|-8277.930|-8278.002|    17.81%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.802|  -28.802|-8276.089|-8276.162|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.802|  -28.802|-8275.538|-8275.611|    17.81%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.802|  -28.802|-8275.162|-8275.235|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.802|  -28.802|-8274.399|-8274.472|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -28.802|  -28.802|-8273.157|-8273.230|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -28.802|  -28.802|-8272.766|-8272.839|    17.81%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -28.802|  -28.802|-8272.764|-8272.837|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -28.802|  -28.802|-8271.396|-8271.469|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.802|  -28.802|-8271.280|-8271.354|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.802|  -28.802|-8271.256|-8271.329|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -28.802|  -28.802|-8269.495|-8269.568|    17.81%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.802|  -28.802|-8269.406|-8269.479|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.802|  -28.802|-8269.043|-8269.116|    17.81%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -28.802|  -28.802|-8268.842|-8268.915|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -28.802|  -28.802|-8267.405|-8267.479|    17.82%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -28.802|  -28.802|-8267.388|-8267.461|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -28.802|  -28.802|-8266.974|-8267.047|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -28.802|  -28.802|-8265.882|-8265.955|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.802|  -28.802|-8265.653|-8265.727|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.802|  -28.802|-8264.164|-8264.237|    17.82%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -28.802|  -28.802|-8263.611|-8263.685|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -28.802|  -28.802|-8263.264|-8263.337|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -28.802|  -28.802|-8263.056|-8263.129|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -28.802|  -28.802|-8261.925|-8261.998|    17.82%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.802|  -28.802|-8261.102|-8261.175|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.802|  -28.802|-8259.924|-8259.997|    17.82%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.802|  -28.802|-8259.786|-8259.858|    17.82%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.802|  -28.802|-8259.051|-8259.124|    17.83%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -28.802|  -28.802|-8258.802|-8258.875|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -28.802|  -28.802|-8257.157|-8257.230|    17.83%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.802|  -28.802|-8256.983|-8257.057|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.802|  -28.802|-8256.006|-8256.079|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -28.802|  -28.802|-8255.738|-8255.812|    17.83%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -28.802|  -28.802|-8255.727|-8255.799|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -28.802|  -28.802|-8255.660|-8255.733|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -28.802|  -28.802|-8254.312|-8254.385|    17.83%|   0:00:02.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -28.802|  -28.802|-8253.932|-8254.005|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -28.802|  -28.802|-8253.322|-8253.396|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.802|  -28.802|-8252.942|-8253.015|    17.83%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.803|  -28.803|-8252.576|-8252.649|    17.83%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -28.803|  -28.803|-8252.473|-8252.545|    17.84%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -28.803|  -28.803|-8252.385|-8252.457|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -28.803|  -28.803|-8252.314|-8252.388|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -28.803|  -28.803|-8251.446|-8251.519|    17.84%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.803|  -28.803|-8251.284|-8251.357|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.803|  -28.803|-8250.845|-8250.918|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -28.803|  -28.803|-8250.592|-8250.664|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -28.804|  -28.804|-8250.338|-8250.411|    17.84%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -28.804|  -28.804|-8250.022|-8250.096|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -28.804|  -28.804|-8249.217|-8249.290|    17.84%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.804|  -28.804|-8248.719|-8248.792|    17.84%|   0:00:02.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.804|  -28.804|-8248.435|-8248.508|    17.84%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.804|  -28.804|-8248.228|-8248.301|    17.84%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.804|  -28.804|-8248.165|-8248.238|    17.84%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.804|  -28.804|-8248.163|-8248.236|    17.84%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.804|  -28.804|-8247.731|-8247.805|    17.84%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -28.804|  -28.804|-8247.673|-8247.746|    17.84%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -28.804|  -28.804|-8247.266|-8247.339|    17.84%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -28.804|  -28.804|-8247.207|-8247.280|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.804|  -28.804|-8247.041|-8247.114|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -28.804|  -28.804|-8246.879|-8246.952|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -28.804|  -28.804|-8246.752|-8246.825|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -28.804|  -28.804|-8246.514|-8246.587|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -28.804|  -28.804|-8246.397|-8246.471|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -28.804|  -28.804|-8246.301|-8246.374|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.804|  -28.804|-8246.221|-8246.294|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.804|  -28.804|-8246.190|-8246.264|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.804|  -28.804|-8246.108|-8246.182|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.804|  -28.804|-8246.090|-8246.163|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.804|  -28.804|-8245.979|-8246.053|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.804|  -28.804|-8245.865|-8245.938|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -28.804|  -28.804|-8245.847|-8245.920|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -28.804|  -28.804|-8245.808|-8245.881|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -28.804|  -28.804|-8245.692|-8245.766|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -28.804|  -28.804|-8245.421|-8245.494|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.804|  -28.804|-8245.292|-8245.365|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -28.804|  -28.804|-8245.185|-8245.257|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -28.804|  -28.804|-8244.814|-8244.888|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -28.804|  -28.804|-8244.715|-8244.788|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.804|  -28.804|-8244.587|-8244.660|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.804|  -28.804|-8244.569|-8244.643|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.804|  -28.804|-8244.563|-8244.637|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.804|  -28.804|-8244.486|-8244.560|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.804|  -28.804|-8244.420|-8244.493|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.804|  -28.804|-8244.396|-8244.469|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.804|  -28.804|-8244.305|-8244.378|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -28.804|  -28.804|-8244.231|-8244.305|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -28.804|  -28.804|-8244.204|-8244.277|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -28.804|  -28.804|-8243.766|-8243.839|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -28.804|  -28.804|-8243.711|-8243.784|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -28.804|  -28.804|-8243.260|-8243.333|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -28.804|  -28.804|-8243.159|-8243.232|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -28.804|  -28.804|-8242.969|-8243.042|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -28.804|  -28.804|-8242.795|-8242.868|    17.85%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -28.804|  -28.804|-8242.677|-8242.750|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -28.804|  -28.804|-8242.578|-8242.651|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -28.804|  -28.804|-8242.534|-8242.607|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -28.804|  -28.804|-8242.429|-8242.502|    17.85%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.804|  -28.804|-8242.357|-8242.431|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.804|  -28.804|-8242.342|-8242.415|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -28.804|  -28.804|-8242.320|-8242.394|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -28.804|  -28.804|-8242.298|-8242.371|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -28.804|  -28.804|-8242.216|-8242.289|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -28.804|  -28.804|-8242.212|-8242.285|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -28.804|  -28.804|-8242.151|-8242.225|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -28.804|  -28.804|-8242.099|-8242.172|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -28.804|  -28.804|-8242.072|-8242.146|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -28.804|  -28.804|-8242.037|-8242.110|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.804|  -28.804|-8242.026|-8242.100|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -28.804|  -28.804|-8242.019|-8242.091|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -28.804|  -28.804|-8241.556|-8241.628|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8241.136|-8241.209|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8240.830|-8240.903|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8240.800|-8240.873|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8240.722|-8240.795|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8240.447|-8240.521|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8224.680|-8224.753|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8224.460|-8224.533|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8224.344|-8224.416|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8224.249|-8224.322|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8224.147|-8224.221|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8224.127|-8224.200|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8223.896|-8223.970|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8223.842|-8223.915|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.804|  -28.804|-8223.819|-8223.893|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -28.804|  -28.804|-8216.947|-8217.021|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.804|  -28.804|-8203.803|-8203.876|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.804|  -28.804|-8203.745|-8203.818|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.804|  -28.804|-8197.225|-8197.298|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.804|  -28.804|-8170.899|-8170.972|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.804|  -28.804|-8151.638|-8151.711|    17.86%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.804|  -28.804|-8122.021|-8122.094|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.804|  -28.804|-8112.446|-8112.520|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.804|  -28.804|-8087.350|-8087.423|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-8070.914|-8070.987|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-8055.427|-8055.500|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8046.091|-8046.164|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8040.648|-8040.721|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8025.040|-8025.113|    17.86%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8023.702|-8023.775|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8010.778|-8010.851|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8010.301|-8010.374|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-8007.041|-8007.113|    17.86%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.804|  -28.804|-7996.723|-7996.796|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -28.804|  -28.804|-7985.253|-7985.326|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.804|  -28.804|-7971.703|-7971.776|    17.87%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7959.572|-7959.645|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7952.458|-7952.530|    17.87%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7943.135|-7943.208|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7936.391|-7936.463|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7936.039|-7936.111|    17.87%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7928.541|-7928.614|    17.87%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7915.680|-7915.753|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7913.819|-7913.893|    17.87%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7910.197|-7910.271|    17.87%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7908.740|-7908.813|    17.87%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.804|  -28.804|-7898.008|-7898.082|    17.88%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.804|  -28.804|-7889.128|-7889.201|    17.88%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -28.804|  -28.804|-7880.429|-7880.501|    17.88%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -28.804|  -28.804|-7872.415|-7872.488|    17.88%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -28.804|  -28.804|-7869.063|-7869.136|    17.88%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7856.249|-7856.322|    17.88%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7853.208|-7853.281|    17.88%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7839.688|-7839.761|    17.88%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7837.688|-7837.762|    17.88%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7827.746|-7827.818|    17.89%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7819.290|-7819.363|    17.89%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7816.306|-7816.379|    17.89%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7805.905|-7805.979|    17.89%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7805.665|-7805.738|    17.89%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7800.825|-7800.898|    17.89%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7797.960|-7798.033|    17.89%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.804|  -28.804|-7791.297|-7791.371|    17.90%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7784.518|-7784.591|    17.90%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7778.225|-7778.298|    17.90%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7771.956|-7772.029|    17.90%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7763.950|-7764.023|    17.91%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7758.692|-7758.766|    17.91%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7754.130|-7754.203|    17.91%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7746.979|-7747.053|    17.91%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7742.400|-7742.473|    17.91%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7739.367|-7739.440|    17.91%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7735.507|-7735.580|    17.92%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7729.059|-7729.132|    17.92%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7725.629|-7725.702|    17.92%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7721.238|-7721.311|    17.92%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7719.688|-7719.761|    17.92%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7714.188|-7714.262|    17.92%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7708.153|-7708.226|    17.93%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7702.850|-7702.923|    17.93%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7695.315|-7695.388|    17.93%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7691.296|-7691.369|    17.93%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7685.718|-7685.791|    17.94%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7679.920|-7679.993|    17.94%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7673.092|-7673.166|    17.94%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7670.605|-7670.678|    17.94%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7664.790|-7664.863|    17.95%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7658.066|-7658.139|    17.95%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7656.039|-7656.112|    17.95%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7650.823|-7650.896|    17.95%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7649.725|-7649.798|    17.96%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7646.489|-7646.562|    17.96%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7646.386|-7646.458|    17.96%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7644.313|-7644.387|    17.96%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7643.278|-7643.352|    17.96%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.804|  -28.804|-7640.181|-7640.254|    17.96%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.804|  -28.804|-7637.620|-7637.693|    17.97%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7634.743|-7634.816|    17.97%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7629.509|-7629.583|    17.97%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7623.170|-7623.244|    17.98%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7616.969|-7617.042|    17.98%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7611.616|-7611.689|    17.98%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7608.524|-7608.597|    17.99%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7604.810|-7604.883|    17.99%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7600.587|-7600.660|    18.00%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7596.449|-7596.522|    18.00%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7594.715|-7594.789|    18.00%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7590.928|-7591.000|    18.01%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.804|  -28.804|-7584.722|-7584.795|    18.01%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7583.321|-7583.394|    18.01%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.804|  -28.804|-7582.870|-7582.943|    18.01%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.804|  -28.804|-7581.880|-7581.953|    18.01%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.804|  -28.804|-7579.397|-7579.471|    18.01%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7577.223|-7577.296|    18.02%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.804|  -28.804|-7574.439|-7574.512|    18.02%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7570.754|-7570.828|    18.02%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7567.264|-7567.337|    18.03%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7561.996|-7562.068|    18.03%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7558.011|-7558.084|    18.03%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7557.103|-7557.176|    18.04%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7553.054|-7553.127|    18.04%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7551.670|-7551.743|    18.04%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7549.871|-7549.943|    18.05%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.804|  -28.804|-7548.121|-7548.194|    18.05%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7544.923|-7544.996|    18.05%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7544.492|-7544.565|    18.05%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7540.122|-7540.194|    18.06%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7537.375|-7537.447|    18.06%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7536.069|-7536.142|    18.06%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7535.202|-7535.275|    18.06%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7535.147|-7535.221|    18.06%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7533.345|-7533.418|    18.07%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.804|  -28.804|-7530.744|-7530.817|    18.07%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7530.294|-7530.367|    18.07%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7528.201|-7528.273|    18.07%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7528.030|-7528.104|    18.07%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7525.674|-7525.747|    18.08%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7524.304|-7524.377|    18.08%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7521.933|-7522.005|    18.08%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7520.671|-7520.744|    18.08%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7520.340|-7520.414|    18.09%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7519.758|-7519.831|    18.09%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7514.755|-7514.829|    18.09%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.804|  -28.804|-7513.824|-7513.896|    18.09%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.804|  -28.804|-7507.860|-7507.933|    18.10%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7506.911|-7506.984|    18.10%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7505.090|-7505.163|    18.10%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7503.697|-7503.770|    18.10%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.804|  -28.804|-7497.217|-7497.290|    18.11%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -28.804|  -28.804|-7492.300|-7492.374|    18.11%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7490.081|-7490.154|    18.12%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7487.433|-7487.505|    18.13%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7482.944|-7483.017|    18.13%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7481.324|-7481.397|    18.13%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7478.683|-7478.756|    18.14%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7478.507|-7478.581|    18.14%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7477.826|-7477.899|    18.15%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7477.133|-7477.207|    18.15%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.804|  -28.804|-7473.450|-7473.523|    18.15%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7470.564|-7470.637|    18.16%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7469.450|-7469.523|    18.16%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7465.720|-7465.793|    18.17%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7464.175|-7464.248|    18.17%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7463.283|-7463.355|    18.18%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7463.075|-7463.147|    18.18%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7458.746|-7458.819|    18.18%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7458.703|-7458.776|    18.19%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.804|  -28.804|-7456.133|-7456.207|    18.19%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7454.977|-7455.050|    18.19%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7452.100|-7452.173|    18.20%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.804|  -28.804|-7450.783|-7450.855|    18.20%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.804|  -28.804|-7450.751|-7450.824|    18.20%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.804|  -28.804|-7447.494|-7447.567|    18.21%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7446.240|-7446.312|    18.21%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7444.064|-7444.137|    18.22%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7443.810|-7443.883|    18.22%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7442.831|-7442.904|    18.22%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7442.297|-7442.371|    18.22%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7440.917|-7440.990|    18.23%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7438.221|-7438.294|    18.23%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7438.036|-7438.109|    18.23%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.804|  -28.804|-7436.860|-7436.933|    18.24%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7434.658|-7434.731|    18.24%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7434.130|-7434.203|    18.24%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7431.690|-7431.764|    18.25%|   0:00:02.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7430.876|-7430.950|    18.25%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7428.265|-7428.338|    18.25%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7427.741|-7427.813|    18.25%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.804|  -28.804|-7427.546|-7427.619|    18.25%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7427.034|-7427.107|    18.25%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7424.890|-7424.963|    18.26%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7424.684|-7424.757|    18.26%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7423.779|-7423.852|    18.26%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7423.344|-7423.417|    18.26%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7422.831|-7422.904|    18.27%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7422.778|-7422.852|    18.27%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.804|  -28.804|-7421.136|-7421.208|    18.27%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.804|  -28.804|-7420.879|-7420.953|    18.27%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.804|  -28.804|-7419.933|-7420.005|    18.27%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.804|  -28.804|-7418.730|-7418.803|    18.28%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.804|  -28.804|-7417.288|-7417.361|    18.28%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7415.580|-7415.653|    18.28%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7414.680|-7414.753|    18.28%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7414.474|-7414.547|    18.29%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7414.318|-7414.391|    18.29%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7411.614|-7411.687|    18.29%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7410.415|-7410.487|    18.29%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7409.021|-7409.094|    18.29%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7408.642|-7408.715|    18.30%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7408.610|-7408.683|    18.30%|   0:00:01.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7408.423|-7408.496|    18.30%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7408.317|-7408.390|    18.30%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.804|  -28.804|-7407.151|-7407.224|    18.30%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7406.719|-7406.792|    18.30%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.804|  -28.804|-7406.719|-7406.792|    18.30%|   0:00:00.0| 1735.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:07 real=0:04:06 mem=1735.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:07 real=0:04:06 mem=1735.6M) ***
** GigaOpt Optimizer WNS Slack -28.804 TNS Slack -7406.792 Density 18.30
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -28.804  TNS Slack -7406.792 Density 18.30
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.30%|        -| -28.804|-7406.792|   0:00:00.0| 1735.6M|
|    18.28%|       96| -28.804|-7406.545|   0:00:05.0| 1735.6M|
|    18.22%|     1033| -28.787|-7411.304|   0:00:10.0| 1735.6M|
|    18.22%|        0| -28.787|-7411.304|   0:00:00.0| 1735.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -28.787  TNS Slack -7411.304 Density 18.22
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 16 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.9) (real = 0:00:15.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:15, mem=1695.47M, totSessionCpu=0:24:39).
** GigaOpt Optimizer WNS Slack -28.787 TNS Slack -7411.304 Density 18.22
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 16 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:24 real=0:04:24 mem=1695.5M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1559.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44430  numIgnoredNets=4
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44426 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 16 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.936400e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44410 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.231092e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1615.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.99 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:24:43 mem=1615.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 37977 insts, mean move: 3.62 um, max move: 52.60 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC7415_n2886): (542.80, 607.60) --> (566.60, 578.80)
	Runtime: CPU: 0:01:39 REAL: 0:01:39 MEM: 1949.4MB
Move report: Detail placement moves 7180 insts, mean move: 1.88 um, max move: 40.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFC1300_n286): (333.80, 587.80) --> (374.00, 587.80)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:06.0 MEM: 1949.4MB
Summary Report:
Instances move: 38006 (out of 38728 movable)
Mean displacement: 3.72 um
Max displacement: 58.60 um (Instance: core_instance/sfp_instance/FE_OCPC7529_sum_this_core_16_) (786.6, 546.4) -> (728, 546.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Runtime: CPU: 0:01:45 REAL: 0:01:45 MEM: 1949.4MB
*** Finished refinePlace (0:26:28 mem=1949.4M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44430  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44430 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 16 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.999400e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44414 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.236152e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 154568
[NR-eagl] Layer2(M2)(V) length: 3.479503e+05um, number of vias: 219208
[NR-eagl] Layer3(M3)(H) length: 4.113021e+05um, number of vias: 15674
[NR-eagl] Layer4(M4)(V) length: 1.927462e+05um, number of vias: 6478
[NR-eagl] Layer5(M5)(H) length: 1.788850e+05um, number of vias: 2343
[NR-eagl] Layer6(M6)(V) length: 1.240303e+05um, number of vias: 750
[NR-eagl] Layer7(M7)(H) length: 5.263600e+03um, number of vias: 945
[NR-eagl] Layer8(M8)(V) length: 5.791680e+03um, number of vias: 0
[NR-eagl] Total length: 1.265969e+06um, number of vias: 399966
End of congRepair (cpu=0:00:03.5, real=0:00:04.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1538.1M)
Extraction called for design 'fullchip' of instances=38731 and nets=46021 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1538.121M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:17:30, real = 0:17:29, mem = 1531.0M, totSessionCpu=0:26:35 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1610.7 CPU=0:00:07.9 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1610.7M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    51   |   551   |    61   |     61  |     0   |     0   |     0   |     0   | -28.89 |          0|          0|          0|  18.22  |            |           |
|     9   |   649   |     0   |      0  |     0   |     0   |     0   |     0   | -28.87 |         68|          0|         59|  18.24  |   0:00:04.0|    1706.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.87 |          0|          0|          9|  18.24  |   0:00:00.0|    1706.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.87 |          0|          0|          0|  18.24  |   0:00:00.0|    1706.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 20 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=1706.1M) ***

*** Starting refinePlace (0:26:59 mem=1738.1M) ***
Total net bbox length = 1.150e+06 (5.444e+05 6.060e+05) (ext = 9.288e+04)
Move report: Detail placement moves 109 insts, mean move: 0.52 um, max move: 2.40 um
	Max move on inst (core_instance/sfp_instance/fifo_inst_int/U110): (758.80, 582.40) --> (759.40, 584.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1738.1MB
Summary Report:
Instances move: 109 (out of 38796 movable)
Mean displacement: 0.52 um
Max displacement: 2.40 um (Instance: core_instance/sfp_instance/fifo_inst_int/U110) (758.8, 582.4) -> (759.4, 584.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
Total net bbox length = 1.150e+06 (5.444e+05 6.060e+05) (ext = 9.288e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1738.1MB
*** Finished refinePlace (0:27:00 mem=1738.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1738.1M)


Density : 0.1824
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=1738.1M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1559.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1559.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1569.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1569.5M

------------------------------------------------------------
     Summary (cpu=0.23min real=0.23min mem=1559.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.871 | -28.871 | -0.196  |
|           TNS (ns):| -7597.2 | -7581.3 | -28.610 |
|    Violating Paths:|  3804   |  3578   |   679   |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    101 (101)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.243%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1569.5M
**optDesign ... cpu = 0:17:58, real = 0:17:56, mem = 1559.5M, totSessionCpu=0:27:02 **
*** Timing NOT met, worst failing slack is -28.871
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1566 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.871 TNS Slack -7597.237 Density 18.24
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.871|  -28.871|-7581.313|-7597.237|    18.24%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -28.839|  -28.839|-7580.722|-7596.646|    18.24%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.817|  -28.817|-7579.509|-7595.433|    18.24%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.800|  -28.800|-7579.490|-7595.414|    18.24%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.787|  -28.787|-7579.219|-7595.143|    18.24%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.774|  -28.774|-7579.289|-7595.213|    18.24%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.766|  -28.766|-7578.304|-7594.229|    18.25%|   0:00:01.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.756|  -28.756|-7578.233|-7594.157|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.750|  -28.750|-7578.209|-7594.134|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.744|  -28.744|-7578.136|-7594.060|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.744|  -28.744|-7577.840|-7593.764|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.744|  -28.744|-7578.144|-7594.068|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.736|  -28.736|-7577.809|-7593.733|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.729|  -28.729|-7577.587|-7593.512|    18.25%|   0:00:01.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.715|  -28.715|-7577.117|-7593.042|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.681|  -28.681|-7571.493|-7587.417|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.678|  -28.678|-7571.539|-7587.463|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.670|  -28.670|-7571.294|-7587.219|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.663|  -28.663|-7571.294|-7587.218|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.657|  -28.657|-7571.239|-7587.163|    18.25%|   0:00:01.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.649|  -28.649|-7571.093|-7587.017|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.643|  -28.643|-7571.049|-7586.973|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.639|  -28.639|-7570.874|-7586.797|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.639|  -28.639|-7570.868|-7586.792|    18.25%|   0:00:00.0| 1696.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.612|  -28.612|-7570.318|-7586.242|    18.25%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.597|  -28.597|-7570.266|-7586.190|    18.25%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.583|  -28.583|-7570.007|-7585.932|    18.25%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.576|  -28.576|-7569.855|-7585.780|    18.25%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.551|  -28.551|-7569.195|-7585.120|    18.25%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.549|  -28.549|-7569.359|-7585.283|    18.25%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.540|  -28.540|-7569.112|-7585.037|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.535|  -28.535|-7568.747|-7584.671|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.532|  -28.532|-7567.850|-7583.774|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.530|  -28.530|-7567.681|-7583.605|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.528|  -28.528|-7567.761|-7583.685|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.521|  -28.521|-7567.510|-7583.435|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.529|  -28.529|-7567.433|-7583.357|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.521|  -28.521|-7567.150|-7583.074|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.503|  -28.503|-7566.928|-7582.852|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.498|  -28.498|-7566.714|-7582.638|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.498|  -28.498|-7566.664|-7582.588|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.488|  -28.488|-7566.441|-7582.365|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.486|  -28.486|-7565.944|-7581.868|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.486|  -28.486|-7565.838|-7581.762|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.479|  -28.479|-7565.693|-7581.617|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.477|  -28.477|-7565.590|-7581.514|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.468|  -28.468|-7565.408|-7581.332|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.469|  -28.469|-7562.917|-7578.841|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.461|  -28.461|-7562.749|-7578.673|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.458|  -28.458|-7562.685|-7578.609|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.450|  -28.450|-7562.527|-7578.451|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.440|  -28.440|-7562.139|-7578.063|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.440|  -28.440|-7561.893|-7577.817|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.438|  -28.438|-7561.869|-7577.793|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.434|  -28.434|-7561.627|-7577.552|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.428|  -28.428|-7561.665|-7577.589|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.432|  -28.432|-7561.616|-7577.540|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.427|  -28.427|-7561.414|-7577.338|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.428|  -28.428|-7561.288|-7577.212|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.421|  -28.421|-7561.151|-7577.076|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.421|  -28.421|-7561.149|-7577.074|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.418|  -28.418|-7561.100|-7577.024|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.418|  -28.418|-7561.014|-7576.938|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.412|  -28.412|-7560.915|-7576.839|    18.26%|   0:00:03.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.407|  -28.407|-7560.817|-7576.742|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.410|  -28.410|-7560.662|-7576.586|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.407|  -28.407|-7560.650|-7576.575|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.402|  -28.402|-7560.545|-7576.470|    18.26%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.400|  -28.400|-7560.505|-7576.430|    18.27%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.403|  -28.403|-7559.729|-7575.654|    18.26%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.392|  -28.392|-7559.429|-7575.354|    18.27%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.391|  -28.391|-7558.555|-7574.479|    18.27%|   0:00:01.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.384|  -28.384|-7558.411|-7574.335|    18.27%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.383|  -28.383|-7558.405|-7574.329|    18.27%|   0:00:00.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.373|  -28.373|-7558.200|-7574.125|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.367|  -28.367|-7557.420|-7573.345|    18.27%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.364|  -28.364|-7557.355|-7573.279|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.360|  -28.360|-7557.163|-7573.087|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.361|  -28.361|-7556.711|-7572.635|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.357|  -28.357|-7556.629|-7572.553|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.346|  -28.346|-7556.371|-7572.295|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.335|  -28.335|-7555.653|-7571.577|    18.27%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.325|  -28.325|-7554.224|-7570.148|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.319|  -28.319|-7554.137|-7570.062|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.303|  -28.303|-7553.624|-7569.548|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.295|  -28.295|-7552.757|-7568.681|    18.27%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.295|  -28.295|-7552.323|-7568.247|    18.27%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.281|  -28.281|-7551.909|-7567.833|    18.28%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.272|  -28.272|-7549.166|-7565.090|    18.28%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.265|  -28.265|-7548.767|-7564.691|    18.28%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.255|  -28.255|-7547.856|-7563.781|    18.28%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.243|  -28.243|-7544.798|-7560.723|    18.28%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.233|  -28.233|-7543.980|-7559.904|    18.28%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.224|  -28.224|-7542.225|-7558.149|    18.28%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.207|  -28.207|-7540.957|-7556.881|    18.28%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.198|  -28.198|-7538.755|-7554.680|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.188|  -28.188|-7537.652|-7553.576|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.178|  -28.178|-7536.666|-7552.590|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.163|  -28.163|-7535.713|-7551.637|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.155|  -28.155|-7534.365|-7550.290|    18.29%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.146|  -28.146|-7532.969|-7548.894|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.134|  -28.134|-7532.028|-7547.953|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.126|  -28.126|-7530.875|-7546.799|    18.29%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.110|  -28.110|-7529.926|-7545.850|    18.29%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.101|  -28.101|-7528.003|-7543.928|    18.30%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.092|  -28.092|-7527.700|-7543.624|    18.30%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.076|  -28.076|-7526.331|-7542.255|    18.30%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.064|  -28.064|-7524.527|-7540.452|    18.30%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.053|  -28.053|-7523.512|-7539.437|    18.31%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.041|  -28.041|-7522.465|-7538.389|    18.31%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.034|  -28.034|-7522.080|-7538.004|    18.31%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.029|  -28.029|-7520.764|-7536.688|    18.31%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.021|  -28.021|-7520.404|-7536.328|    18.31%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.012|  -28.012|-7519.298|-7535.222|    18.31%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.005|  -28.005|-7518.240|-7534.164|    18.31%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.995|  -27.995|-7517.097|-7533.021|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.986|  -27.986|-7516.055|-7531.979|    18.32%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.977|  -27.977|-7514.872|-7530.796|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.972|  -27.972|-7514.072|-7529.997|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.964|  -27.964|-7513.697|-7529.622|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.956|  -27.956|-7512.711|-7528.636|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.948|  -27.948|-7511.886|-7527.811|    18.32%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.944|  -27.944|-7510.864|-7526.788|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.934|  -27.934|-7511.615|-7527.539|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.926|  -27.926|-7510.826|-7526.750|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.918|  -27.918|-7509.888|-7525.812|    18.32%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.905|  -27.905|-7510.299|-7526.223|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.898|  -27.898|-7509.133|-7525.057|    18.32%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.890|  -27.890|-7508.428|-7524.353|    18.32%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.881|  -27.881|-7507.383|-7523.308|    18.33%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.874|  -27.874|-7506.615|-7522.539|    18.33%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.864|  -27.864|-7505.963|-7521.888|    18.33%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.857|  -27.857|-7504.839|-7520.764|    18.33%|   0:00:01.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.852|  -27.852|-7504.751|-7520.676|    18.33%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.851|  -27.851|-7504.003|-7519.927|    18.33%|   0:00:00.0| 1697.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.855|  -27.855|-7503.961|-7519.885|    18.33%|   0:00:00.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.848|  -27.848|-7503.713|-7519.637|    18.33%|   0:00:01.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.848|  -27.848|-7503.716|-7519.641|    18.33%|   0:00:00.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.842|  -27.842|-7503.537|-7519.461|    18.33%|   0:00:00.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.840|  -27.840|-7503.239|-7519.164|    18.33%|   0:00:01.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.837|  -27.837|-7502.615|-7518.540|    18.34%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.831|  -27.831|-7502.203|-7518.127|    18.34%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.822|  -27.822|-7501.096|-7517.021|    18.34%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.809|  -27.809|-7500.078|-7516.002|    18.34%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.810|  -27.810|-7499.100|-7515.024|    18.34%|   0:00:01.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.802|  -27.802|-7498.983|-7514.908|    18.34%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.796|  -27.796|-7498.219|-7514.143|    18.34%|   0:00:02.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.797|  -27.797|-7497.980|-7513.905|    18.34%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.792|  -27.792|-7497.875|-7513.799|    18.34%|   0:00:00.0| 1716.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.787|  -27.787|-7497.150|-7513.075|    18.34%|   0:00:03.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.786|  -27.786|-7496.535|-7512.459|    18.34%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.786|  -27.786|-7496.535|-7512.459|    18.34%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.778|  -27.778|-7496.295|-7512.220|    18.34%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.781|  -27.781|-7495.768|-7511.692|    18.34%|   0:00:02.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.774|  -27.774|-7495.626|-7511.550|    18.34%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.774|  -27.774|-7495.354|-7511.278|    18.34%|   0:00:02.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.772|  -27.772|-7495.307|-7511.231|    18.34%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.765|  -27.765|-7494.761|-7510.686|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.763|  -27.763|-7494.008|-7509.932|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.759|  -27.759|-7493.765|-7509.689|    18.35%|   0:00:08.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.763|  -27.763|-7493.585|-7509.509|    18.35%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.756|  -27.756|-7493.485|-7509.410|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.756|  -27.756|-7492.992|-7508.917|    18.35%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.752|  -27.752|-7492.914|-7508.838|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.756|  -27.756|-7492.897|-7508.822|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.752|  -27.752|-7492.819|-7508.744|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.751|  -27.751|-7492.801|-7508.726|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.747|  -27.747|-7492.704|-7508.628|    18.35%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.751|  -27.751|-7492.095|-7508.019|    18.35%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.747|  -27.747|-7492.017|-7507.941|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.752|  -27.752|-7492.005|-7507.929|    18.35%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.748|  -27.748|-7491.927|-7507.851|    18.36%|   0:00:00.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.762|  -27.762|-7492.125|-7508.049|    18.36%|   0:00:02.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.765|  -27.765|-7492.995|-7508.920|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:03 real=0:01:02 mem=1714.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.196|  -27.765| -27.473|-7508.920|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_92_/D                           |
|  -0.166|  -27.764| -19.430|-7500.876|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_92_/D                           |
|  -0.127|  -27.764| -13.919|-7495.366|    18.36%|   0:00:01.0| 1714.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
|  -0.104|  -27.766| -13.793|-7495.230|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
|  -0.089|  -27.766| -12.965|-7495.209|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
|  -0.062|  -27.766| -12.851|-7495.202|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
|  -0.034|  -27.767|  -5.632|-7488.713|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.026|  -27.767|  -2.685|-7487.379|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_1_/E                                       |
|  -0.017|  -27.767|  -1.310|-7486.688|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
|  -0.008|  -27.766|  -0.042|-7480.391|    18.36%|   0:00:01.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|   0.005|  -27.766|   0.000|-7480.360|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|   0.013|  -27.766|   0.000|-7480.362|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|   0.021|  -27.766|   0.000|-7469.973|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|   0.021|  -27.766|   0.000|-7469.973|    18.36%|   0:00:00.0| 1714.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1714.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:04 mem=1714.4M) ***
** GigaOpt Optimizer WNS Slack -27.766 TNS Slack -7469.973 Density 18.36
*** Starting refinePlace (0:28:13 mem=1730.4M) ***
Total net bbox length = 1.152e+06 (5.449e+05 6.067e+05) (ext = 9.288e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1730.4MB
Move report: Detail placement moves 1281 insts, mean move: 0.54 um, max move: 3.40 um
	Max move on inst (core_instance/sfp_instance/U2286): (507.80, 584.20) --> (506.20, 582.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1730.4MB
Summary Report:
Instances move: 1281 (out of 39151 movable)
Mean displacement: 0.54 um
Max displacement: 3.40 um (Instance: core_instance/sfp_instance/U2286) (507.8, 584.2) -> (506.2, 582.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
Total net bbox length = 1.152e+06 (5.452e+05 6.068e+05) (ext = 9.288e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1730.4MB
*** Finished refinePlace (0:28:14 mem=1730.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1730.4M)


Density : 0.1836
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=1730.4M) ***
** GigaOpt Optimizer WNS Slack -27.766 TNS Slack -7469.973 Density 18.36
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.766|  -27.766|-7469.973|-7469.973|    18.36%|   0:00:00.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.731|  -27.731|-7468.176|-7468.176|    18.37%|   0:00:14.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.723|  -27.723|-7468.172|-7468.172|    18.37%|   0:00:00.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.722|  -27.722|-7467.406|-7467.406|    18.37%|   0:00:02.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.721|  -27.721|-7467.125|-7467.125|    18.37%|   0:00:01.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.718|  -27.718|-7467.139|-7467.139|    18.37%|   0:00:01.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.720|  -27.720|-7466.970|-7466.970|    18.37%|   0:00:00.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.711|  -27.711|-7466.799|-7466.799|    18.37%|   0:00:00.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.714|  -27.714|-7464.335|-7464.335|    18.37%|   0:00:01.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.711|  -27.711|-7464.259|-7464.259|    18.37%|   0:00:06.0| 1743.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.714|  -27.714|-7464.227|-7464.227|    18.38%|   0:00:04.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.714|  -27.714|-7464.227|-7464.227|    18.38%|   0:00:00.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.1 real=0:00:29.0 mem=1762.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.2 real=0:00:29.0 mem=1762.3M) ***
** GigaOpt Optimizer WNS Slack -27.714 TNS Slack -7464.227 Density 18.38
*** Starting refinePlace (0:28:45 mem=1762.3M) ***
Total net bbox length = 1.152e+06 (5.453e+05 6.068e+05) (ext = 9.288e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1762.3MB
Move report: Detail placement moves 261 insts, mean move: 0.53 um, max move: 2.80 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8564_n1592): (543.80, 600.40) --> (542.80, 598.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1762.3MB
Summary Report:
Instances move: 261 (out of 39182 movable)
Mean displacement: 0.53 um
Max displacement: 2.80 um (Instance: core_instance/sfp_instance/FE_OCPC8564_n1592) (543.8, 600.4) -> (542.8, 598.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.152e+06 (5.454e+05 6.068e+05) (ext = 9.288e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1762.3MB
*** Finished refinePlace (0:28:47 mem=1762.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1762.3M)


Density : 0.1838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=1762.3M) ***
** GigaOpt Optimizer WNS Slack -27.714 TNS Slack -7464.227 Density 18.38
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.714|  -27.714|-7464.227|-7464.227|    18.38%|   0:00:00.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.708|  -27.708|-7463.814|-7463.814|    18.38%|   0:00:20.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.708|  -27.708|-7463.683|-7463.683|    18.38%|   0:00:00.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.709|  -27.709|-7463.693|-7463.693|    18.38%|   0:00:00.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:20.0 mem=1762.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.3 real=0:00:20.0 mem=1762.3M) ***
** GigaOpt Optimizer WNS Slack -27.709 TNS Slack -7463.693 Density 18.38
*** Starting refinePlace (0:29:08 mem=1762.3M) ***
Total net bbox length = 1.152e+06 (5.454e+05 6.068e+05) (ext = 9.288e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1762.3MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1762.3MB
Summary Report:
Instances move: 0 (out of 39181 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.152e+06 (5.454e+05 6.068e+05) (ext = 9.288e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1762.3MB
*** Finished refinePlace (0:29:09 mem=1762.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1762.3M)


Density : 0.1838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1762.3M) ***
** GigaOpt Optimizer WNS Slack -27.709 TNS Slack -7463.693 Density 18.38
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.709|  -27.709|-7463.693|-7463.693|    18.38%|   0:00:00.0| 1762.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.704|  -27.704|-7462.449|-7462.449|    18.38%|   0:00:13.0| 1762.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.703|  -27.703|-7462.459|-7462.459|    18.38%|   0:00:05.0| 1762.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.698|  -27.698|-7462.444|-7462.444|    18.38%|   0:00:00.0| 1762.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.698|  -27.698|-7462.461|-7462.461|    18.38%|   0:00:01.0| 1762.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.2 real=0:00:19.0 mem=1762.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.3 real=0:00:19.0 mem=1762.2M) ***
** GigaOpt Optimizer WNS Slack -27.698 TNS Slack -7462.461 Density 18.38
*** Starting refinePlace (0:29:30 mem=1762.2M) ***
Total net bbox length = 1.152e+06 (5.454e+05 6.068e+05) (ext = 9.288e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1762.2MB
Move report: Detail placement moves 45 insts, mean move: 2.08 um, max move: 7.20 um
	Max move on inst (core_instance/sfp_instance/U2040): (545.60, 604.00) --> (540.20, 605.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1762.2MB
Summary Report:
Instances move: 45 (out of 39182 movable)
Mean displacement: 2.08 um
Max displacement: 7.20 um (Instance: core_instance/sfp_instance/U2040) (545.6, 604) -> (540.2, 605.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI211D0
Total net bbox length = 1.152e+06 (5.454e+05 6.069e+05) (ext = 9.288e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1762.2MB
*** Finished refinePlace (0:29:30 mem=1762.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1762.2M)


Density : 0.1838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1762.2M) ***
** GigaOpt Optimizer WNS Slack -27.698 TNS Slack -7462.461 Density 18.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:24 real=0:02:23 mem=1762.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -27.698
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1566 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.698 TNS Slack -7462.461 Density 18.38
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.698|  -27.698|-7462.461|-7462.461|    18.38%|   0:00:00.0| 1696.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.699|  -27.699|-7461.835|-7461.835|    18.38%|   0:00:13.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.699|  -27.699|-7461.229|-7461.229|    18.38%|   0:00:04.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.699|  -27.699|-7461.059|-7461.059|    18.38%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.699|  -27.699|-7460.869|-7460.869|    18.39%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.699|  -27.699|-7460.785|-7460.785|    18.39%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.699|  -27.699|-7459.732|-7459.732|    18.39%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.699|  -27.699|-7459.695|-7459.695|    18.39%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.699|  -27.699|-7459.539|-7459.539|    18.39%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.699|  -27.699|-7459.155|-7459.155|    18.39%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.700|  -27.700|-7459.017|-7459.017|    18.39%|   0:00:03.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.700|  -27.700|-7458.150|-7458.150|    18.39%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.700|  -27.700|-7457.291|-7457.291|    18.39%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.700|  -27.700|-7457.209|-7457.209|    18.39%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.701|  -27.701|-7456.410|-7456.410|    18.39%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.701|  -27.701|-7455.882|-7455.882|    18.39%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.701|  -27.701|-7455.275|-7455.275|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.701|  -27.701|-7454.964|-7454.964|    18.40%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.701|  -27.701|-7454.876|-7454.876|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.703|  -27.703|-7454.238|-7454.238|    18.40%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.703|  -27.703|-7454.231|-7454.231|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.703|  -27.703|-7454.133|-7454.133|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.703|  -27.703|-7453.510|-7453.510|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.703|  -27.703|-7452.721|-7452.721|    18.40%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.703|  -27.703|-7451.816|-7451.816|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.703|  -27.703|-7451.812|-7451.812|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.703|  -27.703|-7451.673|-7451.673|    18.40%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.703|  -27.703|-7451.531|-7451.531|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.703|  -27.703|-7450.741|-7450.741|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.703|  -27.703|-7450.503|-7450.503|    18.40%|   0:00:00.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.703|  -27.703|-7449.836|-7449.836|    18.40%|   0:00:01.0| 1721.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.703|  -27.703|-7449.309|-7449.309|    18.40%|   0:00:01.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.703|  -27.703|-7449.155|-7449.155|    18.41%|   0:00:00.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.703|  -27.703|-7448.667|-7448.667|    18.41%|   0:00:00.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.703|  -27.703|-7448.348|-7448.348|    18.41%|   0:00:00.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.703|  -27.703|-7447.904|-7447.904|    18.41%|   0:00:01.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.703|  -27.703|-7447.035|-7447.035|    18.41%|   0:00:00.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.703|  -27.703|-7446.196|-7446.196|    18.41%|   0:00:01.0| 1701.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.703|  -27.703|-7445.257|-7445.257|    18.41%|   0:00:00.0| 1699.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.703|  -27.703|-7444.189|-7444.189|    18.41%|   0:00:01.0| 1702.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.703|  -27.703|-7443.564|-7443.564|    18.42%|   0:00:01.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.703|  -27.703|-7443.285|-7443.285|    18.42%|   0:00:00.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.703|  -27.703|-7443.042|-7443.042|    18.42%|   0:00:00.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.703|  -27.703|-7443.038|-7443.038|    18.42%|   0:00:00.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.703|  -27.703|-7442.156|-7442.156|    18.42%|   0:00:01.0| 1702.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.703|  -27.703|-7440.626|-7440.626|    18.42%|   0:00:02.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.703|  -27.703|-7440.329|-7440.329|    18.42%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.703|  -27.703|-7439.403|-7439.403|    18.42%|   0:00:04.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7438.917|-7438.917|    18.42%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7438.909|-7438.909|    18.42%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.703|  -27.703|-7438.608|-7438.608|    18.42%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7438.604|-7438.604|    18.42%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7438.156|-7438.156|    18.42%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7438.109|-7438.109|    18.42%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7437.965|-7437.965|    18.42%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7437.791|-7437.791|    18.42%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.703|  -27.703|-7436.664|-7436.664|    18.43%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.703|  -27.703|-7436.313|-7436.313|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.703|  -27.703|-7435.336|-7435.336|    18.43%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.704|  -27.704|-7434.388|-7434.388|    18.43%|   0:00:09.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.704|  -27.704|-7434.300|-7434.300|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.704|  -27.704|-7434.206|-7434.206|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.704|  -27.704|-7434.090|-7434.090|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.704|  -27.704|-7434.042|-7434.042|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.704|  -27.704|-7433.854|-7433.854|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.704|  -27.704|-7433.785|-7433.785|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.704|  -27.704|-7433.259|-7433.259|    18.43%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.704|  -27.704|-7433.218|-7433.218|    18.43%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.704|  -27.704|-7433.146|-7433.146|    18.43%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.704|  -27.704|-7432.750|-7432.750|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.704|  -27.704|-7432.140|-7432.140|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.704|  -27.704|-7432.133|-7432.133|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.704|  -27.704|-7432.005|-7432.005|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.705|  -27.705|-7430.960|-7430.960|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.705|  -27.705|-7430.168|-7430.168|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.705|  -27.705|-7429.464|-7429.464|    18.43%|   0:00:06.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.705|  -27.705|-7429.442|-7429.442|    18.43%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.705|  -27.705|-7428.204|-7428.204|    18.43%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.705|  -27.705|-7427.321|-7427.321|    18.44%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.705|  -27.705|-7426.747|-7426.747|    18.44%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.705|  -27.705|-7426.691|-7426.691|    18.44%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.705|  -27.705|-7426.361|-7426.361|    18.44%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.706|  -27.706|-7425.730|-7425.730|    18.44%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.706|  -27.706|-7425.240|-7425.240|    18.44%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.706|  -27.706|-7424.643|-7424.643|    18.44%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -27.706|  -27.706|-7424.009|-7424.009|    18.44%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.706|  -27.706|-7423.893|-7423.893|    18.44%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.706|  -27.706|-7423.591|-7423.591|    18.44%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.706|  -27.706|-7423.375|-7423.375|    18.44%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.706|  -27.706|-7423.373|-7423.373|    18.44%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.706|  -27.706|-7422.850|-7422.850|    18.44%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.706|  -27.706|-7422.322|-7422.322|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -27.706|  -27.706|-7422.129|-7422.129|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -27.706|  -27.706|-7422.125|-7422.125|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -27.706|  -27.706|-7422.110|-7422.110|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -27.706|  -27.706|-7421.493|-7421.493|    18.45%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.706|  -27.706|-7421.201|-7421.201|    18.45%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.706|  -27.706|-7421.090|-7421.090|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.706|  -27.706|-7421.083|-7421.083|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.706|  -27.706|-7420.752|-7420.752|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.706|  -27.706|-7420.724|-7420.724|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.706|  -27.706|-7420.599|-7420.599|    18.45%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.706|  -27.706|-7420.596|-7420.596|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.706|  -27.706|-7420.397|-7420.397|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.706|  -27.706|-7420.313|-7420.313|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.706|  -27.706|-7420.299|-7420.299|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.706|  -27.706|-7420.283|-7420.283|    18.45%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.706|  -27.706|-7420.067|-7420.067|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.706|  -27.706|-7420.051|-7420.051|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.707|  -27.707|-7419.586|-7419.586|    18.45%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.707|  -27.707|-7419.346|-7419.346|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.707|  -27.707|-7419.125|-7419.125|    18.45%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.707|  -27.707|-7418.650|-7418.650|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.707|  -27.707|-7418.649|-7418.649|    18.45%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.707|  -27.707|-7418.181|-7418.181|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -27.707|  -27.707|-7418.156|-7418.156|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.707|  -27.707|-7418.145|-7418.145|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -27.707|  -27.707|-7418.047|-7418.047|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.707|  -27.707|-7418.043|-7418.043|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.707|  -27.707|-7417.781|-7417.781|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.707|  -27.707|-7417.766|-7417.766|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.707|  -27.707|-7417.610|-7417.610|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.707|  -27.707|-7417.604|-7417.604|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.707|  -27.707|-7417.419|-7417.419|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.707|  -27.707|-7417.409|-7417.409|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.707|  -27.707|-7417.263|-7417.263|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.707|  -27.707|-7417.259|-7417.259|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.707|  -27.707|-7417.021|-7417.021|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.707|  -27.707|-7416.729|-7416.729|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.707|  -27.707|-7416.438|-7416.438|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.707|  -27.707|-7416.270|-7416.270|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -27.707|  -27.707|-7415.877|-7415.877|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.707|  -27.707|-7415.655|-7415.655|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.707|  -27.707|-7415.440|-7415.440|    18.45%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.707|  -27.707|-7415.312|-7415.312|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.707|  -27.707|-7415.208|-7415.208|    18.45%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7415.056|-7415.056|    18.45%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7414.668|-7414.668|    18.46%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.707|  -27.707|-7414.340|-7414.340|    18.46%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7414.171|-7414.171|    18.46%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7414.142|-7414.142|    18.46%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7413.817|-7413.817|    18.46%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7413.534|-7413.534|    18.46%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.707|  -27.707|-7413.161|-7413.161|    18.46%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.705|  -27.705|-7411.523|-7411.523|    18.46%|   0:00:04.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -27.705|  -27.705|-7411.154|-7411.154|    18.46%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.705|  -27.705|-7410.947|-7410.947|    18.46%|   0:00:03.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -27.705|  -27.705|-7410.788|-7410.788|    18.46%|   0:00:01.0| 1702.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.705|  -27.705|-7410.297|-7410.297|    18.46%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.705|  -27.705|-7410.133|-7410.133|    18.46%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.705|  -27.705|-7409.916|-7409.916|    18.46%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.705|  -27.705|-7409.902|-7409.902|    18.46%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.705|  -27.705|-7409.711|-7409.711|    18.47%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.705|  -27.705|-7409.645|-7409.645|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.705|  -27.705|-7409.433|-7409.433|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.705|  -27.705|-7409.401|-7409.401|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -27.705|  -27.705|-7409.364|-7409.364|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.705|  -27.705|-7409.210|-7409.210|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.705|  -27.705|-7409.116|-7409.116|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.705|  -27.705|-7409.034|-7409.034|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.705|  -27.705|-7408.948|-7408.948|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.705|  -27.705|-7408.795|-7408.795|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.705|  -27.705|-7408.741|-7408.741|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.705|  -27.705|-7408.537|-7408.537|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.705|  -27.705|-7408.519|-7408.519|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.705|  -27.705|-7408.291|-7408.291|    18.48%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.705|  -27.705|-7408.205|-7408.205|    18.47%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.705|  -27.705|-7408.193|-7408.193|    18.47%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.705|  -27.705|-7407.989|-7407.989|    18.48%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.705|  -27.705|-7407.938|-7407.938|    18.48%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.705|  -27.705|-7407.809|-7407.809|    18.48%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.705|  -27.705|-7407.721|-7407.721|    18.48%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.705|  -27.705|-7407.551|-7407.551|    18.48%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.705|  -27.705|-7407.457|-7407.457|    18.48%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.705|  -27.705|-7407.392|-7407.392|    18.48%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.705|  -27.705|-7407.288|-7407.288|    18.48%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.705|  -27.705|-7406.879|-7406.879|    18.48%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.705|  -27.705|-7406.809|-7406.809|    18.48%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.705|  -27.705|-7406.717|-7406.717|    18.48%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.705|  -27.705|-7406.704|-7406.704|    18.48%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.705|  -27.705|-7406.538|-7406.538|    18.49%|   0:00:02.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.705|  -27.705|-7406.419|-7406.419|    18.49%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.705|  -27.705|-7406.378|-7406.378|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.705|  -27.705|-7406.237|-7406.237|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.705|  -27.705|-7406.232|-7406.232|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.705|  -27.705|-7406.063|-7406.063|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.705|  -27.705|-7406.058|-7406.058|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.705|  -27.705|-7406.056|-7406.056|    18.49%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.705|  -27.705|-7406.021|-7406.021|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.705|  -27.705|-7405.770|-7405.770|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.705|  -27.705|-7405.667|-7405.667|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.705|  -27.705|-7405.616|-7405.616|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.705|  -27.705|-7405.600|-7405.600|    18.49%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.705|  -27.705|-7405.449|-7405.449|    18.49%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.705|  -27.705|-7405.413|-7405.413|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.705|  -27.705|-7405.396|-7405.396|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.705|  -27.705|-7405.206|-7405.206|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -27.705|  -27.705|-7405.202|-7405.202|    18.49%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.705|  -27.705|-7405.014|-7405.014|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.705|  -27.705|-7404.948|-7404.948|    18.49%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.705|  -27.705|-7404.464|-7404.464|    18.50%|   0:00:04.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.705|  -27.705|-7404.389|-7404.389|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.705|  -27.705|-7404.324|-7404.324|    18.50%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.705|  -27.705|-7404.009|-7404.009|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -27.705|  -27.705|-7404.005|-7404.005|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -27.705|  -27.705|-7403.920|-7403.920|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.705|  -27.705|-7403.865|-7403.865|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.705|  -27.705|-7403.843|-7403.843|    18.50%|   0:00:01.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.705|  -27.705|-7403.820|-7403.820|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.705|  -27.705|-7403.812|-7403.812|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -27.705|  -27.705|-7403.800|-7403.800|    18.50%|   0:00:00.0| 1740.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -27.705|  -27.705|-7403.652|-7403.652|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.705|  -27.705|-7403.635|-7403.635|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.705|  -27.705|-7403.533|-7403.533|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.705|  -27.705|-7403.434|-7403.434|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.705|  -27.705|-7403.379|-7403.379|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.705|  -27.705|-7403.247|-7403.247|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.705|  -27.705|-7403.163|-7403.163|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.705|  -27.705|-7403.154|-7403.154|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.705|  -27.705|-7403.019|-7403.019|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.705|  -27.705|-7402.922|-7402.922|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.705|  -27.705|-7402.905|-7402.905|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.705|  -27.705|-7402.705|-7402.705|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.705|  -27.705|-7402.621|-7402.621|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.705|  -27.705|-7402.580|-7402.580|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.705|  -27.705|-7402.511|-7402.511|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.705|  -27.705|-7402.487|-7402.487|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.705|  -27.705|-7402.476|-7402.476|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.705|  -27.705|-7402.380|-7402.380|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.705|  -27.705|-7402.337|-7402.337|    18.50%|   0:00:02.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.705|  -27.705|-7402.332|-7402.332|    18.50%|   0:00:01.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -27.705|  -27.705|-7402.310|-7402.310|    18.50%|   0:00:00.0| 1737.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.705|  -27.705|-7402.307|-7402.307|    18.50%|   0:00:03.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.705|  -27.705|-7402.297|-7402.297|    18.50%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -27.705|  -27.705|-7402.293|-7402.293|    18.50%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -27.705|  -27.705|-7400.874|-7400.874|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7399.639|-7399.639|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7399.614|-7399.614|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7399.613|-7399.613|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7399.570|-7399.570|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7399.146|-7399.146|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7398.980|-7398.980|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7398.411|-7398.411|    18.51%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7397.650|-7397.650|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7397.465|-7397.465|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7397.353|-7397.353|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7397.302|-7397.302|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.865|-7396.865|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.596|-7396.596|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.588|-7396.588|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.468|-7396.468|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.352|-7396.352|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.344|-7396.344|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.340|-7396.340|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.321|-7396.321|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.290|-7396.290|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.278|-7396.278|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.094|-7396.094|    18.51%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7396.012|-7396.012|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.982|-7395.982|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.933|-7395.933|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.859|-7395.859|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.683|-7395.683|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.657|-7395.657|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.580|-7395.580|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.577|-7395.577|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.564|-7395.564|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.286|-7395.286|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.253|-7395.253|    18.51%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.168|-7395.168|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.125|-7395.125|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7395.062|-7395.062|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7394.888|-7394.888|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7394.472|-7394.472|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7394.337|-7394.337|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7394.215|-7394.215|    18.51%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.938|-7393.938|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.909|-7393.909|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.650|-7393.650|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.512|-7393.512|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.347|-7393.347|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.301|-7393.301|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.273|-7393.273|    18.51%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.222|-7393.222|    18.52%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.137|-7393.137|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.153|-7393.153|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.095|-7393.095|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7393.074|-7393.074|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.942|-7392.942|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.930|-7392.930|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.917|-7392.917|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.836|-7392.836|    18.52%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.750|-7392.750|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.658|-7392.658|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.610|-7392.610|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.397|-7392.397|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.375|-7392.375|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.361|-7392.361|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.270|-7392.270|    18.52%|   0:00:01.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.161|-7392.161|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.139|-7392.139|    18.52%|   0:00:02.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.093|-7392.093|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.059|-7392.059|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.032|-7392.032|    18.52%|   0:00:00.0| 1756.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.705|  -27.705|-7392.111|-7392.111|    18.52%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.705|  -27.705|-7392.083|-7392.083|    18.52%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.705|  -27.705|-7392.034|-7392.034|    18.52%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.705|  -27.705|-7391.998|-7391.998|    18.52%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.705|  -27.705|-7394.452|-7394.452|    18.52%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.754|-7393.754|    18.52%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.701|-7393.701|    18.52%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.596|-7393.596|    18.52%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.586|-7393.586|    18.52%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.548|-7393.548|    18.53%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.380|-7393.380|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.286|-7393.286|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7393.237|-7393.237|    18.53%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.705|  -27.705|-7395.203|-7395.203|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.705|  -27.705|-7395.006|-7395.006|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.705|  -27.705|-7395.129|-7395.129|    18.53%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.705|  -27.705|-7395.027|-7395.027|    18.53%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.705|  -27.705|-7395.021|-7395.021|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.705|  -27.705|-7386.557|-7386.557|    18.53%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.705|  -27.705|-7384.530|-7384.530|    18.53%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.705|  -27.705|-7380.680|-7380.680|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.705|  -27.705|-7380.677|-7380.677|    18.53%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.705|  -27.705|-7373.583|-7373.583|    18.53%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.705|  -27.705|-7364.994|-7364.994|    18.53%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7357.035|-7357.035|    18.54%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7351.675|-7351.675|    18.54%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7348.831|-7348.831|    18.54%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7343.385|-7343.385|    18.54%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7339.958|-7339.958|    18.54%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7336.354|-7336.354|    18.55%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -27.705|  -27.705|-7331.684|-7331.684|    18.55%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.705|  -27.705|-7327.490|-7327.490|    18.55%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7321.860|-7321.860|    18.55%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7321.373|-7321.373|    18.56%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7317.467|-7317.467|    18.56%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7317.056|-7317.056|    18.56%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7313.648|-7313.648|    18.57%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7310.744|-7310.744|    18.57%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.705|  -27.705|-7306.443|-7306.443|    18.57%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7300.189|-7300.189|    18.58%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.705|  -27.705|-7297.036|-7297.036|    18.59%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7294.030|-7294.030|    18.59%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7290.789|-7290.789|    18.59%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7287.387|-7287.387|    18.60%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7283.425|-7283.425|    18.60%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.705|  -27.705|-7282.125|-7282.125|    18.60%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7278.297|-7278.297|    18.61%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7277.453|-7277.453|    18.61%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
| -27.705|  -27.705|-7275.874|-7275.874|    18.61%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7274.037|-7274.037|    18.62%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7271.213|-7271.213|    18.62%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7267.337|-7267.337|    18.62%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7263.506|-7263.506|    18.63%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
| -27.705|  -27.705|-7261.930|-7261.930|    18.63%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7260.624|-7260.624|    18.63%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7257.394|-7257.394|    18.64%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7253.250|-7253.250|    18.64%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7251.868|-7251.868|    18.64%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7251.391|-7251.391|    18.64%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7245.385|-7245.385|    18.65%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7242.767|-7242.767|    18.66%|   0:00:03.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7240.379|-7240.379|    18.66%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7239.658|-7239.658|    18.66%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7238.220|-7238.220|    18.67%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7237.331|-7237.331|    18.67%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7237.302|-7237.302|    18.67%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7231.946|-7231.946|    18.68%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7230.781|-7230.781|    18.69%|   0:00:03.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7230.250|-7230.250|    18.69%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7228.562|-7228.562|    18.69%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
| -27.705|  -27.705|-7227.059|-7227.059|    18.69%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7226.041|-7226.041|    18.69%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.705|  -27.705|-7223.024|-7223.024|    18.70%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7222.165|-7222.165|    18.70%|   0:00:03.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.705|  -27.705|-7221.621|-7221.621|    18.70%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7220.042|-7220.042|    18.71%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.705|  -27.705|-7219.022|-7219.022|    18.71%|   0:00:03.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7215.312|-7215.312|    18.72%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7213.554|-7213.554|    18.73%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7211.323|-7211.323|    18.73%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7211.252|-7211.252|    18.73%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7208.599|-7208.599|    18.74%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7205.201|-7205.201|    18.74%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7203.959|-7203.959|    18.75%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7203.043|-7203.043|    18.75%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7201.586|-7201.586|    18.76%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7198.846|-7198.846|    18.76%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.705|  -27.705|-7193.372|-7193.372|    18.77%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.705|  -27.705|-7191.157|-7191.157|    18.77%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7190.599|-7190.599|    18.77%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7190.581|-7190.581|    18.77%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7188.867|-7188.867|    18.78%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7188.251|-7188.251|    18.78%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7188.222|-7188.222|    18.79%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7188.167|-7188.167|    18.79%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.705|  -27.705|-7186.465|-7186.465|    18.79%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.705|  -27.705|-7185.438|-7185.438|    18.79%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.705|  -27.705|-7184.067|-7184.067|    18.79%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.705|  -27.705|-7182.724|-7182.724|    18.80%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.705|  -27.705|-7181.861|-7181.861|    18.80%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.705|  -27.705|-7180.817|-7180.817|    18.80%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.705|  -27.705|-7179.073|-7179.073|    18.80%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.705|  -27.705|-7176.503|-7176.503|    18.81%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.705|  -27.705|-7174.348|-7174.348|    18.81%|   0:00:04.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.705|  -27.705|-7173.415|-7173.415|    18.81%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7171.820|-7171.820|    18.82%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.705|  -27.705|-7170.836|-7170.836|    18.82%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7166.599|-7166.599|    18.83%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7165.654|-7165.654|    18.83%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7163.373|-7163.373|    18.83%|   0:00:03.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7162.989|-7162.989|    18.84%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7159.965|-7159.965|    18.85%|   0:00:03.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7159.483|-7159.483|    18.85%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7153.964|-7153.964|    18.85%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7153.353|-7153.353|    18.86%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7153.001|-7153.001|    18.86%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.705|  -27.705|-7151.555|-7151.555|    18.87%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.705|  -27.705|-7149.677|-7149.677|    18.87%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.705|  -27.705|-7149.153|-7149.153|    18.87%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.705|  -27.705|-7148.142|-7148.142|    18.87%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.705|  -27.705|-7147.998|-7147.998|    18.88%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.705|  -27.705|-7147.951|-7147.951|    18.88%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.705|  -27.705|-7145.750|-7145.750|    18.88%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7144.331|-7144.331|    18.89%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7144.250|-7144.250|    18.89%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7143.357|-7143.357|    18.90%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7143.288|-7143.288|    18.90%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7142.664|-7142.664|    18.90%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7142.151|-7142.151|    18.90%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.705|  -27.705|-7141.892|-7141.892|    18.91%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7141.610|-7141.610|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7141.114|-7141.114|    18.91%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7140.911|-7140.911|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7140.892|-7140.892|    18.91%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7140.651|-7140.651|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7140.247|-7140.247|    18.91%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7140.192|-7140.192|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.705|  -27.705|-7140.061|-7140.061|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.705|  -27.705|-7139.832|-7139.832|    18.91%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.705|  -27.705|-7139.810|-7139.810|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.705|  -27.705|-7139.370|-7139.370|    18.91%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.705|  -27.705|-7139.191|-7139.191|    18.92%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.705|  -27.705|-7137.542|-7137.542|    18.92%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -27.705|  -27.705|-7135.815|-7135.815|    18.92%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.705|  -27.705|-7135.444|-7135.444|    18.92%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
| -27.705|  -27.705|-7134.993|-7134.993|    18.92%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.705|  -27.705|-7134.411|-7134.411|    18.92%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.705|  -27.705|-7134.088|-7134.088|    18.92%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.705|  -27.705|-7133.771|-7133.771|    18.92%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.705|  -27.705|-7133.638|-7133.638|    18.92%|   0:00:00.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.705|  -27.705|-7132.474|-7132.474|    18.93%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.705|  -27.705|-7131.759|-7131.759|    18.93%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7131.491|-7131.491|    18.93%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7131.234|-7131.234|    18.93%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7130.855|-7130.855|    18.93%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7130.641|-7130.641|    18.93%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7129.330|-7129.330|    18.94%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7128.843|-7128.843|    18.94%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7128.204|-7128.204|    18.94%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7127.941|-7127.941|    18.94%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7127.442|-7127.442|    18.94%|   0:00:02.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7126.762|-7126.762|    18.95%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7126.695|-7126.695|    18.95%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7124.925|-7124.925|    18.95%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7124.025|-7124.025|    18.95%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7123.548|-7123.548|    18.95%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7121.971|-7121.971|    18.96%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.705|  -27.705|-7121.923|-7121.923|    18.96%|   0:00:01.0| 1721.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.705|  -27.705|-7120.795|-7120.795|    18.96%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.705|  -27.705|-7119.982|-7119.982|    18.96%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.705|  -27.705|-7119.141|-7119.141|    18.96%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7118.888|-7118.888|    18.96%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.705|  -27.705|-7118.730|-7118.730|    18.97%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.705|  -27.705|-7118.209|-7118.209|    18.97%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.705|  -27.705|-7118.008|-7118.008|    18.97%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7117.880|-7117.880|    18.97%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7117.539|-7117.539|    18.97%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7115.792|-7115.792|    18.97%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7115.296|-7115.296|    18.98%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7115.272|-7115.272|    18.98%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7115.224|-7115.224|    18.98%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7114.952|-7114.952|    18.98%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7114.896|-7114.896|    18.98%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.705|  -27.705|-7113.911|-7113.911|    18.98%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7113.785|-7113.785|    18.98%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7113.340|-7113.340|    18.98%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.705|  -27.705|-7113.115|-7113.115|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7113.100|-7113.100|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7112.987|-7112.987|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7112.789|-7112.789|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7112.719|-7112.719|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7112.672|-7112.672|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.705|  -27.705|-7112.446|-7112.446|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.705|  -27.705|-7112.401|-7112.401|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.705|  -27.705|-7112.319|-7112.319|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.705|  -27.705|-7111.795|-7111.795|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_11_/D         |
| -27.705|  -27.705|-7110.782|-7110.782|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_11_/D         |
| -27.705|  -27.705|-7110.714|-7110.714|    18.99%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_11_/D         |
| -27.705|  -27.705|-7110.439|-7110.439|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.705|  -27.705|-7109.589|-7109.589|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.705|  -27.705|-7109.533|-7109.533|    18.99%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.705|  -27.705|-7108.709|-7108.709|    19.00%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7108.297|-7108.297|    19.00%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7108.030|-7108.030|    19.00%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7105.586|-7105.586|    19.00%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
| -27.705|  -27.705|-7104.731|-7104.731|    19.00%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7104.718|-7104.718|    19.00%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7104.088|-7104.088|    19.00%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7103.428|-7103.428|    19.01%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.705|  -27.705|-7103.278|-7103.278|    19.01%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7103.150|-7103.150|    19.01%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7102.838|-7102.838|    19.01%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7102.470|-7102.470|    19.01%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7102.241|-7102.241|    19.01%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -27.705|  -27.705|-7101.756|-7101.756|    19.01%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.705|  -27.705|-7101.458|-7101.458|    19.01%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -27.705|  -27.705|-7101.325|-7101.325|    19.01%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -27.705|  -27.705|-7101.093|-7101.093|    19.01%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -27.705|  -27.705|-7100.477|-7100.477|    19.01%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
| -27.705|  -27.705|-7100.027|-7100.027|    19.01%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -27.705|  -27.705|-7099.569|-7099.569|    19.02%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -27.705|  -27.705|-7099.063|-7099.063|    19.02%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -27.705|  -27.705|-7098.530|-7098.530|    19.02%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -27.705|  -27.705|-7096.094|-7096.094|    19.02%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -27.705|  -27.705|-7095.417|-7095.417|    19.02%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.705|  -27.705|-7095.270|-7095.270|    19.02%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.705|  -27.705|-7094.766|-7094.766|    19.02%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.705|  -27.705|-7093.748|-7093.748|    19.03%|   0:00:01.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.705|  -27.705|-7093.561|-7093.561|    19.03%|   0:00:02.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.705|  -27.705|-7092.496|-7092.496|    19.03%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.705|  -27.705|-7092.496|-7092.496|    19.03%|   0:00:00.0| 1702.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:47 real=0:06:47 mem=1702.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|  -27.705|  -0.005|-7092.496|    19.03%|   0:00:00.0| 1702.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|   0.009|  -27.705|   0.000|-7085.977|    19.03%|   0:00:01.0| 1702.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|   0.015|  -27.705|   0.000|-7085.811|    19.03%|   0:00:00.0| 1702.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|   0.015|  -27.705|   0.000|-7085.810|    19.03%|   0:00:00.0| 1702.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1702.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:49 real=0:06:48 mem=1702.9M) ***
** GigaOpt Optimizer WNS Slack -27.705 TNS Slack -7085.810 Density 19.03
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.705  TNS Slack -7085.810 Density 19.03
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    19.03%|        -| -27.705|-7085.810|   0:00:00.0| 1702.9M|
|    18.98%|      171| -27.711|-7085.568|   0:00:06.0| 1702.9M|
|    18.92%|     1013| -27.713|-7092.273|   0:00:15.0| 1702.9M|
|    18.92%|        3| -27.713|-7092.273|   0:00:00.0| 1702.9M|
|    18.92%|        1| -27.713|-7092.272|   0:00:00.0| 1702.9M|
|    18.92%|        0| -27.713|-7092.272|   0:00:00.0| 1702.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.713  TNS Slack -7092.272 Density 18.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:21.6) (real = 0:00:22.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=1702.85M, totSessionCpu=0:36:47).
*** Starting refinePlace (0:36:47 mem=1718.9M) ***
Total net bbox length = 1.163e+06 (5.519e+05 6.107e+05) (ext = 9.620e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1718.9MB
Move report: Detail placement moves 4837 insts, mean move: 0.66 um, max move: 8.40 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8580_n2886): (545.60, 605.80) --> (540.80, 609.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1733.2MB
Summary Report:
Instances move: 4837 (out of 39558 movable)
Mean displacement: 0.66 um
Max displacement: 8.40 um (Instance: core_instance/sfp_instance/FE_OCPC8580_n2886) (545.6, 605.8) -> (540.8, 609.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.164e+06 (5.527e+05 6.113e+05) (ext = 9.620e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1733.2MB
*** Finished refinePlace (0:36:49 mem=1733.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1733.2M)


Density : 0.1892
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1733.2M) ***
** GigaOpt Optimizer WNS Slack -27.713 TNS Slack -7092.272 Density 18.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:14 real=0:07:13 mem=1733.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.713  TNS Slack -7092.272 Density 18.92
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.92%|        -| -27.713|-7092.272|   0:00:00.0| 1720.7M|
|    18.91%|        1| -27.713|-7092.272|   0:00:00.0| 1720.7M|
|    18.91%|       74| -27.713|-7092.307|   0:00:01.0| 1720.7M|
|    18.91%|        2| -27.713|-7092.308|   0:00:00.0| 1720.7M|
|    18.91%|        0| -27.713|-7092.308|   0:00:00.0| 1720.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.713  TNS Slack -7092.307 Density 18.91
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:36:53 mem=1720.7M) ***
Total net bbox length = 1.164e+06 (5.527e+05 6.113e+05) (ext = 9.620e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1720.7MB
Summary Report:
Instances move: 0 (out of 39557 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.164e+06 (5.527e+05 6.113e+05) (ext = 9.620e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1720.7MB
*** Finished refinePlace (0:36:53 mem=1720.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1720.7M)


Density : 0.1891
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:00.0 mem=1720.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1571.91M, totSessionCpu=0:36:54).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45259  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45259 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 162 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.929060e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45097 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.236002e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156488
[NR-eagl] Layer2(M2)(V) length: 3.411285e+05um, number of vias: 220686
[NR-eagl] Layer3(M3)(H) length: 4.109221e+05um, number of vias: 17334
[NR-eagl] Layer4(M4)(V) length: 1.968997e+05um, number of vias: 7703
[NR-eagl] Layer5(M5)(H) length: 1.815461e+05um, number of vias: 3379
[NR-eagl] Layer6(M6)(V) length: 1.256592e+05um, number of vias: 1754
[NR-eagl] Layer7(M7)(H) length: 1.090960e+04um, number of vias: 2183
[NR-eagl] Layer8(M8)(V) length: 1.248700e+04um, number of vias: 0
[NR-eagl] Total length: 1.279552e+06um, number of vias: 409527
[NR-eagl] End Peak syMemory usage = 1549.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.82 seconds
Extraction called for design 'fullchip' of instances=39560 and nets=46851 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1542.230M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1633.33 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:09.0  mem= 1633.3M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |    95   |    19   |     19  |     0   |     0   |     0   |     0   | -27.97 |          0|          0|          0|  18.91  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.97 |         18|          0|          4|  18.91  |   0:00:00.0|    1728.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.97 |          0|          0|          0|  18.91  |   0:00:00.0|    1728.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1728.7M) ***

*** Starting refinePlace (0:37:17 mem=1760.7M) ***
Total net bbox length = 1.164e+06 (5.527e+05 6.113e+05) (ext = 9.238e+04)
Move report: Detail placement moves 13 insts, mean move: 1.32 um, max move: 3.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC9496_DP_OP_78J4_122_5511_n1974): (586.60, 308.80) --> (584.80, 310.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1760.7MB
Summary Report:
Instances move: 13 (out of 39575 movable)
Mean displacement: 1.32 um
Max displacement: 3.60 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC9496_DP_OP_78J4_122_5511_n1974) (586.6, 308.8) -> (584.8, 310.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.164e+06 (5.527e+05 6.113e+05) (ext = 9.238e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1760.7MB
*** Finished refinePlace (0:37:17 mem=1760.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1760.7M)


Density : 0.1891
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1760.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.713 -> -27.970 (bump = 0.257)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.970 TNS Slack -7161.605 Density 18.91
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.970|  -27.970|-7161.605|-7161.605|    18.91%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.921|  -27.921|-7160.772|-7160.772|    18.91%|   0:00:01.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.909|  -27.909|-7160.854|-7160.854|    18.91%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.896|  -27.896|-7160.594|-7160.594|    18.91%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.884|  -27.884|-7160.232|-7160.232|    18.92%|   0:00:01.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.872|  -27.872|-7160.002|-7160.002|    18.92%|   0:00:09.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.871|  -27.871|-7159.970|-7159.970|    18.92%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.871|  -27.871|-7159.980|-7159.980|    18.92%|   0:00:03.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.2 real=0:00:14.0 mem=1744.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.3 real=0:00:14.0 mem=1744.0M) ***
** GigaOpt Optimizer WNS Slack -27.871 TNS Slack -7159.980 Density 18.92
*** Starting refinePlace (0:37:37 mem=1744.0M) ***
Total net bbox length = 1.164e+06 (5.527e+05 6.114e+05) (ext = 9.238e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1744.0MB
Summary Report:
Instances move: 0 (out of 39596 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.164e+06 (5.527e+05 6.114e+05) (ext = 9.238e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1744.0MB
*** Finished refinePlace (0:37:37 mem=1744.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1744.0M)


Density : 0.1892
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1744.0M) ***
** GigaOpt Optimizer WNS Slack -27.871 TNS Slack -7159.980 Density 18.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.8 real=0:00:17.0 mem=1744.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.713 -> -27.871 (bump = 0.158)
Begin: GigaOpt nonLegal postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.871 TNS Slack -7159.980 Density 18.92
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.871|  -27.871|-7159.980|-7159.980|    18.92%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.861|  -27.861|-7159.982|-7159.982|    18.92%|   0:00:02.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.861|  -27.861|-7159.982|-7159.982|    18.92%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1744.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1744.0M) ***
** GigaOpt Optimizer WNS Slack -27.861 TNS Slack -7159.982 Density 18.92
*** Starting refinePlace (0:37:46 mem=1744.0M) ***
Total net bbox length = 1.164e+06 (5.527e+05 6.114e+05) (ext = 9.238e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1744.0MB
Summary Report:
Instances move: 0 (out of 39596 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.164e+06 (5.527e+05 6.114e+05) (ext = 9.238e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1744.0MB
*** Finished refinePlace (0:37:47 mem=1744.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1744.0M)


Density : 0.1892
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1744.0M) ***
** GigaOpt Optimizer WNS Slack -27.861 TNS Slack -7159.982 Density 18.92
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.861|  -27.861|-7159.982|-7159.982|    18.92%|   0:00:00.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.863|  -27.863|-7159.985|-7159.985|    18.92%|   0:00:01.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1744.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=1744.0M) ***
** GigaOpt Optimizer WNS Slack -27.863 TNS Slack -7159.985 Density 18.92
*** Starting refinePlace (0:37:50 mem=1744.0M) ***
Total net bbox length = 1.164e+06 (5.527e+05 6.114e+05) (ext = 9.238e+04)
Move report: Detail placement moves 45 insts, mean move: 2.03 um, max move: 7.40 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8565_n1612): (567.80, 589.60) --> (573.40, 587.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1744.0MB
Summary Report:
Instances move: 45 (out of 39596 movable)
Mean displacement: 2.03 um
Max displacement: 7.40 um (Instance: core_instance/sfp_instance/FE_OCPC8565_n1612) (567.8, 589.6) -> (573.4, 587.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.164e+06 (5.527e+05 6.114e+05) (ext = 9.238e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1744.0MB
*** Finished refinePlace (0:37:51 mem=1744.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1744.0M)


Density : 0.1892
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1744.0M) ***
** GigaOpt Optimizer WNS Slack -27.863 TNS Slack -7159.985 Density 18.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=1744.0M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: -27.713 -> -27.863 (bump = 0.15)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.863 TNS Slack -7159.985 Density 18.92
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.863|  -27.863|-7159.985|-7159.985|    18.92%|   0:00:01.0| 1744.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.858|  -27.858|-7160.090|-7160.090|    18.92%|   0:00:13.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.858|  -27.858|-7160.090|-7160.090|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.2 real=0:00:14.0 mem=1724.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.2 real=0:00:15.0 mem=1724.9M) ***
** GigaOpt Optimizer WNS Slack -27.859 TNS Slack -7160.102 Density 18.92
*** Starting refinePlace (0:38:11 mem=1724.9M) ***
Total net bbox length = 1.164e+06 (5.528e+05 6.114e+05) (ext = 9.238e+04)
Move report: Detail placement moves 1 insts, mean move: 1.80 um, max move: 1.80 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC9530_n1167): (549.00, 584.20) --> (550.80, 584.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1724.9MB
Summary Report:
Instances move: 1 (out of 39601 movable)
Mean displacement: 1.80 um
Max displacement: 1.80 um (Instance: core_instance/sfp_instance/FE_OCPC9530_n1167) (549, 584.2) -> (550.8, 584.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 1.164e+06 (5.528e+05 6.114e+05) (ext = 9.238e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1724.9MB
*** Finished refinePlace (0:38:12 mem=1724.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1724.9M)


Density : 0.1892
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1724.9M) ***
** GigaOpt Optimizer WNS Slack -27.859 TNS Slack -7160.102 Density 18.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.3 real=0:00:16.0 mem=1724.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.024%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1690.6M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.859 TNS Slack -7160.102 Density 18.92
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:02.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:03.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -27.859|  -27.859|-7160.102|-7160.102|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.859|  -27.859|-7159.257|-7159.257|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -27.859|  -27.859|-7159.238|-7159.238|    18.92%|   0:00:01.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -27.859|  -27.859|-7159.047|-7159.047|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -27.859|  -27.859|-7158.697|-7158.697|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.859|  -27.859|-7154.680|-7154.680|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.859|  -27.859|-7150.826|-7150.826|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.859|  -27.859|-7150.826|-7150.826|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_8_/E                              |
| -27.859|  -27.859|-7150.826|-7150.826|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_60_/E                             |
| -27.859|  -27.859|-7150.825|-7150.825|    18.92%|   0:00:00.0| 1724.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.1 real=0:00:13.0 mem=1724.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:13.0 mem=1724.9M) ***
** GigaOpt Optimizer WNS Slack -27.859 TNS Slack -7150.825 Density 18.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.9 real=0:00:13.0 mem=1724.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:29:26, real = 0:29:22, mem = 1572.8M, totSessionCpu=0:38:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=1572.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1572.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1580.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1580.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.859 | -27.859 |  0.006  |
|           TNS (ns):| -7150.8 | -7150.8 |  0.000  |
|    Violating Paths:|  3313   |  3313   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    101 (101)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.918%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1580.8M
Info: 130 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1263.55MB/1263.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1263.55MB/1263.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1263.55MB/1263.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 00:34:42 (2025-Mar-17 07:34:42 GMT)
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 10%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 20%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 30%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 40%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 50%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 60%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 70%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 80%
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT): 90%

Finished Levelizing
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT)

Starting Activity Propagation
2025-Mar-17 00:34:43 (2025-Mar-17 07:34:43 GMT)
2025-Mar-17 00:34:44 (2025-Mar-17 07:34:44 GMT): 10%
2025-Mar-17 00:34:44 (2025-Mar-17 07:34:44 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:34:46 (2025-Mar-17 07:34:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1264.97MB/1264.97MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:34:46 (2025-Mar-17 07:34:46 GMT)
 ... Calculating switching power
2025-Mar-17 00:34:46 (2025-Mar-17 07:34:46 GMT): 10%
2025-Mar-17 00:34:46 (2025-Mar-17 07:34:46 GMT): 20%
2025-Mar-17 00:34:46 (2025-Mar-17 07:34:46 GMT): 30%
2025-Mar-17 00:34:46 (2025-Mar-17 07:34:46 GMT): 40%
2025-Mar-17 00:34:47 (2025-Mar-17 07:34:47 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 00:34:49 (2025-Mar-17 07:34:49 GMT): 60%
2025-Mar-17 00:34:52 (2025-Mar-17 07:34:52 GMT): 70%
2025-Mar-17 00:34:55 (2025-Mar-17 07:34:55 GMT): 80%
2025-Mar-17 00:34:56 (2025-Mar-17 07:34:56 GMT): 90%

Finished Calculating power
2025-Mar-17 00:34:57 (2025-Mar-17 07:34:57 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total)=1265.07MB/1265.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1265.07MB/1265.07MB)

Ended Power Analysis: (cpu=0:00:15, real=0:00:15, mem(process/total)=1265.07MB/1265.07MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:34:57 (2025-Mar-17 07:34:57 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.29613889 	   64.8291%
Total Switching Power:      56.53247396 	   34.1573%
Total Leakage Power:         1.67754330 	    1.0136%
Total Power:               165.50615564
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.94       3.611      0.3062       49.85       30.12
Macro                                  0       1.269           0       1.269      0.7665
IO                                     0           0     7.6e-07     7.6e-07   4.592e-07
Combinational                      61.05       51.65        1.37       114.1       68.92
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1906
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.3       56.53       1.678       165.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.3       56.53       1.678       165.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1906
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1906
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5604
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.60355e-10 F
* 		Total instances in design: 39604
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1265.32MB/1265.32MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.859  TNS Slack -7150.825 Density 18.92
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.92%|        -| -27.859|-7150.825|   0:00:00.0| 1729.6M|
|    18.92%|        0| -27.859|-7150.826|   0:00:04.0| 1729.6M|
|    18.92%|       33| -27.859|-7150.041|   0:00:43.0| 1729.6M|
|    18.92%|        4| -27.859|-7149.940|   0:00:04.0| 1729.6M|
|    18.92%|        1| -27.859|-7149.940|   0:00:01.0| 1729.6M|
|    18.91%|     1686| -27.858|-7148.504|   0:00:14.0| 1731.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.858  TNS Slack -7148.504 Density 18.91
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:09) (real = 0:01:08) **
Executing incremental physical updates
*** Starting refinePlace (0:39:58 mem=1697.0M) ***
Total net bbox length = 1.164e+06 (5.528e+05 6.115e+05) (ext = 9.238e+04)
Move report: Detail placement moves 131 insts, mean move: 0.68 um, max move: 2.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC8009_q_temp_273_): (425.60, 827.20) --> (426.20, 825.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1697.0MB
Summary Report:
Instances move: 131 (out of 39596 movable)
Mean displacement: 0.68 um
Max displacement: 2.40 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC8009_q_temp_273_) (425.6, 827.2) -> (426.2, 825.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.164e+06 (5.529e+05 6.115e+05) (ext = 9.238e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1697.0MB
*** Finished refinePlace (0:40:00 mem=1697.0M) ***
Checking setup slack degradation ...
Info: 130 clock nets excluded from IPO operation.
Info: 130 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.858|  -27.858|-7148.504|-7148.504|    18.91%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1731.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1731.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.76MB/1331.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.76MB/1331.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.76MB/1331.76MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT)
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 10%
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 20%
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 30%
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 40%
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 50%
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 60%
2025-Mar-17 00:36:16 (2025-Mar-17 07:36:16 GMT): 70%
2025-Mar-17 00:36:17 (2025-Mar-17 07:36:17 GMT): 80%
2025-Mar-17 00:36:17 (2025-Mar-17 07:36:17 GMT): 90%

Finished Levelizing
2025-Mar-17 00:36:17 (2025-Mar-17 07:36:17 GMT)

Starting Activity Propagation
2025-Mar-17 00:36:17 (2025-Mar-17 07:36:17 GMT)
2025-Mar-17 00:36:17 (2025-Mar-17 07:36:17 GMT): 10%
2025-Mar-17 00:36:18 (2025-Mar-17 07:36:18 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1331.76MB/1331.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT)
 ... Calculating switching power
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT): 10%
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT): 20%
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT): 30%
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT): 40%
2025-Mar-17 00:36:19 (2025-Mar-17 07:36:19 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 00:36:21 (2025-Mar-17 07:36:21 GMT): 60%
2025-Mar-17 00:36:24 (2025-Mar-17 07:36:24 GMT): 70%
2025-Mar-17 00:36:27 (2025-Mar-17 07:36:27 GMT): 80%
2025-Mar-17 00:36:28 (2025-Mar-17 07:36:28 GMT): 90%

Finished Calculating power
2025-Mar-17 00:36:29 (2025-Mar-17 07:36:29 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total)=1331.76MB/1331.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.76MB/1331.76MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1331.76MB/1331.76MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:36:29 (2025-Mar-17 07:36:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.17336116 	   64.8297%
Total Switching Power:      56.47330722 	   34.1610%
Total Leakage Power:         1.66858775 	    1.0093%
Total Power:               165.31525558
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.95       3.599      0.3062       49.85       30.16
Macro                                  0       1.268           0       1.268       0.767
IO                                     0           0     7.6e-07     7.6e-07   4.597e-07
Combinational                      60.91       51.61       1.361       113.9       68.89
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1908
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.2       56.47       1.669       165.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.2       56.47       1.669       165.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1908
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1908
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5601
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.59836e-10 F
* 		Total instances in design: 39599
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1331.76MB/1331.76MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:30, mem=1574.17M, totSessionCpu=0:40:20).
Extraction called for design 'fullchip' of instances=39599 and nets=46890 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1545.566M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1635.69 CPU=0:00:07.8 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1635.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.06MB/1281.06MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.07MB/1281.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.07MB/1281.07MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-17 00:36:43 (2025-Mar-17 07:36:43 GMT)
2025-Mar-17 00:36:43 (2025-Mar-17 07:36:43 GMT): 10%
2025-Mar-17 00:36:44 (2025-Mar-17 07:36:44 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1281.94MB/1281.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT)
 ... Calculating switching power
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT): 10%
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT): 20%
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT): 30%
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT): 40%
2025-Mar-17 00:36:45 (2025-Mar-17 07:36:45 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 00:36:47 (2025-Mar-17 07:36:47 GMT): 60%
2025-Mar-17 00:36:50 (2025-Mar-17 07:36:50 GMT): 70%
2025-Mar-17 00:36:53 (2025-Mar-17 07:36:53 GMT): 80%
2025-Mar-17 00:36:54 (2025-Mar-17 07:36:54 GMT): 90%

Finished Calculating power
2025-Mar-17 00:36:55 (2025-Mar-17 07:36:55 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1281.94MB/1281.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.94MB/1281.94MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1281.94MB/1281.94MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:36:55 (2025-Mar-17 07:36:55 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.17337098 	   64.8297%
Total Switching Power:      56.47330722 	   34.1610%
Total Leakage Power:         1.66858775 	    1.0093%
Total Power:               165.31526540
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.95       3.599      0.3062       49.85       30.16
Macro                                  0       1.268           0       1.268       0.767
IO                                     0           0     7.6e-07     7.6e-07   4.597e-07
Combinational                      60.91       51.61       1.361       113.9       68.89
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1908
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.2       56.47       1.669       165.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.2       56.47       1.669       165.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1908
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1908
-----------------------------------------------------------------------------------------
Total leakage power = 1.66859 mW
Cell usage statistics:  
Library tcbn65gpluswc , 39596 cells ( 100.000000%) , 1.66859 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1282.34MB/1282.34MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:31:42, real = 0:31:37, mem = 1572.4M, totSessionCpu=0:40:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1572.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=1572.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1582.4M
** Profile ** Total reports :  cpu=0:00:02.3, mem=1574.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1574.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.854 | -27.854 |  0.014  |
|           TNS (ns):| -7147.9 | -7147.9 |  0.000  |
|    Violating Paths:|  3299   |  3299   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    101 (101)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.911%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1574.4M
**optDesign ... cpu = 0:31:46, real = 0:31:41, mem = 1572.4M, totSessionCpu=0:40:50 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:39:45, real = 0:39:40, mem = 1502.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 66 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 57453 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 2955 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 5650 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 10210 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 29494 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 105762 filler insts added - prefix FILLER (CPU: 0:00:01.6).
For 105762 new insts, 105762 new pwr-pin connections were made to global net 'VDD'.
105762 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 145361 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1537.6M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> zoomIn
<CMD> zoomOut
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> fit
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5184 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1540.6M, init mem=1540.6M)
*info: Placed = 145361         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.33%(916117/922285)
Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=1540.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45298  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45298 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 104 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.735380e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45194 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.238191e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156566
[NR-eagl] Layer2(M2)(V) length: 3.419200e+05um, number of vias: 220924
[NR-eagl] Layer3(M3)(H) length: 4.132658e+05um, number of vias: 17169
[NR-eagl] Layer4(M4)(V) length: 1.976340e+05um, number of vias: 7518
[NR-eagl] Layer5(M5)(H) length: 1.804760e+05um, number of vias: 3144
[NR-eagl] Layer6(M6)(V) length: 1.255112e+05um, number of vias: 1530
[NR-eagl] Layer7(M7)(H) length: 9.813800e+03um, number of vias: 1936
[NR-eagl] Layer8(M8)(V) length: 1.116286e+04um, number of vias: 0
[NR-eagl] Total length: 1.279784e+06um, number of vias: 408787
[NR-eagl] End Peak syMemory usage = 1563.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.81 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=98, i=0, cg=0, l=0, total=98
      cell areas     : b=987.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=987.840um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:41:54 mem=1629.1M) ***
Total net bbox length = 1.155e+06 (5.477e+05 6.072e+05) (ext = 9.209e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.155e+06 (5.477e+05 6.072e+05) (ext = 9.209e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1629.1MB
*** Finished refinePlace (0:41:54 mem=1629.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.8,2.34)              2
      [2.34,2.88)             0
      [2.88,3.42)             0
      [3.42,3.96)             5
      [3.96,4.5)              2
      [4.5,5.04)              0
      [5.04,5.58)             1
      [5.58,6.12)             2
      [6.12,6.66)             1
      [6.66,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.2          (554.908,415.717)    (554.908,422.918)    ccl clock buffer, uid:A195e7 (a lib_cell CKBD16) at (552.400,422.200), in power domain auto-default
          6.35         (282.692,788.683)    (282.108,782.918)    ccl clock buffer, uid:A194d7 (a lib_cell CKBD16) at (279.600,782.200), in power domain auto-default
          5.8          (554.908,415.717)    (557.107,412.118)    ccl clock buffer, uid:A195dd (a lib_cell CKBD16) at (554.600,411.400), in power domain auto-default
          5.62         (409.507,412.118)    (410.092,407.082)    ccl clock buffer, uid:A19371 (a lib_cell CKBD16) at (407.000,406.000), in power domain auto-default
          5.4          (695.692,587.082)    (693.893,590.683)    ccl clock buffer, uid:A196ba (a lib_cell CKBD16) at (690.800,589.600), in power domain auto-default
          4.2          (695.107,584.918)    (695.707,581.317)    ccl clock buffer, uid:A195e8 (a lib_cell CKBD16) at (693.200,580.600), in power domain auto-default
          4            (409.507,412.118)    (409.108,415.717)    ccl clock buffer, uid:A19364 (a lib_cell CKBD16) at (406.600,415.000), in power domain auto-default
          3.6          (701.492,587.082)    (701.492,590.683)    ccl clock buffer, uid:A195db (a lib_cell CKBD16) at (698.400,589.600), in power domain auto-default
          3.6          (368.108,631.717)    (368.108,628.117)    ccl clock buffer, uid:A194d1 (a lib_cell CKBD16) at (365.600,627.400), in power domain auto-default
          3.6          (424.308,584.918)    (424.308,581.317)    ccl clock buffer, uid:A19362 (a lib_cell CKBD16) at (421.800,580.600), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=98, i=0, cg=0, l=0, total=98
      cell areas     : b=987.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=987.840um^2
      gate capacitance : top=0.000pF, trunk=0.533pF, leaf=4.659pF, total=5.192pF
      wire capacitance : top=0.000pF, trunk=0.734pF, leaf=4.226pF, total=4.960pF
      wire lengths   : top=0.000um, trunk=4690.860um, leaf=22709.639um, total=27400.499um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.307, max=0.376, avg=0.349, sd=0.017], skew [0.069 vs 0.057*, 96.1% {0.320, 0.349, 0.376}] (wid=0.045 ws=0.025) (gid=0.341 gs=0.064)
    Clock network insertion delays are now [0.307ns, 0.376ns] average 0.349ns std.dev 0.017ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=145330 and nets=50734 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1563.855M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=98, i=0, cg=0, l=0, total=98
  Rebuilding timing graph   cell areas     : b=987.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=987.840um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.533pF, leaf=4.659pF, total=5.192pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.742pF, leaf=4.273pF, total=5.015pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4690.860um, leaf=22709.639um, total=27400.499um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
    skew_group clk/CON: insertion delay [min=0.308, max=0.379, avg=0.351, sd=0.017], skew [0.071 vs 0.057*, 95.3% {0.322, 0.351, 0.379}] (wid=0.045 ws=0.026) (gid=0.343 gs=0.066)
  Clock network insertion delays are now [0.308ns, 0.379ns] average 0.351ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=98, i=0, cg=0, l=0, total=98
      cell areas     : b=987.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=987.840um^2
      gate capacitance : top=0.000pF, trunk=0.533pF, leaf=4.659pF, total=5.192pF
      wire capacitance : top=0.000pF, trunk=0.742pF, leaf=4.273pF, total=5.015pF
      wire lengths   : top=0.000um, trunk=4690.860um, leaf=22709.639um, total=27400.499um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.308, max=0.379, avg=0.351, sd=0.017], skew [0.071 vs 0.057*, 95.3% {0.322, 0.351, 0.379}] (wid=0.045 ws=0.026) (gid=0.343 gs=0.066)
    Clock network insertion delays are now [0.308ns, 0.379ns] average 0.351ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=98, i=0, cg=0, l=0, total=98
      cell areas     : b=987.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=987.840um^2
      gate capacitance : top=0.000pF, trunk=0.533pF, leaf=4.659pF, total=5.192pF
      wire capacitance : top=0.000pF, trunk=0.742pF, leaf=4.273pF, total=5.015pF
      wire lengths   : top=0.000um, trunk=4690.860um, leaf=22709.639um, total=27400.499um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.308, max=0.379, avg=0.351, sd=0.017], skew [0.071 vs 0.057*, 95.3% {0.322, 0.351, 0.379}] (wid=0.045 ws=0.026) (gid=0.343 gs=0.066)
    Clock network insertion delays are now [0.308ns, 0.379ns] average 0.351ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.659pF, total=5.187pF
      wire capacitance : top=0.000pF, trunk=0.743pF, leaf=4.273pF, total=5.016pF
      wire lengths   : top=0.000um, trunk=4701.745um, leaf=22709.639um, total=27411.383um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.274, max=0.345, avg=0.317, sd=0.017], skew [0.071 vs 0.057*, 95.3% {0.288, 0.316, 0.345}] (wid=0.050 ws=0.026) (gid=0.304 gs=0.066)
    Clock network insertion delays are now [0.274ns, 0.345ns] average 0.317ns std.dev 0.017ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.659pF, total=5.187pF
      wire capacitance : top=0.000pF, trunk=0.743pF, leaf=4.273pF, total=5.016pF
      wire lengths   : top=0.000um, trunk=4701.745um, leaf=22709.639um, total=27411.383um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.274, max=0.345, avg=0.317, sd=0.017], skew [0.071 vs 0.057*, 95.3% {0.288, 0.316, 0.345}] (wid=0.050 ws=0.026) (gid=0.304 gs=0.066)
    Clock network insertion delays are now [0.274ns, 0.345ns] average 0.317ns std.dev 0.017ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.659pF, total=5.187pF
      wire capacitance : top=0.000pF, trunk=0.743pF, leaf=4.273pF, total=5.016pF
      wire lengths   : top=0.000um, trunk=4701.745um, leaf=22709.639um, total=27411.383um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.274, max=0.345, avg=0.317, sd=0.017], skew [0.071 vs 0.057*, 95.3% {0.288, 0.316, 0.345}] (wid=0.050 ws=0.026) (gid=0.304 gs=0.066)
    Clock network insertion delays are now [0.274ns, 0.345ns] average 0.317ns std.dev 0.017ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
      gate capacitance : top=0.000pF, trunk=0.522pF, leaf=4.659pF, total=5.181pF
      wire capacitance : top=0.000pF, trunk=0.780pF, leaf=4.273pF, total=5.052pF
      wire lengths   : top=0.000um, trunk=4941.038um, leaf=22709.639um, total=27650.676um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.240, max=0.315, avg=0.279, sd=0.018], skew [0.074 vs 0.057*, 92.1% {0.251, 0.279, 0.308}] (wid=0.064 ws=0.035) (gid=0.253 gs=0.058)
    Clock network insertion delays are now [0.240ns, 0.315ns] average 0.279ns std.dev 0.018ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
      gate capacitance : top=0.000pF, trunk=0.522pF, leaf=4.659pF, total=5.181pF
      wire capacitance : top=0.000pF, trunk=0.780pF, leaf=4.273pF, total=5.052pF
      wire lengths   : top=0.000um, trunk=4941.038um, leaf=22709.639um, total=27650.676um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.240, max=0.315, avg=0.279, sd=0.018], skew [0.074 vs 0.057*, 92.1% {0.251, 0.279, 0.308}] (wid=0.064 ws=0.035) (gid=0.253 gs=0.058)
    Clock network insertion delays are now [0.240ns, 0.315ns] average 0.279ns std.dev 0.018ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 528 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
      gate capacitance : top=0.000pF, trunk=0.522pF, leaf=4.659pF, total=5.181pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.273pF, total=5.041pF
      wire lengths   : top=0.000um, trunk=4869.378um, leaf=22711.344um, total=27580.721um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.287, avg=0.270, sd=0.012], skew [0.048 vs 0.057, 97.4% {0.245, 0.273, 0.287}] (wid=0.057 ws=0.036) (gid=0.249 gs=0.055)
    Clock network insertion delays are now [0.239ns, 0.287ns] average 0.270ns std.dev 0.012ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=96, i=0, cg=0, l=0, total=96
          cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
          gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
          wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
          sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=96, i=0, cg=0, l=0, total=96
    cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
    gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
    wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
    wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
    sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
    skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
  Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=96, i=0, cg=0, l=0, total=96
          cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
          gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
          wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
          sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.278, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=145328 and nets=50732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1563.859M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=96, i=0, cg=0, l=0, total=96
  Rebuilding timing graph   cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
    skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.279, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
  Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=736.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.560um^2
      gate capacitance : top=0.000pF, trunk=0.400pF, leaf=4.659pF, total=5.059pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.363um, leaf=22700.824um, total=27571.186um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.258, max=0.298, avg=0.279, sd=0.007], skew [0.040 vs 0.057, 100% {0.258, 0.279, 0.298}] (wid=0.055 ws=0.035) (gid=0.257 gs=0.042)
    Clock network insertion delays are now [0.258ns, 0.298ns] average 0.279ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.059pF fall=5.044pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.056pF fall=5.040pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.190um, leaf=22700.324um, total=27570.514um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.267, max=0.299, avg=0.283, sd=0.006], skew [0.032 vs 0.057, 100% {0.267, 0.283, 0.299}] (wid=0.054 ws=0.034) (gid=0.271 gs=0.046)
    Clock network insertion delays are now [0.267ns, 0.299ns] average 0.283ns std.dev 0.006ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2984.86 -> 2993}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.190um, leaf=22700.324um, total=27570.514um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.267, max=0.299, avg=0.283, sd=0.006], skew [0.032 vs 0.057, 100% {0.267, 0.283, 0.299}] (wid=0.054 ws=0.034) (gid=0.271 gs=0.046)
    Clock network insertion delays are now [0.267ns, 0.299ns] average 0.283ns std.dev 0.006ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      wire capacitance : top=0.000pF, trunk=0.768pF, leaf=4.272pF, total=5.040pF
      wire lengths   : top=0.000um, trunk=4870.190um, leaf=22700.324um, total=27570.514um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.267, max=0.299, avg=0.283, sd=0.006], skew [0.032 vs 0.057, 100% {0.267, 0.283, 0.299}] (wid=0.054 ws=0.034) (gid=0.271 gs=0.046)
    Clock network insertion delays are now [0.267ns, 0.299ns] average 0.283ns std.dev 0.006ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2984.86 -> 2993}
  Improving insertion delay done.
  Total capacitance is (rise=10.096pF fall=10.080pF), of which (rise=5.040pF fall=5.040pF) is wire, and (rise=5.056pF fall=5.040pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:42:14 mem=1621.1M) ***
Total net bbox length = 1.155e+06 (5.477e+05 6.075e+05) (ext = 9.187e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.155e+06 (5.477e+05 6.075e+05) (ext = 9.187e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1621.1MB
*** Finished refinePlace (0:42:14 mem=1621.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:42:14 mem=1621.1M) ***
Total net bbox length = 1.155e+06 (5.477e+05 6.075e+05) (ext = 9.187e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.155e+06 (5.477e+05 6.075e+05) (ext = 9.187e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1621.1MB
*** Finished refinePlace (0:42:15 mem=1621.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        97 (unrouted=97, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 45168 (unrouted=0, trialRouted=45168, noStatus=0, routed=0, fixed=0)
(Not counting 5467 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=145328 and nets=50732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1630.633M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 97 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 97 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 00:40:44 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50730 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19362 core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U935. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U2. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936c core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC8735_rd_ptr_0_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936f core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U20. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1936f core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U18. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194cb core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1509. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194ce core_instance/mac_array_instance/FE_OFC1877_q_temp_486_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194d5 core_instance/mac_array_instance/col_idx_3__mac_col_inst/U116. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194d5 core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC4665_q_temp_487_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194d6 core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1525. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194dc core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1559. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194de core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1725. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A194de core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1501. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A195d4 core_instance/ofifo_inst/col_idx_5__fifo_instance/U108. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A195d4 core_instance/ofifo_inst/col_idx_5__fifo_instance/U107. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A195d9 core_instance/ofifo_inst/col_idx_6__fifo_instance/U122. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 155 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1337.24 (MB), peak = 1691.41 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 00:41:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 00:41:16 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5192         907      124949    95.91%
#  Metal 2        V        3890         710      124949    13.47%
#  Metal 3        H        5297         802      124949    13.21%
#  Metal 4        V        4103         497      124949    13.14%
#  Metal 5        H        6099           0      124949     0.06%
#  Metal 6        V        4599           1      124949     0.05%
#  Metal 7        H        1229         295      124949     7.88%
#  Metal 8        V        1149           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31559       9.20%  999592    17.96%
#
#  97 nets (0.19%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1349.99 (MB), peak = 1691.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1472.80 (MB), peak = 1691.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1472.90 (MB), peak = 1691.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5467 (skipped).
#Total number of selected nets for routing = 97.
#Total number of unselected nets (but routable) for routing = 45168 (skipped).
#Total number of nets in the design = 50732.
#
#45168 skipped nets do not have any wires.
#97 routable nets have only global wires.
#97 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 97               0  
#------------------------------------------------
#        Total                 97               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 97                104           45064  
#-------------------------------------------------------------------
#        Total                 97                104           45064  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 97
#Total wire length = 27696 um.
#Total half perimeter of net bounding box = 12252 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 16346 um.
#Total wire length on LAYER M4 = 11119 um.
#Total wire length on LAYER M5 = 225 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13189
#Up-Via Summary (total 13189):
#           
#-----------------------
#  Metal 1         5373
#  Metal 2         4720
#  Metal 3         3094
#  Metal 4            2
#-----------------------
#                 13189 
#
#Total number of involved priority nets 97
#Maximum src to sink distance for priority net 517.1
#Average of max src_to_sink distance for priority net 115.6
#Average of ave src_to_sink distance for priority net 69.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1473.34 (MB), peak = 1691.41 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1350.29 (MB), peak = 1691.41 (MB)
#Start Track Assignment.
#Done with 3696 horizontal wires in 4 hboxes and 2312 vertical wires in 3 hboxes.
#Done with 23 horizontal wires in 4 hboxes and 18 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 97
#Total wire length = 30443 um.
#Total half perimeter of net bounding box = 12252 um.
#Total wire length on LAYER M1 = 2842 um.
#Total wire length on LAYER M2 = 5 um.
#Total wire length on LAYER M3 = 16190 um.
#Total wire length on LAYER M4 = 11181 um.
#Total wire length on LAYER M5 = 225 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13189
#Up-Via Summary (total 13189):
#           
#-----------------------
#  Metal 1         5373
#  Metal 2         4720
#  Metal 3         3094
#  Metal 4            2
#-----------------------
#                 13189 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.36 (MB), peak = 1691.41 (MB)
#
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 57.62 (MB)
#Total memory = 1365.39 (MB)
#Peak memory = 1691.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.07 (MB), peak = 1691.41 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.14 (MB), peak = 1691.41 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1383.24 (MB), peak = 1691.41 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1379.72 (MB), peak = 1691.41 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1382.17 (MB), peak = 1691.41 (MB)
#    completing 60% with 1 violations
#    cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1389.71 (MB), peak = 1691.41 (MB)
#    completing 70% with 1 violations
#    cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1383.52 (MB), peak = 1691.41 (MB)
#    completing 80% with 1 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1383.33 (MB), peak = 1691.41 (MB)
#    completing 90% with 1 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1383.43 (MB), peak = 1691.41 (MB)
#    completing 100% with 1 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1383.43 (MB), peak = 1691.41 (MB)
# ECO: 3.3% of the total area was rechecked for DRC, and 15.8% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:42, elapsed time = 00:00:41, memory = 1383.43 (MB), peak = 1691.41 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.01 (MB), peak = 1691.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 97
#Total wire length = 28573 um.
#Total half perimeter of net bounding box = 12252 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 1401 um.
#Total wire length on LAYER M3 = 14642 um.
#Total wire length on LAYER M4 = 12291 um.
#Total wire length on LAYER M5 = 223 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15169
#Total number of multi-cut vias = 90 (  0.6%)
#Total number of single cut vias = 15079 ( 99.4%)
#Up-Via Summary (total 15169):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5260 ( 98.3%)        90 (  1.7%)       5350
#  Metal 2        5144 (100.0%)         0 (  0.0%)       5144
#  Metal 3        4673 (100.0%)         0 (  0.0%)       4673
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15079 ( 99.4%)        90 (  0.6%)      15169 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -4.64 (MB)
#Total memory = 1360.75 (MB)
#Peak memory = 1691.41 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -4.64 (MB)
#Total memory = 1360.75 (MB)
#Peak memory = 1691.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:18
#Increased memory = 57.61 (MB)
#Total memory = 1316.05 (MB)
#Peak memory = 1691.41 (MB)
#Number of warnings = 71
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 00:42:03 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 97 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          72
       100.000     200.000          17
       200.000     300.000           2
       300.000     400.000           4
       400.000     500.000           1
       500.000     600.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           3
        0.000      20.000          58
       20.000      40.000          24
       40.000      60.000           6
       60.000      80.000           5
       80.000     100.000           0
      100.000     120.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_92 (101 terminals)
    Guided length:  max path =    51.138um, total =   370.903um
    Routed length:  max path =   110.400um, total =   429.080um
    Deviation:      max path =   115.889%,  total =    15.685%

    Net core_instance/mac_array_instance/CTS_44 (45 terminals)
    Guided length:  max path =    43.973um, total =   206.905um
    Routed length:  max path =    78.000um, total =   237.380um
    Deviation:      max path =    77.384%,  total =    14.729%

    Net core_instance/ofifo_inst/CTS_34 (64 terminals)
    Guided length:  max path =    79.088um, total =   270.150um
    Routed length:  max path =   140.200um, total =   294.820um
    Deviation:      max path =    77.272%,  total =     9.132%

    Net core_instance/CTS_99 (101 terminals)
    Guided length:  max path =    79.487um, total =   372.055um
    Routed length:  max path =   137.800um, total =   445.580um
    Deviation:      max path =    73.361%,  total =    19.762%

    Net core_instance/ofifo_inst/CTS_42 (98 terminals)
    Guided length:  max path =    78.290um, total =   374.173um
    Routed length:  max path =   135.600um, total =   404.720um
    Deviation:      max path =    73.202%,  total =     8.164%

    Net core_instance/CTS_101 (101 terminals)
    Guided length:  max path =    80.398um, total =   388.548um
    Routed length:  max path =   128.800um, total =   446.380um
    Deviation:      max path =    60.204%,  total =    14.884%

    Net core_instance/ofifo_inst/CTS_39 (96 terminals)
    Guided length:  max path =    79.875um, total =   393.040um
    Routed length:  max path =   126.600um, total =   439.880um
    Deviation:      max path =    58.498%,  total =    11.917%

    Net core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 (84 terminals)
    Guided length:  max path =    93.190um, total =   343.738um
    Routed length:  max path =   145.800um, total =   392.300um
    Deviation:      max path =    56.455%,  total =    14.128%

    Net core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_8 (81 terminals)
    Guided length:  max path =    77.595um, total =   344.600um
    Routed length:  max path =   120.200um, total =   385.640um
    Deviation:      max path =    54.907%,  total =    11.909%

    Net core_instance/CTS_95 (93 terminals)
    Guided length:  max path =    78.185um, total =   388.400um
    Routed length:  max path =   114.600um, total =   437.320um
    Deviation:      max path =    46.575%,  total =    12.595%

Set FIXED routing status on 97 net(s)
Set FIXED placed status on 96 instance(s)
Net route status summary:
  Clock:        97 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=97)
  Non-clock: 45168 (unrouted=45168, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5467 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 97  numPreroutedWires = 15875
[NR-eagl] Read numTotalNets=45265  numIgnoredNets=97
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45168 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 104 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.735380e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45064 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.196942e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.640000e+01um, number of vias: 156477
[NR-eagl] Layer2(M2)(V) length: 3.246935e+05um, number of vias: 215916
[NR-eagl] Layer3(M3)(H) length: 3.981903e+05um, number of vias: 22113
[NR-eagl] Layer4(M4)(V) length: 2.046153e+05um, number of vias: 8170
[NR-eagl] Layer5(M5)(H) length: 1.884942e+05um, number of vias: 3247
[NR-eagl] Layer6(M6)(V) length: 1.267180e+05um, number of vias: 1547
[NR-eagl] Layer7(M7)(H) length: 1.056140e+04um, number of vias: 1959
[NR-eagl] Layer8(M8)(V) length: 1.261526e+04um, number of vias: 0
[NR-eagl] Total length: 1.265904e+06um, number of vias: 409429
End of congRepair (cpu=0:00:02.9, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=145328 and nets=50732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1632.168M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.066        0.066      1.000       0.008        0.008      1.000      0.995         1.005
    S->S Wire Len.       um        247.314      249.386      1.008     170.036      170.888      1.000      1.005         0.995
    S->S Wire Res.       Ohm       278.542      280.476      1.007     186.732      187.857      1.000      1.006         0.994
    S->S Wire Res./um    Ohm         1.125        1.112      0.988       0.383        0.362      0.994      0.940         1.052
    Total Wire Len.      um        374.510      377.400      1.008     219.308      221.266      1.000      1.009         0.991
    Trans. Time          ns          0.061        0.062      1.006       0.023        0.023      1.000      1.019         0.980
    Wire Cap.            fF         56.585       56.882      1.005      33.157       33.507      1.000      1.010         0.989
    Wire Cap./um         fF          0.121        0.121      0.997       0.069        0.069      1.000      0.998         1.002
    Wire Delay           ns          0.013        0.013      1.013       0.008        0.008      0.998      1.014         0.982
    Wire Skew            ns          0.008        0.008      1.025       0.009        0.010      1.000      1.051         0.951
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.085        0.085      1.004      0.006         0.006      0.998      1.000         0.995
    S->S Wire Len.       um         92.994       95.817      1.030     58.766        58.789      0.996      0.996         0.995
    S->S Wire Res.       Ohm       112.427      115.409      1.027     65.641        65.889      0.994      0.998         0.991
    S->S Wire Res./um    Ohm         1.408        1.378      0.979      0.500         0.441      0.975      0.861         1.104
    Total Wire Len.      um        333.071      339.754      1.020     59.308        61.997      0.998      1.044         0.955
    Trans. Time          ns          0.077        0.078      1.007      0.011         0.011      1.000      0.984         1.015
    Wire Cap.            fF         53.949       54.679      1.014      9.624        10.052      0.998      1.042         0.955
    Wire Cap./um         fF          0.162        0.161      0.993      0.004         0.004      0.988      0.897         1.088
    Wire Delay           ns          0.005        0.005      1.026      0.003         0.003      0.989      0.914         1.071
    Wire Skew            ns          0.006        0.006      1.046      0.002         0.002      0.990      0.940         1.044
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.094        0.093      0.989       0.006        0.006      0.974      1.002         0.948
    S->S Wire Len.       um         46.583       57.230      1.229      23.241       28.867      0.850      1.056         0.684
    S->S Wire Res.       Ohm        73.814       82.275      1.115      32.760       38.621      0.839      0.989         0.712
    S->S Wire Res./um    Ohm         1.672        1.498      0.896       0.349        0.240      0.842      0.578         1.226
    Total Wire Len.      um        270.242      281.293      1.041     100.636      104.048      0.996      1.029         0.963
    Trans. Time          ns          0.093        0.093      1.004       0.007        0.007      0.975      1.036         0.916
    Wire Cap.            fF         50.854       49.774      0.979      18.669       18.140      0.996      0.968         1.025
    Wire Cap./um         fF          0.189        0.177      0.940       0.011        0.009      0.959      0.801         1.150
    Wire Delay           ns          0.004        0.006      1.343       0.002        0.003      0.730      1.004         0.531
    Wire Skew            ns          0.000        0.000      0.133       0.000        0.000      1.000      0.133         7.500
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------
    Route Sink Pin                                                    Difference (%)
    --------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1971e/I                      9.091
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1971d/I                     -8.235
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19721/I                     -6.593
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1971a/I        -5.172
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1972b/I                      1.579
    --------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um       2.000um       1.599         0.282         0.451
    M3                            513.447um     518.800um       1.599         0.282         0.451
    M4                           1359.102um    1366.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.894%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------
    Route Sink Pin                                                    Difference (%)
    --------------------------------------------------------------------------------
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A196ba/I       -350.000
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A195db/I       -160.000
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A195e3/I       -133.333
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A195e8/I       -100.000
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A196bc/I        -66.667
    --------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.400um       1.787         0.272         0.487
    M2                              0.000um      10.190um       1.599         0.282         0.451
    M3                           1409.475um    1454.600um       1.599         0.282         0.451
    M4                           1588.165um    1592.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.654%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------------------
    Route Sink Pin                                                                 Difference (%)
    ---------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q13_reg_19_/CP                  -570.000
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP       -557.143
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/CP                    -528.571
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_9_/CP                   -516.667
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_8_/CP                    -507.143
    ---------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       16.000um       1.787         0.272         0.487
    M2                               0.000um     1388.600um       1.599         0.282         0.451
    M3                           11206.054um    12668.400um       1.599         0.282         0.451
    M4                           11494.270um     9332.600um       1.599         0.282         0.451
    M5                               0.000um      223.000um       1.599         0.282         0.450
    Preferred Layer Adherence      100.000%        93.112%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       5          0%        -         3          3%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       3          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5157         98%       ER        92         86%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      44          1%        -         7          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      34          1%        -         5          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5034        100%       ER       108        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4521        100%       ER       152        100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
      wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.299, avg=0.283, sd=0.007], skew [0.033 vs 0.057, 100% {0.266, 0.283, 0.299}] (wid=0.057 ws=0.037) (gid=0.271 gs=0.047)
    Clock network insertion delays are now [0.266ns, 0.299ns] average 0.283ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1770.96 CPU=0:00:07.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1771.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=96, i=0, cg=0, l=0, total=96
      Rebuilding timing graph   cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=96, i=0, cg=0, l=0, total=96
        cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
        gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
        wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
        wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
        sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 97, tested: 97, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=96, i=0, cg=0, l=0, total=96
          cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
          gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
          wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
          wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
          sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
          skew_group clk/CON: insertion delay [min=0.266, max=0.299, avg=0.283, sd=0.007], skew [0.033 vs 0.057, 100% {0.266, 0.283, 0.299}] (wid=0.057 ws=0.037) (gid=0.271 gs=0.047)
        Clock network insertion delays are now [0.266ns, 0.299ns] average 0.283ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=145328 and nets=50732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1639.711M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=96, i=0, cg=0, l=0, total=96
      Rebuilding timing graph   cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        97 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=97)
  Non-clock: 45168 (unrouted=0, trialRouted=45168, noStatus=0, routed=0, fixed=0)
(Not counting 5467 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
      gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
      wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
      wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
      sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.299, avg=0.283, sd=0.007], skew [0.033 vs 0.057, 100% {0.266, 0.283, 0.299}] (wid=0.057 ws=0.037) (gid=0.271 gs=0.047)
    Clock network insertion delays are now [0.266ns, 0.299ns] average 0.283ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         96      729.000
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             96      729.000
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4944.790
  Leaf      23628.600
  Total     28573.390
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.397    0.777     1.173
  Leaf     4.659    4.181     8.840
  Total    5.056    4.958    10.013
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5184     4.653     0.001       0.001      0.001    0.039
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.100               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.266     0.299     0.033       0.057         0.037           0.015           0.283        0.007     100% {0.266, 0.283, 0.299}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.266ns, 0.299ns] average 0.283ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=96, i=0, cg=0, l=0, total=96
  cell areas     : b=729.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.000um^2
  gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.659pF, total=5.056pF
  wire capacitance : top=0.000pF, trunk=0.777pF, leaf=4.181pF, total=4.958pF
  wire lengths   : top=0.000um, trunk=4944.790um, leaf=23628.600um, total=28573.390um
  sink capacitance : count=5184, total=4.653pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
  skew_group clk/CON: insertion delay [min=0.266, max=0.299, avg=0.283, sd=0.007], skew [0.033 vs 0.057, 100% {0.266, 0.283, 0.299}] (wid=0.057 ws=0.037) (gid=0.271 gs=0.047)
Clock network insertion delays are now [0.266ns, 0.299ns] average 0.283ns std.dev 0.007ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1630.9M, totSessionCpu=0:44:02 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1630.9M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1825.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=1825.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1840.47 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1840.5M) ***
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:44:14 mem=1840.5M)
** Profile ** Overall slacks :  cpu=0:00:09.3, mem=1840.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1840.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.896 |
|           TNS (ns):| -7149.7 |
|    Violating Paths:|  3268   |
|          All Paths:|  7670   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.969%
       (99.389% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1840.5M
**optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 1712.9M, totSessionCpu=0:44:15 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39566

Instance distribution across the VT partitions:

 LVT : inst = 13513 (34.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13513 (34.2%)

 HVT : inst = 26049 (65.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26049 (65.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1712.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1712.9M) ***
*** Starting optimizing excluded clock nets MEM= 1712.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1712.9M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -27.896
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 97 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
*info: 94 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
*info: 97 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.896 TNS Slack -7149.742 Density 99.39
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.896|  -27.896|-7149.742|-7149.742|    99.39%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.887|  -27.887|-7149.388|-7149.388|    99.39%|   0:00:02.0| 1874.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.888|  -27.888|-7149.308|-7149.308|    99.39%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.889|  -27.889|-7149.277|-7149.277|    99.39%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.889|  -27.889|-7149.233|-7149.233|    99.39%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.890|  -27.890|-7149.216|-7149.216|    99.39%|   0:00:02.0| 1875.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.890|  -27.890|-7149.216|-7149.216|    99.39%|   0:00:01.0| 1875.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.890|  -27.890|-7149.143|-7149.143|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.890|  -27.890|-7149.123|-7149.123|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.890|  -27.890|-7149.123|-7149.123|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.890|  -27.890|-7149.035|-7149.035|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.890|  -27.890|-7148.934|-7148.934|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.890|  -27.890|-7148.940|-7148.940|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.890|  -27.890|-7148.940|-7148.940|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -27.890|  -27.890|-7148.940|-7148.940|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.890|  -27.890|-7148.572|-7148.572|    99.39%|   0:00:03.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.890|  -27.890|-7148.551|-7148.551|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.890|  -27.890|-7145.964|-7145.964|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -27.890|  -27.890|-7144.735|-7144.735|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -27.890|  -27.890|-7144.367|-7144.367|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -27.890|  -27.890|-7142.841|-7142.841|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -27.890|  -27.890|-7142.841|-7142.841|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
| -27.890|  -27.890|-7142.530|-7142.530|    99.39%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -27.890|  -27.890|-7142.357|-7142.357|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -27.890|  -27.890|-7141.961|-7141.961|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -27.890|  -27.890|-7141.782|-7141.782|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.890|  -27.890|-7141.782|-7141.782|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
| -27.890|  -27.890|-7141.782|-7141.782|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.890|  -27.890|-7141.513|-7141.513|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7141.442|-7141.442|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7140.706|-7140.706|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.890|  -27.890|-7140.405|-7140.405|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7140.073|-7140.073|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.890|  -27.890|-7139.432|-7139.432|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.890|  -27.890|-7139.403|-7139.403|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.890|  -27.890|-7139.386|-7139.386|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.890|  -27.890|-7139.089|-7139.089|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7139.086|-7139.086|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.890|  -27.890|-7137.242|-7137.242|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7137.196|-7137.196|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7137.190|-7137.190|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7137.170|-7137.170|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.890|  -27.890|-7135.532|-7135.532|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.890|  -27.890|-7134.886|-7134.886|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.890|  -27.890|-7124.375|-7124.375|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -27.890|  -27.890|-7124.324|-7124.324|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
| -27.890|  -27.890|-7122.784|-7122.784|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_0_/D                                       |
| -27.890|  -27.890|-7113.830|-7113.830|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
| -27.890|  -27.890|-7113.794|-7113.794|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
| -27.890|  -27.890|-7110.229|-7110.229|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_77_/E                             |
| -27.890|  -27.890|-7108.538|-7108.538|    99.39%|   0:00:00.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
| -27.890|  -27.890|-7105.283|-7105.283|    99.39%|   0:00:01.0| 1894.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_68_/E                             |
| -27.890|  -27.890|-7103.172|-7103.172|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_7_/E                              |
| -27.890|  -27.890|-7102.738|-7102.738|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.890|  -27.890|-7102.726|-7102.726|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.890|  -27.890|-7102.726|-7102.726|    99.39%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.8 real=0:00:43.0 mem=1913.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.9 real=0:00:43.0 mem=1913.6M) ***
** GigaOpt Optimizer WNS Slack -27.890 TNS Slack -7102.726 Density 99.39
*** Starting refinePlace (0:45:10 mem=1929.6M) ***
Total net bbox length = 1.155e+06 (5.476e+05 6.072e+05) (ext = 9.187e+04)
Density distribution unevenness ratio = 0.483%
Density distribution unevenness ratio = 1.630%
Move report: Timing Driven Placement moves 123176 insts, mean move: 3.68 um, max move: 58.80 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8580_n2886): (540.80, 609.40) --> (570.80, 580.60)
	Runtime: CPU: 0:00:22.4 REAL: 0:00:22.0 MEM: 2106.3MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.075e+06 (5.288e+05 5.467e+05) (ext = 9.161e+04)
Runtime: CPU: 0:00:22.5 REAL: 0:00:22.0 MEM: 2106.3MB
*** Finished refinePlace (0:45:33 mem=2106.3M) ***
Finished re-routing un-routed nets (0:00:00.3 2106.3M)


Density : 0.9939
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:31.7 real=0:00:32.0 mem=2106.3M) ***
** GigaOpt Optimizer WNS Slack -27.900 TNS Slack -7151.911 Density 99.39
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 97 constrained nets 
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:19 real=0:01:19 mem=2106.3M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 97 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
*info: 94 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
*info: 97 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.900 TNS Slack -7151.911 Density 99.39
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.900|  -27.900|-7151.911|-7151.911|    99.39%|   0:00:00.0| 1875.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.848|  -27.848|-7150.885|-7150.885|    99.39%|   0:00:01.0| 1899.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.844|  -27.844|-7150.847|-7150.847|    99.39%|   0:00:07.0| 1918.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.844|  -27.844|-7150.841|-7150.841|    99.39%|   0:00:05.0| 1918.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.9 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.053 } { 0 } { 7497 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 27 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.614|  -27.614|-7029.927|-7029.927|    99.39%|   0:00:19.0| 1920.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 37 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.447|  -27.447|-6902.241|-6902.241|    99.39%|   0:00:07.0| 1935.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.447|  -27.447|-6900.461|-6900.461|    99.39%|   0:00:00.0| 1935.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.425|  -27.425|-6901.195|-6901.195|    99.39%|   0:00:00.0| 1935.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.417|  -27.417|-6900.690|-6900.690|    99.38%|   0:00:00.0| 1935.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.409|  -27.409|-6899.885|-6899.885|    99.38%|   0:00:00.0| 1935.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.412|  -27.412|-6899.939|-6899.939|    99.38%|   0:00:12.0| 1975.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.9 real=0:00:52.0 mem=1975.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.0 real=0:00:52.0 mem=1975.4M) ***
** GigaOpt Optimizer WNS Slack -27.412 TNS Slack -6899.939 Density 99.38
*** Starting refinePlace (0:46:41 mem=1991.4M) ***
Total net bbox length = 1.081e+06 (5.303e+05 5.507e+05) (ext = 9.162e+04)
Density distribution unevenness ratio = 1.611%
Density distribution unevenness ratio = 2.255%
Move report: Timing Driven Placement moves 130781 insts, mean move: 2.81 um, max move: 61.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC9587_CTS_7): (416.00, 920.80) --> (438.00, 881.20)
	Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 2156.9MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.040e+06 (5.118e+05 5.278e+05) (ext = 9.157e+04)
Runtime: CPU: 0:00:23.2 REAL: 0:00:23.0 MEM: 2156.9MB
*** Finished refinePlace (0:47:05 mem=2156.9M) ***
Finished re-routing un-routed nets (0:00:00.4 2156.9M)


Density : 0.9943
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:32.2 real=0:00:32.0 mem=2156.9M) ***
** GigaOpt Optimizer WNS Slack -27.414 TNS Slack -6892.312 Density 99.43
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.414|  -27.414|-6892.312|-6892.312|    99.43%|   0:00:00.0| 2156.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 34 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.337|  -27.337|-6819.049|-6819.049|    99.43%|   0:00:18.0| 1958.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 54 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.173|  -27.173|-6730.276|-6730.276|    99.43%|   0:00:07.0| 1963.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.166|  -27.166|-6729.876|-6729.876|    99.43%|   0:00:01.0| 1982.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.163|  -27.163|-6729.644|-6729.644|    99.43%|   0:00:10.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.163|  -27.163|-6729.562|-6729.562|    99.43%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.163|  -27.163|-6729.561|-6729.561|    99.43%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.3 real=0:00:36.0 mem=2001.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.4 real=0:00:36.0 mem=2001.9M) ***
** GigaOpt Optimizer WNS Slack -27.163 TNS Slack -6729.561 Density 99.43
*** Starting refinePlace (0:47:52 mem=2001.9M) ***
Total net bbox length = 1.046e+06 (5.135e+05 5.325e+05) (ext = 9.158e+04)
Density distribution unevenness ratio = 2.253%
Density distribution unevenness ratio = 2.007%
Move report: Timing Driven Placement moves 109983 insts, mean move: 0.77 um, max move: 25.40 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9658_CTS_46): (569.00, 568.00) --> (559.80, 584.20)
	Runtime: CPU: 0:00:17.9 REAL: 0:00:17.0 MEM: 2169.1MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.045e+06 (5.144e+05 5.308e+05) (ext = 9.156e+04)
Runtime: CPU: 0:00:18.0 REAL: 0:00:18.0 MEM: 2169.1MB
*** Finished refinePlace (0:48:10 mem=2169.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2169.1M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:20.4 real=0:00:20.0 mem=2169.1M) ***
** GigaOpt Optimizer WNS Slack -27.181 TNS Slack -6732.100 Density 99.48
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.181|  -27.181|-6732.100|-6732.100|    99.48%|   0:00:00.0| 2169.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.157|  -27.157|-6732.041|-6732.041|    99.48%|   0:00:21.0| 2169.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.3 real=0:00:21.0 mem=2169.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.4 real=0:00:21.0 mem=2169.1M) ***
** GigaOpt Optimizer WNS Slack -27.157 TNS Slack -6732.041 Density 99.48
*** Starting refinePlace (0:48:35 mem=2169.1M) ***
Total net bbox length = 1.048e+06 (5.144e+05 5.336e+05) (ext = 9.157e+04)
Density distribution unevenness ratio = 2.007%
Density distribution unevenness ratio = 2.124%
Move report: Timing Driven Placement moves 90532 insts, mean move: 0.53 um, max move: 14.00 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC9672_CTS_40): (505.20, 766.00) --> (498.40, 773.20)
	Runtime: CPU: 0:00:16.2 REAL: 0:00:16.0 MEM: 2175.8MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.039e+06 (5.116e+05 5.278e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:16.3 REAL: 0:00:16.0 MEM: 2175.8MB
*** Finished refinePlace (0:48:51 mem=2175.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2175.8M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:18.9 real=0:00:19.0 mem=2175.8M) ***
** GigaOpt Optimizer WNS Slack -27.166 TNS Slack -6733.925 Density 99.48
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.166|  -27.166|-6733.925|-6733.925|    99.48%|   0:00:00.0| 2175.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.164|  -27.164|-6733.897|-6733.897|    99.48%|   0:00:06.0| 2175.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.6 real=0:00:06.0 mem=2175.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=2175.8M) ***
*** Starting refinePlace (0:49:01 mem=2175.8M) ***
Total net bbox length = 1.043e+06 (5.116e+05 5.311e+05) (ext = 9.155e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.043e+06 (5.116e+05 5.311e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2175.8MB
*** Finished refinePlace (0:49:01 mem=2175.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2175.8M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=2175.8M) ***
** GigaOpt Optimizer WNS Slack -27.164 TNS Slack -6735.439 Density 99.48
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 104 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:14 real=0:03:14 mem=2175.8M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
*info: 97 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.164 TNS Slack -6735.439 Density 99.48
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.164|  -27.164|-6735.439|-6735.439|    99.48%|   0:00:00.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.164|  -27.164|-6734.125|-6734.125|    99.48%|   0:00:35.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.164|  -27.164|-6734.046|-6734.046|    99.48%|   0:00:09.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.164|  -27.164|-6733.740|-6733.740|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.164|  -27.164|-6733.733|-6733.733|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.164|  -27.164|-6733.673|-6733.673|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.164|  -27.164|-6733.618|-6733.618|    99.48%|   0:00:03.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -27.164|  -27.164|-6732.848|-6732.848|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.164|  -27.164|-6732.864|-6732.864|    99.48%|   0:00:08.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -27.164|  -27.164|-6732.584|-6732.584|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -27.164|  -27.164|-6732.554|-6732.554|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.164|  -27.164|-6732.537|-6732.537|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.164|  -27.164|-6732.523|-6732.523|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.164|  -27.164|-6732.521|-6732.521|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.164|  -27.164|-6732.511|-6732.511|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.164|  -27.164|-6732.487|-6732.487|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.164|  -27.164|-6732.451|-6732.451|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -27.164|  -27.164|-6732.438|-6732.438|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -27.164|  -27.164|-6732.426|-6732.426|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.164|  -27.164|-6732.361|-6732.361|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.164|  -27.164|-6732.346|-6732.346|    99.48%|   0:00:07.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.164|  -27.164|-6732.342|-6732.342|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.164|  -27.164|-6728.305|-6728.305|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -27.164|  -27.164|-6726.508|-6726.508|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.164|  -27.164|-6724.570|-6724.570|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.164|  -27.164|-6724.175|-6724.175|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.164|  -27.164|-6721.295|-6721.295|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.164|  -27.164|-6720.975|-6720.975|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.164|  -27.164|-6720.290|-6720.290|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.164|  -27.164|-6720.218|-6720.218|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.164|  -27.164|-6719.978|-6719.978|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -27.164|  -27.164|-6717.223|-6717.223|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -27.164|  -27.164|-6716.199|-6716.199|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.164|  -27.164|-6716.199|-6716.199|    99.48%|   0:00:03.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -27.164|  -27.164|-6714.097|-6714.097|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
| -27.164|  -27.164|-6714.097|-6714.097|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -27.164|  -27.164|-6714.097|-6714.097|    99.48%|   0:00:03.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.164|  -27.164|-6709.993|-6709.993|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
| -27.164|  -27.164|-6708.713|-6708.713|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
| -27.164|  -27.164|-6708.915|-6708.915|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -27.164|  -27.164|-6708.915|-6708.915|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_11_/D                                      |
| -27.164|  -27.164|-6708.147|-6708.147|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
| -27.164|  -27.164|-6706.524|-6706.524|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
| -27.164|  -27.164|-6706.484|-6706.484|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
| -27.164|  -27.164|-6706.205|-6706.205|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -27.164|  -27.164|-6706.007|-6706.007|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_9_/D                                       |
| -27.164|  -27.164|-6705.751|-6705.751|    99.48%|   0:00:03.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.164|  -27.164|-6705.751|-6705.751|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
| -27.164|  -27.164|-6705.584|-6705.584|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.164|  -27.164|-6705.333|-6705.333|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -27.164|  -27.164|-6705.333|-6705.333|    99.48%|   0:00:03.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
| -27.164|  -27.164|-6705.126|-6705.126|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -27.164|  -27.164|-6705.126|-6705.126|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -27.164|  -27.164|-6704.807|-6704.807|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -27.164|  -27.164|-6704.348|-6704.348|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.164|  -27.164|-6703.564|-6703.564|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.164|  -27.164|-6703.321|-6703.321|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -27.164|  -27.164|-6702.012|-6702.012|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -27.164|  -27.164|-6701.966|-6701.966|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
| -27.164|  -27.164|-6701.886|-6701.886|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -27.164|  -27.164|-6701.581|-6701.581|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -27.164|  -27.164|-6700.918|-6700.918|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -27.164|  -27.164|-6700.868|-6700.868|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
| -27.164|  -27.164|-6700.283|-6700.283|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.164|  -27.164|-6699.832|-6699.832|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.164|  -27.164|-6697.644|-6697.644|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
| -27.164|  -27.164|-6697.063|-6697.063|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
| -27.164|  -27.164|-6696.732|-6696.732|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -27.164|  -27.164|-6696.586|-6696.586|    99.48%|   0:00:01.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -27.164|  -27.164|-6696.111|-6696.111|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -27.164|  -27.164|-6695.857|-6695.857|    99.48%|   0:00:03.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -27.164|  -27.164|-6695.830|-6695.830|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
| -27.164|  -27.164|-6695.631|-6695.631|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -27.164|  -27.164|-6695.348|-6695.348|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.164|  -27.164|-6695.357|-6695.357|    99.48%|   0:00:02.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -27.164|  -27.164|-6695.275|-6695.275|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/E                                      |
| -27.164|  -27.164|-6695.036|-6695.036|    99.48%|   0:00:00.0| 1966.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
| -27.164|  -27.164|-6690.703|-6690.703|    99.48%|   0:00:02.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
| -27.164|  -27.164|-6690.491|-6690.491|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.164|  -27.164|-6690.317|-6690.317|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
| -27.164|  -27.164|-6690.014|-6690.014|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.164|  -27.164|-6686.580|-6686.580|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_91_/D                           |
| -27.164|  -27.164|-6685.899|-6685.899|    99.48%|   0:00:02.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.164|  -27.164|-6685.896|-6685.896|    99.48%|   0:00:03.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
| -27.164|  -27.164|-6685.848|-6685.848|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
| -27.164|  -27.164|-6685.832|-6685.832|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.164|  -27.164|-6685.750|-6685.750|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.164|  -27.164|-6685.734|-6685.734|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.164|  -27.164|-6685.697|-6685.697|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.164|  -27.164|-6685.665|-6685.665|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.164|  -27.164|-6685.657|-6685.657|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.164|  -27.164|-6685.627|-6685.627|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.164|  -27.164|-6685.591|-6685.591|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.164|  -27.164|-6684.011|-6684.011|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.164|  -27.164|-6683.988|-6683.988|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.164|  -27.164|-6683.894|-6683.894|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.164|  -27.164|-6683.868|-6683.868|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.164|  -27.164|-6683.853|-6683.853|    99.48%|   0:00:02.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.164|  -27.164|-6683.823|-6683.823|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_38_/D                           |
| -27.164|  -27.164|-6681.728|-6681.728|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_0_/D                                       |
| -27.164|  -27.164|-6681.688|-6681.688|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.164|  -27.164|-6680.405|-6680.405|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -27.164|  -27.164|-6680.076|-6680.076|    99.48%|   0:00:02.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_20_/E                             |
| -27.164|  -27.164|-6680.060|-6680.060|    99.48%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/rd_ptr_re |
|        |         |         |         |          |            |        |          |         | g_0_/D                                             |
| -27.164|  -27.164|-6680.060|-6680.060|    99.48%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:28 real=0:02:28 mem=1985.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:28 real=0:02:28 mem=1985.8M) ***
** GigaOpt Optimizer WNS Slack -27.164 TNS Slack -6680.060 Density 99.48
*** Starting refinePlace (0:51:37 mem=2001.8M) ***
Total net bbox length = 1.043e+06 (5.116e+05 5.311e+05) (ext = 9.155e+04)
Density distribution unevenness ratio = 2.123%
Density distribution unevenness ratio = 2.160%
Move report: Timing Driven Placement moves 82606 insts, mean move: 0.45 um, max move: 12.00 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9607_CTS_41): (650.00, 542.80) --> (654.80, 550.00)
	Runtime: CPU: 0:00:16.1 REAL: 0:00:15.0 MEM: 2174.5MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.036e+06 (5.101e+05 5.264e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:16.2 REAL: 0:00:16.0 MEM: 2174.5MB
*** Finished refinePlace (0:51:54 mem=2174.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2174.5M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:18.2 real=0:00:18.0 mem=2174.5M) ***
** GigaOpt Optimizer WNS Slack -27.157 TNS Slack -6679.971 Density 99.48
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:48 real=0:02:48 mem=2174.5M) ***

End: GigaOpt Optimization in TNS mode
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=4301 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 97  numPreroutedWires = 15875
[NR-eagl] Read numTotalNets=45396  numIgnoredNets=97
[NR-eagl] There are 152 clock nets ( 152 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 152 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45141 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 164 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.296260e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 152 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.573200e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 44977 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 1.054483e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 1.640000e+01um, number of vias: 156739
[NR-eagl] Layer2(M2)(V) length: 2.219667e+05um, number of vias: 196202
[NR-eagl] Layer3(M3)(H) length: 3.185563e+05um, number of vias: 34275
[NR-eagl] Layer4(M4)(V) length: 1.922677e+05um, number of vias: 13990
[NR-eagl] Layer5(M5)(H) length: 2.120273e+05um, number of vias: 5544
[NR-eagl] Layer6(M6)(V) length: 1.460946e+05um, number of vias: 2736
[NR-eagl] Layer7(M7)(H) length: 2.007670e+04um, number of vias: 3186
[NR-eagl] Layer8(M8)(V) length: 2.514368e+04um, number of vias: 0
[NR-eagl] Total length: 1.136149e+06um, number of vias: 412672
[NR-eagl] End Peak syMemory usage = 1793.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.09 seconds
Extraction called for design 'fullchip' of instances=145459 and nets=46988 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1786.043M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1877.14 CPU=0:00:07.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.7  real=0:00:09.0  mem= 1877.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |     4   |     3   |      3  |     0   |     0   |     0   |     0   | -27.10 |          0|          0|          0|  99.48  |            |           |
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -27.10 |          0|          0|          2|  99.48  |   0:00:00.0|    1953.5M|
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -27.10 |          0|          0|          0|  99.48  |   0:00:00.0|    1953.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1953.5M) ***

*** Starting refinePlace (0:52:19 mem=1985.5M) ***
Total net bbox length = 1.040e+06 (5.101e+05 5.298e+05) (ext = 9.155e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.040e+06 (5.101e+05 5.298e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1985.5MB
*** Finished refinePlace (0:52:19 mem=1985.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1985.5M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1985.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.157 -> -27.095 (bump = -0.062)
Begin: GigaOpt postEco optimization
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
*info: 97 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.096 TNS Slack -6687.234 Density 99.48
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.096|  -27.096|-6687.234|-6687.234|    99.48%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.082|  -27.082|-6686.915|-6686.915|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.068|  -27.068|-6686.496|-6686.496|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.051|  -27.051|-6686.616|-6686.616|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.049|  -27.049|-6686.432|-6686.432|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.041|  -27.041|-6686.502|-6686.502|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.037|  -27.037|-6686.311|-6686.311|    99.48%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.035|  -27.035|-6686.425|-6686.425|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.031|  -27.031|-6686.285|-6686.285|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.013|  -27.013|-6685.923|-6685.923|    99.48%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.013|  -27.013|-6685.923|-6685.923|    99.48%|   0:00:04.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=1968.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:07.0 mem=1968.7M) ***
** GigaOpt Optimizer WNS Slack -27.013 TNS Slack -6685.923 Density 99.48
*** Starting refinePlace (0:52:32 mem=1968.7M) ***
Total net bbox length = 1.040e+06 (5.101e+05 5.298e+05) (ext = 9.155e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.040e+06 (5.101e+05 5.298e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1968.7MB
*** Finished refinePlace (0:52:32 mem=1968.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1968.7M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1968.7M) ***
** GigaOpt Optimizer WNS Slack -27.013 TNS Slack -6685.923 Density 99.48
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.5 real=0:00:08.0 mem=1968.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.157 -> -27.013 (bump = -0.144)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6679.871 -> -6685.823
Begin: GigaOpt TNS recovery
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
*info: 97 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.013 TNS Slack -6685.923 Density 99.48
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.013|  -27.013|-6685.923|-6685.923|    99.48%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.013|  -27.013|-6685.282|-6685.282|    99.48%|   0:00:03.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.013|  -27.013|-6685.030|-6685.030|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.013|  -27.013|-6684.828|-6684.828|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.013|  -27.013|-6683.591|-6683.591|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.013|  -27.013|-6683.575|-6683.575|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.013|  -27.013|-6683.581|-6683.581|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.013|  -27.013|-6683.572|-6683.572|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.013|  -27.013|-6683.572|-6683.572|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.013|  -27.013|-6683.559|-6683.559|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.013|  -27.013|-6683.534|-6683.534|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.013|  -27.013|-6683.483|-6683.483|    99.48%|   0:00:02.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -27.013|  -27.013|-6683.443|-6683.443|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.013|  -27.013|-6683.362|-6683.362|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.013|  -27.013|-6683.255|-6683.255|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.013|  -27.013|-6683.255|-6683.255|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.013|  -27.013|-6682.942|-6682.942|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.013|  -27.013|-6678.336|-6678.336|    99.48%|   0:00:02.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -27.013|  -27.013|-6677.167|-6677.167|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -27.013|  -27.013|-6676.081|-6676.081|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.013|  -27.013|-6675.396|-6675.396|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.013|  -27.013|-6674.771|-6674.771|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.013|  -27.013|-6674.703|-6674.703|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.013|  -27.013|-6673.453|-6673.453|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.013|  -27.013|-6671.570|-6671.570|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.013|  -27.013|-6670.290|-6670.290|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.013|  -27.013|-6665.325|-6665.325|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.013|  -27.013|-6665.304|-6665.304|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.013|  -27.013|-6665.232|-6665.232|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.013|  -27.013|-6665.213|-6665.213|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -27.013|  -27.013|-6665.195|-6665.195|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -27.013|  -27.013|-6665.186|-6665.186|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.013|  -27.013|-6665.146|-6665.146|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.013|  -27.013|-6665.074|-6665.074|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
| -27.013|  -27.013|-6665.057|-6665.057|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
| -27.013|  -27.013|-6665.004|-6665.004|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.013|  -27.013|-6664.976|-6664.976|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.013|  -27.013|-6664.958|-6664.958|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.013|  -27.013|-6664.804|-6664.804|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
| -27.013|  -27.013|-6664.753|-6664.753|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -27.013|  -27.013|-6664.879|-6664.879|    99.48%|   0:00:02.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
| -27.013|  -27.013|-6663.106|-6663.106|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -27.013|  -27.013|-6663.037|-6663.037|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
| -27.013|  -27.013|-6663.021|-6663.021|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -27.013|  -27.013|-6662.964|-6662.964|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.013|  -27.013|-6662.913|-6662.913|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
| -27.013|  -27.013|-6662.816|-6662.816|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.013|  -27.013|-6662.717|-6662.717|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -27.013|  -27.013|-6662.635|-6662.635|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.013|  -27.013|-6662.581|-6662.581|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -27.013|  -27.013|-6662.536|-6662.536|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -27.013|  -27.013|-6662.501|-6662.501|    99.48%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.013|  -27.013|-6662.363|-6662.363|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.013|  -27.013|-6662.348|-6662.348|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.013|  -27.013|-6662.305|-6662.305|    99.48%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
| -27.013|  -27.013|-6661.023|-6661.023|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.013|  -27.013|-6660.912|-6660.912|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
| -27.013|  -27.013|-6659.866|-6659.866|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.013|  -27.013|-6659.570|-6659.570|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
| -27.013|  -27.013|-6659.469|-6659.469|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -27.013|  -27.013|-6659.301|-6659.301|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
| -27.013|  -27.013|-6659.269|-6659.269|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -27.013|  -27.013|-6659.182|-6659.182|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
| -27.013|  -27.013|-6659.143|-6659.143|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
| -27.013|  -27.013|-6659.059|-6659.059|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
| -27.013|  -27.013|-6658.981|-6658.981|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -27.013|  -27.013|-6658.962|-6658.962|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -27.013|  -27.013|-6658.792|-6658.792|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_9_/D                                        |
| -27.013|  -27.013|-6658.631|-6658.631|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -27.013|  -27.013|-6658.628|-6658.628|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -27.013|  -27.013|-6658.562|-6658.562|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -27.013|  -27.013|-6657.688|-6657.688|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -27.013|  -27.013|-6657.570|-6657.570|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_9_/D                                       |
| -27.013|  -27.013|-6657.536|-6657.536|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
| -27.013|  -27.013|-6657.477|-6657.477|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -27.013|  -27.013|-6657.463|-6657.463|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -27.013|  -27.013|-6657.409|-6657.409|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -27.013|  -27.013|-6657.261|-6657.261|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.013|  -27.013|-6657.218|-6657.218|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.013|  -27.013|-6657.203|-6657.203|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.013|  -27.013|-6657.186|-6657.186|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.013|  -27.013|-6657.122|-6657.122|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -27.013|  -27.013|-6657.035|-6657.035|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -27.013|  -27.013|-6656.909|-6656.909|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -27.013|  -27.013|-6655.958|-6655.958|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -27.013|  -27.013|-6655.938|-6655.938|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.013|  -27.013|-6655.749|-6655.749|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
| -27.013|  -27.013|-6655.462|-6655.462|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -27.013|  -27.013|-6655.447|-6655.447|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -27.013|  -27.013|-6655.292|-6655.292|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -27.013|  -27.013|-6655.168|-6655.168|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
| -27.013|  -27.013|-6655.138|-6655.138|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.013|  -27.013|-6655.121|-6655.121|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -27.013|  -27.013|-6655.012|-6655.012|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -27.013|  -27.013|-6654.973|-6654.973|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -27.013|  -27.013|-6654.710|-6654.710|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -27.013|  -27.013|-6654.678|-6654.678|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -27.013|  -27.013|-6654.413|-6654.413|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -27.013|  -27.013|-6654.396|-6654.396|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -27.013|  -27.013|-6654.379|-6654.379|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -27.013|  -27.013|-6654.361|-6654.361|    99.49%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
| -27.013|  -27.013|-6654.345|-6654.345|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
| -27.013|  -27.013|-6654.173|-6654.173|    99.49%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -27.013|  -27.013|-6653.986|-6653.986|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -27.013|  -27.013|-6653.968|-6653.968|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -27.013|  -27.013|-6653.896|-6653.896|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -27.013|  -27.013|-6653.850|-6653.850|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -27.013|  -27.013|-6653.574|-6653.574|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.013|  -27.013|-6653.466|-6653.466|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
| -27.013|  -27.013|-6653.373|-6653.373|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -27.013|  -27.013|-6653.324|-6653.324|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
| -27.013|  -27.013|-6652.879|-6652.879|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -27.013|  -27.013|-6652.815|-6652.815|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
| -27.013|  -27.013|-6652.761|-6652.761|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.013|  -27.013|-6652.173|-6652.173|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
| -27.013|  -27.013|-6652.090|-6652.090|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -27.013|  -27.013|-6652.071|-6652.071|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.013|  -27.013|-6652.021|-6652.021|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
| -27.013|  -27.013|-6652.003|-6652.003|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
| -27.013|  -27.013|-6651.562|-6651.562|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -27.013|  -27.013|-6651.512|-6651.512|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -27.013|  -27.013|-6650.756|-6650.756|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.013|  -27.013|-6650.743|-6650.743|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.013|  -27.013|-6648.033|-6648.033|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6648.017|-6648.017|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6647.985|-6647.985|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6646.768|-6646.768|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.013|  -27.013|-6646.546|-6646.546|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -27.013|  -27.013|-6644.698|-6644.698|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
| -27.013|  -27.013|-6643.472|-6643.472|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.013|  -27.013|-6643.106|-6643.106|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.013|  -27.013|-6642.532|-6642.532|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.013|  -27.013|-6642.174|-6642.174|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.013|  -27.013|-6642.061|-6642.061|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.013|  -27.013|-6641.901|-6641.901|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -27.013|  -27.013|-6641.722|-6641.722|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -27.013|  -27.013|-6640.789|-6640.789|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -27.013|  -27.013|-6640.745|-6640.745|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -27.013|  -27.013|-6640.077|-6640.077|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -27.013|  -27.013|-6639.667|-6639.667|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -27.013|  -27.013|-6638.940|-6638.940|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.013|  -27.013|-6638.921|-6638.921|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.013|  -27.013|-6638.430|-6638.430|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.013|  -27.013|-6638.339|-6638.339|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.013|  -27.013|-6637.764|-6637.764|    99.50%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -27.013|  -27.013|-6637.666|-6637.666|    99.50%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -27.013|  -27.013|-6637.624|-6637.624|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -27.013|  -27.013|-6637.471|-6637.471|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
| -27.013|  -27.013|-6636.577|-6636.577|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -27.013|  -27.013|-6636.518|-6636.518|    99.50%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -27.013|  -27.013|-6636.000|-6636.000|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6635.981|-6635.981|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6635.918|-6635.918|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
| -27.013|  -27.013|-6635.882|-6635.882|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
| -27.013|  -27.013|-6635.711|-6635.711|    99.50%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.013|  -27.013|-6635.660|-6635.660|    99.50%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.013|  -27.013|-6635.590|-6635.590|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.013|  -27.013|-6634.965|-6634.965|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -27.013|  -27.013|-6634.947|-6634.947|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -27.013|  -27.013|-6634.133|-6634.133|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -27.013|  -27.013|-6634.022|-6634.022|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.013|  -27.013|-6633.994|-6633.994|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.013|  -27.013|-6633.469|-6633.469|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -27.013|  -27.013|-6633.235|-6633.235|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -27.013|  -27.013|-6633.126|-6633.126|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -27.013|  -27.013|-6633.033|-6633.033|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.013|  -27.013|-6632.802|-6632.802|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.013|  -27.013|-6632.142|-6632.142|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -27.013|  -27.013|-6632.126|-6632.126|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -27.013|  -27.013|-6631.695|-6631.695|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -27.013|  -27.013|-6631.363|-6631.363|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
| -27.013|  -27.013|-6624.427|-6624.427|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.013|  -27.013|-6624.292|-6624.292|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/E                                      |
| -27.013|  -27.013|-6624.275|-6624.275|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -27.013|  -27.013|-6624.130|-6624.130|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.013|  -27.013|-6619.229|-6619.229|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -27.013|  -27.013|-6618.288|-6618.288|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.013|  -27.013|-6616.680|-6616.680|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -27.013|  -27.013|-6609.574|-6609.574|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
| -27.013|  -27.013|-6605.484|-6605.484|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
| -27.013|  -27.013|-6605.240|-6605.240|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -27.013|  -27.013|-6600.380|-6600.380|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.013|  -27.013|-6593.623|-6593.623|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.013|  -27.013|-6593.203|-6593.203|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.013|  -27.013|-6592.638|-6592.638|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.013|  -27.013|-6592.193|-6592.193|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
| -27.013|  -27.013|-6588.471|-6588.471|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.013|  -27.013|-6586.243|-6586.243|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6584.480|-6584.480|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6581.500|-6581.500|    99.51%|   0:00:02.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.013|  -27.013|-6581.396|-6581.396|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.013|  -27.013|-6580.423|-6580.423|    99.51%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_109_/E                            |
| -27.013|  -27.013|-6580.357|-6580.357|    99.51%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_109_/E                            |
| -27.013|  -27.013|-6579.420|-6579.420|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
| -27.013|  -27.013|-6579.345|-6579.345|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
| -27.013|  -27.013|-6579.188|-6579.188|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
| -27.013|  -27.013|-6577.916|-6577.916|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
| -27.013|  -27.013|-6577.902|-6577.902|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
| -27.013|  -27.013|-6577.234|-6577.234|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.013|  -27.013|-6573.240|-6573.240|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_69_/D                           |
| -27.013|  -27.013|-6573.206|-6573.206|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
| -27.013|  -27.013|-6573.156|-6573.156|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/E                                       |
| -27.013|  -27.013|-6573.114|-6573.114|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/E                                       |
| -27.013|  -27.013|-6573.012|-6573.012|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
| -27.013|  -27.013|-6572.974|-6572.974|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
| -27.013|  -27.013|-6572.914|-6572.914|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
| -27.013|  -27.013|-6572.907|-6572.907|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
| -27.013|  -27.013|-6572.907|-6572.907|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:14 real=0:01:15 mem=1985.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:01:15 mem=1985.8M) ***
** GigaOpt Optimizer WNS Slack -27.013 TNS Slack -6572.907 Density 99.52
*** Starting refinePlace (0:53:53 mem=1985.8M) ***
Total net bbox length = 1.041e+06 (5.106e+05 5.306e+05) (ext = 9.155e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.041e+06 (5.106e+05 5.306e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1985.8MB
*** Finished refinePlace (0:53:53 mem=1985.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1985.8M)


Density : 0.9952
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1985.8M) ***
** GigaOpt Optimizer WNS Slack -27.013 TNS Slack -6574.743 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:17 real=0:01:17 mem=1985.8M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.119%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
*info: 97 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.013 TNS Slack -6574.743 Density 99.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:02.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:00.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/E                                       |
| -27.013|  -27.013|-6574.743|-6574.743|    99.52%|   0:00:01.0| 1985.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:14.0 mem=1985.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.3 real=0:00:14.0 mem=1985.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.1 real=0:00:14.0 mem=1985.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:11, real = 0:10:08, mem = 1812.9M, totSessionCpu=0:54:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1812.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1812.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1820.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1820.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.013 | -27.013 |  0.364  |
|           TNS (ns):| -6574.7 | -6574.7 |  0.000  |
|    Violating Paths:|  2928   |  2928   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.099%
       (99.519% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1820.9M
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1501.90MB/1501.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1501.90MB/1501.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1501.90MB/1501.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT)
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 10%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 20%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 30%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 40%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 50%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 60%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 70%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 80%
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT): 90%

Finished Levelizing
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT)

Starting Activity Propagation
2025-Mar-17 00:52:40 (2025-Mar-17 07:52:40 GMT)
2025-Mar-17 00:52:41 (2025-Mar-17 07:52:41 GMT): 10%
2025-Mar-17 00:52:41 (2025-Mar-17 07:52:41 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:52:42 (2025-Mar-17 07:52:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1507.89MB/1507.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:52:42 (2025-Mar-17 07:52:42 GMT)
 ... Calculating switching power
2025-Mar-17 00:52:43 (2025-Mar-17 07:52:43 GMT): 10%
2025-Mar-17 00:52:43 (2025-Mar-17 07:52:43 GMT): 20%
2025-Mar-17 00:52:43 (2025-Mar-17 07:52:43 GMT): 30%
2025-Mar-17 00:52:43 (2025-Mar-17 07:52:43 GMT): 40%
2025-Mar-17 00:52:43 (2025-Mar-17 07:52:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 00:52:45 (2025-Mar-17 07:52:45 GMT): 60%
2025-Mar-17 00:52:48 (2025-Mar-17 07:52:48 GMT): 70%
2025-Mar-17 00:52:51 (2025-Mar-17 07:52:51 GMT): 80%
2025-Mar-17 00:52:51 (2025-Mar-17 07:52:51 GMT): 90%

Finished Calculating power
2025-Mar-17 00:52:52 (2025-Mar-17 07:52:52 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1507.89MB/1507.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.89MB/1507.89MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1507.89MB/1507.89MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:52:52 (2025-Mar-17 07:52:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.40712997 	   61.9580%
Total Switching Power:      61.82270908 	   34.3821%
Total Leakage Power:         6.58091786 	    3.6599%
Total Power:               179.81075675
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.27       3.453      0.3079       49.03       27.27
Macro                                  0       1.258       4.863       6.121       3.404
IO                                     0           0     7.6e-07     7.6e-07   4.227e-07
Combinational                         61       48.69       1.374       111.1       61.76
Clock (Combinational)              5.146       8.426     0.03515       13.61       7.567
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.4       61.82       6.581       179.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.4       61.82       6.581       179.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.146       8.426     0.03515       13.61       7.567
-----------------------------------------------------------------------------------------
Total                              5.146       8.426     0.03515       13.61       7.567
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5509
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.47806e-10 F
* 		Total instances in design: 145449
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 105762
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1520.26MB/1520.26MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.013  TNS Slack -6574.743 Density 99.52
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.52%|        -| -27.013|-6574.743|   0:00:00.0| 1982.8M|
|    99.52%|        0| -27.013|-6574.743|   0:00:04.0| 1988.8M|
|    99.52%|        0| -27.013|-6574.743|   0:00:31.0| 1994.8M|
|    99.52%|        3| -27.013|-6574.743|   0:00:04.0| 1998.9M|
|    99.49%|      733| -27.008|-6573.260|   0:00:14.0| 2003.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.008  TNS Slack -6573.260 Density 99.49
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:54.6) (real = 0:00:55.0) **
Executing incremental physical updates
*** Starting refinePlace (0:55:25 mem=1969.6M) ***
Total net bbox length = 1.041e+06 (5.107e+05 5.307e+05) (ext = 9.156e+04)
Density distribution unevenness ratio = 2.153%
Density distribution unevenness ratio = 2.182%
Move report: Timing Driven Placement moves 78200 insts, mean move: 0.43 um, max move: 16.00 um
	Max move on inst (core_instance/ofifo_inst/col_idx_2__fifo_instance/U19): (461.60, 730.00) --> (468.60, 739.00)
	Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 2058.2MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.035e+06 (5.093e+05 5.256e+05) (ext = 9.155e+04)
Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 2058.2MB
*** Finished refinePlace (0:55:41 mem=2058.2M) ***
Checking setup slack degradation ...
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.008|  -27.008|-6573.260|-6573.260|    99.49%|   0:00:01.0| 2092.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2092.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2092.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1767.56MB/1767.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1767.56MB/1767.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1767.56MB/1767.56MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT)
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 10%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 20%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 30%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 40%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 50%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 60%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 70%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 80%
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT): 90%

Finished Levelizing
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT)

Starting Activity Propagation
2025-Mar-17 00:54:13 (2025-Mar-17 07:54:13 GMT)
2025-Mar-17 00:54:14 (2025-Mar-17 07:54:14 GMT): 10%
2025-Mar-17 00:54:14 (2025-Mar-17 07:54:14 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:54:15 (2025-Mar-17 07:54:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1767.98MB/1767.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:54:15 (2025-Mar-17 07:54:15 GMT)
 ... Calculating switching power
2025-Mar-17 00:54:16 (2025-Mar-17 07:54:16 GMT): 10%
2025-Mar-17 00:54:16 (2025-Mar-17 07:54:16 GMT): 20%
2025-Mar-17 00:54:16 (2025-Mar-17 07:54:16 GMT): 30%
2025-Mar-17 00:54:16 (2025-Mar-17 07:54:16 GMT): 40%
2025-Mar-17 00:54:16 (2025-Mar-17 07:54:16 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 00:54:18 (2025-Mar-17 07:54:18 GMT): 60%
2025-Mar-17 00:54:21 (2025-Mar-17 07:54:21 GMT): 70%
2025-Mar-17 00:54:24 (2025-Mar-17 07:54:24 GMT): 80%
2025-Mar-17 00:54:24 (2025-Mar-17 07:54:24 GMT): 90%

Finished Calculating power
2025-Mar-17 00:54:25 (2025-Mar-17 07:54:25 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1767.98MB/1767.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1767.98MB/1767.98MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1767.98MB/1767.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:54:25 (2025-Mar-17 07:54:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.16959376 	   61.9259%
Total Switching Power:      61.77641189 	   34.4119%
Total Leakage Power:         6.57425286 	    3.6621%
Total Power:               179.52025837
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.27       3.448      0.3079       49.02       27.31
Macro                                  0       1.258       4.863       6.121        3.41
IO                                     0           0     7.6e-07     7.6e-07   4.234e-07
Combinational                      60.76       48.64       1.368       110.8        61.7
Clock (Combinational)              5.146       8.426     0.03515       13.61        7.58
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.2       61.78       6.574       179.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.2       61.78       6.574       179.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.146       8.426     0.03515       13.61        7.58
-----------------------------------------------------------------------------------------
Total                              5.146       8.426     0.03515       13.61        7.58
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5509
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.4748e-10 F
* 		Total instances in design: 145446
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 105762
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1767.98MB/1767.98MB)

*** Finished Leakage Power Optimization (cpu=0:01:32, real=0:01:32, mem=1848.12M, totSessionCpu=0:56:02).
Extraction called for design 'fullchip' of instances=145446 and nets=46975 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1821.277M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1911.41 CPU=0:00:07.5 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1911.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.08MB/1543.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.09MB/1543.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.09MB/1543.09MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-17 00:54:39 (2025-Mar-17 07:54:39 GMT)
2025-Mar-17 00:54:40 (2025-Mar-17 07:54:40 GMT): 10%
2025-Mar-17 00:54:40 (2025-Mar-17 07:54:40 GMT): 20%

Finished Activity Propagation
2025-Mar-17 00:54:41 (2025-Mar-17 07:54:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1543.65MB/1543.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 00:54:41 (2025-Mar-17 07:54:41 GMT)
 ... Calculating switching power
2025-Mar-17 00:54:41 (2025-Mar-17 07:54:41 GMT): 10%
2025-Mar-17 00:54:41 (2025-Mar-17 07:54:41 GMT): 20%
2025-Mar-17 00:54:41 (2025-Mar-17 07:54:41 GMT): 30%
2025-Mar-17 00:54:41 (2025-Mar-17 07:54:41 GMT): 40%
2025-Mar-17 00:54:42 (2025-Mar-17 07:54:42 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 00:54:43 (2025-Mar-17 07:54:43 GMT): 60%
2025-Mar-17 00:54:46 (2025-Mar-17 07:54:46 GMT): 70%
2025-Mar-17 00:54:49 (2025-Mar-17 07:54:49 GMT): 80%
2025-Mar-17 00:54:50 (2025-Mar-17 07:54:50 GMT): 90%

Finished Calculating power
2025-Mar-17 00:54:51 (2025-Mar-17 07:54:51 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1544.38MB/1544.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1544.38MB/1544.38MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1544.38MB/1544.38MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 00:54:51 (2025-Mar-17 07:54:51 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.16944504 	   61.9259%
Total Switching Power:      61.77641189 	   34.4120%
Total Leakage Power:         6.57425286 	    3.6621%
Total Power:               179.52010962
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.27       3.448      0.3079       49.02       27.31
Macro                                  0       1.258       4.863       6.121        3.41
IO                                     0           0     7.6e-07     7.6e-07   4.234e-07
Combinational                      60.76       48.64       1.368       110.8        61.7
Clock (Combinational)              5.146       8.426     0.03515       13.61        7.58
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.2       61.78       6.574       179.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.2       61.78       6.574       179.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.146       8.426     0.03515       13.61        7.58
-----------------------------------------------------------------------------------------
Total                              5.146       8.426     0.03515       13.61        7.58
-----------------------------------------------------------------------------------------
Total leakage power = 6.57425 mW
Cell usage statistics:  
Library tcbn65gpluswc , 145443 cells ( 100.000000%) , 6.57425 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1556.61MB/1556.61MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:26, real = 0:12:23, mem = 1848.6M, totSessionCpu=0:56:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1848.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1848.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1858.6M
** Profile ** Total reports :  cpu=0:00:02.7, mem=1850.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1850.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.006 | -27.006 |  0.172  |
|           TNS (ns):| -6574.1 | -6574.1 |  0.000  |
|    Violating Paths:|  2928   |  2928   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.072%
       (99.493% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1850.6M
**optDesign ... cpu = 0:12:30, real = 0:12:27, mem = 1848.6M, totSessionCpu=0:56:32 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          13  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 13 error(s)

**ccopt_design ... cpu = 0:14:57, real = 0:14:52, mem = 1778.5M, totSessionCpu=0:56:33 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1782.5M, totSessionCpu=0:56:35 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1782.5M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:56:36 mem=1782.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:00:23.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:00:24.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [60193 node(s), 109695 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:00:27.0 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=0:56:52 mem=1782.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1782.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1790.5M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1790.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=1790.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1790.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.006 | -27.006 |  0.172  |
|           TNS (ns):| -6574.1 | -6574.1 |  0.000  |
|    Violating Paths:|  2928   |  2928   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.316  |  0.000  |
|           TNS (ns):|-115.122 |-115.122 |  0.000  |
|    Violating Paths:|  1212   |  1212   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.072%
       (99.493% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1794.5M, totSessionCpu=0:56:57 **
*info: Run optDesign holdfix with 1 thread.
Info: 97 nets with fixed/cover wires excluded.
Info: 246 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:22.6 real=0:00:23.0 totSessionCpu=0:56:59 mem=2027.4M density=99.493% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3157
      TNS :    -115.1211
      #VP :         1210
  Density :      99.493%
------------------------------------------------------------------------------------------
 cpu=0:00:23.3 real=0:00:24.0 totSessionCpu=0:56:59 mem=2027.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3157
      TNS :    -115.1211
      #VP :         1210
  Density :      99.493%
------------------------------------------------------------------------------------------
 cpu=0:00:23.4 real=0:00:24.0 totSessionCpu=0:57:00 mem=2027.4M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=0:57:00 mem=2027.4M density=99.493% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3132 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:23.8 real=0:00:25.0 totSessionCpu=0:57:00 mem=2027.4M density=99.493%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 1860.0M, totSessionCpu=0:57:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=1860.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=1860.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:00:37.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-6:0-2.-4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.3, mem=1860.1M
** Profile ** Total reports :  cpu=0:00:02.7, mem=1848.1M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1848.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.006 | -27.006 |  0.172  |
|           TNS (ns):| -6574.1 | -6574.1 |  0.000  |
|    Violating Paths:|  2928   |  2928   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.316  |  0.000  |
|           TNS (ns):|-115.122 |-115.122 |  0.000  |
|    Violating Paths:|  1212   |  1212   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.072%
       (99.493% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1848.1M
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1846.0M, totSessionCpu=0:57:16 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1846.1M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1792.5M) ***
Saving DEF file ...
Saving rc congestion map floorplan.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
error deleting "floorplan.enc.dat": file already exists
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.57 (MB), peak = 1769.11 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1787.5M, init mem=1787.5M)
Overlapping with other instance:	81822
Orientation Violation:	72636
*info: Placed = 145446         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.49%(917609/922285)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.6; mem=1787.5M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (97) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1787.5M) ***
#Start route 249 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 17 00:56:19 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 307.500 806.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 302.900 804.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 301.100 803.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 295.300 803.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 296.700 810.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 294.700 808.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 292.300 813.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 287.900 817.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 285.700 818.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 286.900 815.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 286.300 813.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 291.100 810.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 288.100 808.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 284.900 811.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 284.300 810.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 283.700 808.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 279.500 818.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 280.300 817.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 273.300 822.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 274.500 821.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_111 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_107 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_106 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46973 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC7_out_127_ FILLER_76375. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC93_out_83_ FILLER_70366. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9471_out_91_ core_instance/sfp_instance/FE_USKC9574_CTS_41. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9485_out_84_ FILLER_60326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9487_out_55_ FILLER_68211. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9493_out_48_ FILLER_69870. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9495_out_49_ FILLER_69502. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9499_out_47_ FILLER_72767. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100006 FILLER_100007. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100014. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100024 FILLER_100025. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100026 FILLER_100027. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100041 FILLER_100042. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55253 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1508.47 (MB), peak = 1769.11 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 505.720 432.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 505.720 435.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.075 419.310 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.075 424.710 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 471.520 441.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 469.720 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 468.320 435.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 470.120 453.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 469.520 442.890 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 458.920 435.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 458.920 437.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 471.720 433.890 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 459.720 446.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 468.320 439.290 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 469.320 430.290 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 467.920 448.290 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 471.320 446.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 458.920 432.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 468.520 432.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 486.675 448.110 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#87 routed nets are extracted.
#    87 (0.19%) extracted nets are partially routed.
#10 routed nets are imported.
#152 (0.32%) nets are without wires.
#46726 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46975.
#
#Number of eco nets is 87
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 00:56:27 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 00:56:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5192         907      124949    95.11%
#  Metal 2        V        3890         710      124949    13.47%
#  Metal 3        H        5297         802      124949    13.21%
#  Metal 4        V        4103         497      124949    13.14%
#  Metal 5        H        6099           0      124949     0.06%
#  Metal 6        V        4599           1      124949     0.05%
#  Metal 7        H        1229         295      124949     7.88%
#  Metal 8        V        1149           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31559       9.20%  999592    17.87%
#
#  249 nets (0.53%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1525.12 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1529.05 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1529.17 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.99 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1530.77 (MB), peak = 1769.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1592 (skipped).
#Total number of nets with skipped attribute = 45134 (skipped).
#Total number of routable nets = 249.
#Total number of nets in the design = 46975.
#
#231 routable nets have only global wires.
#18 routable nets have only detail routed wires.
#45134 skipped nets have only detail routed wires.
#231 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                231               0  
#------------------------------------------------
#        Total                231               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                249                116           45018  
#-------------------------------------------------------------------
#        Total                249                116           45018  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 37312 um.
#Total half perimeter of net bounding box = 13746 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 617 um.
#Total wire length on LAYER M3 = 20336 um.
#Total wire length on LAYER M4 = 15994 um.
#Total wire length on LAYER M5 = 358 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15423
#Total number of multi-cut vias = 66 (  0.4%)
#Total number of single cut vias = 15357 ( 99.6%)
#Up-Via Summary (total 15423):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5550 ( 98.8%)        66 (  1.2%)       5616
#  Metal 2        4814 (100.0%)         0 (  0.0%)       4814
#  Metal 3        4903 (100.0%)         0 (  0.0%)       4903
#  Metal 4          88 (100.0%)         0 (  0.0%)         88
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15357 ( 99.6%)        66 (  0.4%)      15423 
#
#Total number of involved priority nets 231
#Maximum src to sink distance for priority net 489.5
#Average of max src_to_sink distance for priority net 50.4
#Average of ave src_to_sink distance for priority net 31.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1533.08 (MB), peak = 1769.11 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1523.26 (MB), peak = 1769.11 (MB)
#Start Track Assignment.
#Done with 1622 horizontal wires in 4 hboxes and 790 vertical wires in 3 hboxes.
#Done with 16 horizontal wires in 4 hboxes and 11 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 38594 um.
#Total half perimeter of net bounding box = 13746 um.
#Total wire length on LAYER M1 = 1197 um.
#Total wire length on LAYER M2 = 618 um.
#Total wire length on LAYER M3 = 20327 um.
#Total wire length on LAYER M4 = 16071 um.
#Total wire length on LAYER M5 = 374 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15157
#Total number of multi-cut vias = 66 (  0.4%)
#Total number of single cut vias = 15091 ( 99.6%)
#Up-Via Summary (total 15157):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5427 ( 98.8%)        66 (  1.2%)       5493
#  Metal 2        4691 (100.0%)         0 (  0.0%)       4691
#  Metal 3        4884 (100.0%)         0 (  0.0%)       4884
#  Metal 4          87 (100.0%)         0 (  0.0%)         87
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15091 ( 99.6%)        66 (  0.4%)      15157 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1538.97 (MB), peak = 1769.11 (MB)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 41.55 (MB)
#Total memory = 1538.97 (MB)
#Peak memory = 1769.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.54 (MB), peak = 1769.11 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.54 (MB), peak = 1769.11 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1574.13 (MB), peak = 1769.11 (MB)
#    completing 40% with 4 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1576.18 (MB), peak = 1769.11 (MB)
#    completing 50% with 18 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1572.40 (MB), peak = 1769.11 (MB)
#    completing 60% with 18 violations
#    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1563.17 (MB), peak = 1769.11 (MB)
#    completing 70% with 29 violations
#    cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1573.83 (MB), peak = 1769.11 (MB)
#    completing 80% with 30 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1566.21 (MB), peak = 1769.11 (MB)
#    completing 90% with 30 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1566.21 (MB), peak = 1769.11 (MB)
#    completing 100% with 30 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1566.21 (MB), peak = 1769.11 (MB)
# ECO: 2.0% of the total area was rechecked for DRC, and 14.2% required routing.
#    number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   MinCut   Totals
#	M1            4        3       11        3        2        4       27
#	M2            0        0        3        0        0        0        3
#	Totals        4        3       14        3        2        4       30
#1873 out of 145446 instances need to be verified(marked ipoed).
#10.1% of the total area is being checked for drcs
#10.1% of the total area was checked
#    number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   MinCut   Totals
#	M1            4        3       11        3        2        4       27
#	M2            0        0        3        0        0        0        3
#	Totals        4        3       14        3        2        4       30
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1567.84 (MB), peak = 1769.11 (MB)
#start 1st optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            2        4        1        7
#	Totals        2        4        1        7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1556.00 (MB), peak = 1769.11 (MB)
#start 2nd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            1        3        1        5
#	Totals        1        3        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.10 (MB), peak = 1769.11 (MB)
#start 3rd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            1        3        1        5
#	Totals        1        3        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.87 (MB), peak = 1769.11 (MB)
#start 4th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            1        3        1        5
#	Totals        1        3        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.08 (MB), peak = 1769.11 (MB)
#start 5th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            1        3        1        5
#	Totals        1        3        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.56 (MB), peak = 1769.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 31908 um.
#Total half perimeter of net bounding box = 13746 um.
#Total wire length on LAYER M1 = 108 um.
#Total wire length on LAYER M2 = 5804 um.
#Total wire length on LAYER M3 = 14882 um.
#Total wire length on LAYER M4 = 10891 um.
#Total wire length on LAYER M5 = 223 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12448
#Total number of multi-cut vias = 215 (  1.7%)
#Total number of single cut vias = 12233 ( 98.3%)
#Up-Via Summary (total 12448):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5452 ( 96.2%)       215 (  3.8%)       5667
#  Metal 2        4168 (100.0%)         0 (  0.0%)       4168
#  Metal 3        2609 (100.0%)         0 (  0.0%)       2609
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                12233 ( 98.3%)       215 (  1.7%)      12448 
#
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = -3.04 (MB)
#Total memory = 1535.93 (MB)
#Peak memory = 1769.11 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = -3.04 (MB)
#Total memory = 1535.93 (MB)
#Peak memory = 1769.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:10
#Elapsed time = 00:01:10
#Increased memory = -29.98 (MB)
#Total memory = 1467.36 (MB)
#Peak memory = 1769.11 (MB)
#Number of warnings = 85
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 00:57:29 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 17 00:57:29 2025
#
#Generating timing data, please wait...
#45383 total nets, 249 already routed, 249 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1877.2 CPU=0:00:07.7 REAL=0:00:08.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1448.35 (MB), peak = 1769.11 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_19697.tif.gz ...
#Read in timing information for 358 ports, 39684 instances from timing file .timing_file_19697.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46973 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55253 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#116/45383 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1456.79 (MB), peak = 1769.11 (MB)
#Merging special wires...
#Number of eco nets is 1433
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 00:57:52 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 00:57:53 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5192         907      124949    95.11%
#  Metal 2        V        3890         710      124949    13.47%
#  Metal 3        H        5297         802      124949    13.21%
#  Metal 4        V        4103         497      124949    13.14%
#  Metal 5        H        6099           0      124949     0.06%
#  Metal 6        V        4599           1      124949     0.05%
#  Metal 7        H        1229         295      124949     7.88%
#  Metal 8        V        1149           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31559       9.20%  999592    17.87%
#
#  249 nets (0.53%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1472.08 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1475.59 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1491.91 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1500.67 (MB), peak = 1769.11 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1529.50 (MB), peak = 1769.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1592 (skipped).
#Total number of routable nets = 45383.
#Total number of nets in the design = 46975.
#
#44367 routable nets have only global wires.
#1016 routable nets have only detail routed wires.
#116 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#249 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                116           44251  
#------------------------------------------------
#        Total                116           44251  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                249                116           45018  
#-------------------------------------------------------------------
#        Total                249                116           45018  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     42(0.37%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.37%)
#   Metal 2    635(0.59%)    256(0.24%)     65(0.06%)      8(0.01%)   (0.89%)
#   Metal 3     68(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    745(0.09%)    256(0.03%)     65(0.01%)      8(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.03% H + 0.21% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1107772 um.
#Total half perimeter of net bounding box = 1086281 um.
#Total wire length on LAYER M1 = 356 um.
#Total wire length on LAYER M2 = 251809 um.
#Total wire length on LAYER M3 = 346261 um.
#Total wire length on LAYER M4 = 209650 um.
#Total wire length on LAYER M5 = 173381 um.
#Total wire length on LAYER M6 = 99993 um.
#Total wire length on LAYER M7 = 16718 um.
#Total wire length on LAYER M8 = 9605 um.
#Total number of vias = 291935
#Total number of multi-cut vias = 215 (  0.1%)
#Total number of single cut vias = 291720 ( 99.9%)
#Up-Via Summary (total 291935):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      148732 ( 99.9%)       215 (  0.1%)     148947
#  Metal 2       96519 (100.0%)         0 (  0.0%)      96519
#  Metal 3       26958 (100.0%)         0 (  0.0%)      26958
#  Metal 4       11895 (100.0%)         0 (  0.0%)      11895
#  Metal 5        4026 (100.0%)         0 (  0.0%)       4026
#  Metal 6        2077 (100.0%)         0 (  0.0%)       2077
#  Metal 7        1513 (100.0%)         0 (  0.0%)       1513
#-----------------------------------------------------------
#               291720 ( 99.9%)       215 (  0.1%)     291935 
#
#Max overcon = 13 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.06%.
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1529.69 (MB), peak = 1769.11 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.71 (MB), peak = 1769.11 (MB)
#Start Track Assignment.
#Done with 58624 horizontal wires in 4 hboxes and 58991 vertical wires in 3 hboxes.
#Done with 12186 horizontal wires in 4 hboxes and 10119 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1146764 um.
#Total half perimeter of net bounding box = 1086281 um.
#Total wire length on LAYER M1 = 29755 um.
#Total wire length on LAYER M2 = 249258 um.
#Total wire length on LAYER M3 = 355929 um.
#Total wire length on LAYER M4 = 210020 um.
#Total wire length on LAYER M5 = 174840 um.
#Total wire length on LAYER M6 = 100398 um.
#Total wire length on LAYER M7 = 16855 um.
#Total wire length on LAYER M8 = 9710 um.
#Total number of vias = 291935
#Total number of multi-cut vias = 215 (  0.1%)
#Total number of single cut vias = 291720 ( 99.9%)
#Up-Via Summary (total 291935):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      148732 ( 99.9%)       215 (  0.1%)     148947
#  Metal 2       96519 (100.0%)         0 (  0.0%)      96519
#  Metal 3       26958 (100.0%)         0 (  0.0%)      26958
#  Metal 4       11895 (100.0%)         0 (  0.0%)      11895
#  Metal 5        4026 (100.0%)         0 (  0.0%)       4026
#  Metal 6        2077 (100.0%)         0 (  0.0%)       2077
#  Metal 7        1513 (100.0%)         0 (  0.0%)       1513
#-----------------------------------------------------------
#               291720 ( 99.9%)       215 (  0.1%)     291935 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1517.62 (MB), peak = 1769.11 (MB)
#
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 70.05 (MB)
#Total memory = 1517.62 (MB)
#Peak memory = 1769.11 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 5 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.24 (MB), peak = 1769.11 (MB)
#    completing 20% with 5 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.96 (MB), peak = 1769.11 (MB)
#    completing 30% with 4656 violations
#    cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1556.60 (MB), peak = 1769.11 (MB)
#    completing 40% with 10689 violations
#    cpu time = 00:03:24, elapsed time = 00:03:24, memory = 1536.41 (MB), peak = 1769.11 (MB)
#    completing 50% with 17783 violations
#    cpu time = 00:05:48, elapsed time = 00:05:48, memory = 1564.80 (MB), peak = 1769.11 (MB)
#    completing 60% with 21525 violations
#    cpu time = 00:07:01, elapsed time = 00:07:01, memory = 1567.95 (MB), peak = 1769.11 (MB)
#    completing 70% with 27207 violations
#    cpu time = 00:08:54, elapsed time = 00:08:53, memory = 1575.84 (MB), peak = 1769.11 (MB)
#    completing 80% with 28287 violations
#    cpu time = 00:09:19, elapsed time = 00:09:19, memory = 1556.55 (MB), peak = 1769.11 (MB)
#    completing 90% with 28287 violations
#    cpu time = 00:09:21, elapsed time = 00:09:20, memory = 1553.21 (MB), peak = 1769.11 (MB)
#    completing 100% with 28290 violations
#    cpu time = 00:09:23, elapsed time = 00:09:22, memory = 1561.96 (MB), peak = 1769.11 (MB)
#    number of violations = 28290
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          736      176     2704    10620     1630      748      500    17114
#	M2         4600     3634     2633        2        3        0      192    11064
#	M3            6        2       55        0        0        0        0       63
#	M4            0        0       46        0        0        0        3       49
#	Totals     5342     3812     5438    10622     1633      748      695    28290
#cpu time = 00:09:23, elapsed time = 00:09:23, memory = 1561.97 (MB), peak = 1769.11 (MB)
#start 1st optimization iteration ...
#    completing 10% with 27593 violations
#    cpu time = 00:04:42, elapsed time = 00:04:41, memory = 1813.03 (MB), peak = 1880.84 (MB)
#    completing 20% with 26793 violations
#    cpu time = 00:08:49, elapsed time = 00:08:49, memory = 1786.33 (MB), peak = 1880.84 (MB)
#    completing 30% with 26052 violations
#    cpu time = 00:13:39, elapsed time = 00:13:38, memory = 1818.05 (MB), peak = 1933.16 (MB)
#    completing 40% with 25575 violations
#    cpu time = 00:17:57, elapsed time = 00:17:57, memory = 1851.86 (MB), peak = 1933.16 (MB)
#    completing 50% with 24976 violations
#    cpu time = 00:21:28, elapsed time = 00:21:27, memory = 1801.60 (MB), peak = 1933.16 (MB)
#    completing 60% with 24486 violations
#    cpu time = 00:24:50, elapsed time = 00:24:49, memory = 1823.17 (MB), peak = 1933.16 (MB)
#    completing 70% with 23803 violations
#    cpu time = 00:29:15, elapsed time = 00:29:15, memory = 1873.15 (MB), peak = 1933.16 (MB)
#    completing 80% with 23328 violations
#    cpu time = 00:33:24, elapsed time = 00:33:23, memory = 1888.41 (MB), peak = 1933.16 (MB)
#    completing 90% with 22491 violations
#    cpu time = 00:39:11, elapsed time = 00:39:10, memory = 1862.38 (MB), peak = 1933.16 (MB)
#    completing 100% with 21649 violations
#    cpu time = 00:46:15, elapsed time = 00:46:13, memory = 1887.08 (MB), peak = 1936.01 (MB)
#    number of violations = 21649
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2065      370     6733     2785      669      583      418    13623
#	M2         2478     3371     1261       38       58        1      551     7758
#	M3           55       25      130        5        1        0       41      257
#	M4            0        2        7        0        0        0        0        9
#	M5            0        0        2        0        0        0        0        2
#	Totals     4598     3768     8133     2828      728      584     1010    21649
#cpu time = 00:46:15, elapsed time = 00:46:14, memory = 1887.08 (MB), peak = 1936.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1154056 um.
#Total half perimeter of net bounding box = 1086281 um.
#Total wire length on LAYER M1 = 3326 um.
#Total wire length on LAYER M2 = 261530 um.
#Total wire length on LAYER M3 = 363204 um.
#Total wire length on LAYER M4 = 230171 um.
#Total wire length on LAYER M5 = 169733 um.
#Total wire length on LAYER M6 = 103962 um.
#Total wire length on LAYER M7 = 14657 um.
#Total wire length on LAYER M8 = 7474 um.
#Total number of vias = 350555
#Total number of multi-cut vias = 2953 (  0.8%)
#Total number of single cut vias = 347602 ( 99.2%)
#Up-Via Summary (total 350555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      153346 ( 98.6%)      2104 (  1.4%)     155450
#  Metal 2      140108 (100.0%)         0 (  0.0%)     140108
#  Metal 3       38085 (100.0%)         0 (  0.0%)      38085
#  Metal 4       11634 (100.0%)         0 (  0.0%)      11634
#  Metal 5        2677 ( 75.9%)       849 ( 24.1%)       3526
#  Metal 6        1085 (100.0%)         0 (  0.0%)       1085
#  Metal 7         667 (100.0%)         0 (  0.0%)        667
#-----------------------------------------------------------
#               347602 ( 99.2%)      2953 (  0.8%)     350555 
#
#Total number of DRC violations = 21649
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13623
#Total number of violations on LAYER M2 = 7758
#Total number of violations on LAYER M3 = 257
#Total number of violations on LAYER M4 = 9
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:55:40
#Elapsed time = 00:55:38
#Increased memory = 24.36 (MB)
#Total memory = 1541.98 (MB)
#Peak memory = 1936.01 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 17 01:54:09 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1543.72 (MB), peak = 1936.01 (MB)
#
#Start Post Route Wire Spread.
#Done with 13303 horizontal wires in 7 hboxes and 11356 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1164016 um.
#Total half perimeter of net bounding box = 1086281 um.
#Total wire length on LAYER M1 = 3328 um.
#Total wire length on LAYER M2 = 263040 um.
#Total wire length on LAYER M3 = 366799 um.
#Total wire length on LAYER M4 = 233181 um.
#Total wire length on LAYER M5 = 171176 um.
#Total wire length on LAYER M6 = 104142 um.
#Total wire length on LAYER M7 = 14851 um.
#Total wire length on LAYER M8 = 7501 um.
#Total number of vias = 350555
#Total number of multi-cut vias = 2953 (  0.8%)
#Total number of single cut vias = 347602 ( 99.2%)
#Up-Via Summary (total 350555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      153346 ( 98.6%)      2104 (  1.4%)     155450
#  Metal 2      140108 (100.0%)         0 (  0.0%)     140108
#  Metal 3       38085 (100.0%)         0 (  0.0%)      38085
#  Metal 4       11634 (100.0%)         0 (  0.0%)      11634
#  Metal 5        2677 ( 75.9%)       849 ( 24.1%)       3526
#  Metal 6        1085 (100.0%)         0 (  0.0%)       1085
#  Metal 7         667 (100.0%)         0 (  0.0%)        667
#-----------------------------------------------------------
#               347602 ( 99.2%)      2953 (  0.8%)     350555 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1594.50 (MB), peak = 1936.01 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1164016 um.
#Total half perimeter of net bounding box = 1086281 um.
#Total wire length on LAYER M1 = 3328 um.
#Total wire length on LAYER M2 = 263040 um.
#Total wire length on LAYER M3 = 366799 um.
#Total wire length on LAYER M4 = 233181 um.
#Total wire length on LAYER M5 = 171176 um.
#Total wire length on LAYER M6 = 104142 um.
#Total wire length on LAYER M7 = 14851 um.
#Total wire length on LAYER M8 = 7501 um.
#Total number of vias = 350555
#Total number of multi-cut vias = 2953 (  0.8%)
#Total number of single cut vias = 347602 ( 99.2%)
#Up-Via Summary (total 350555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      153346 ( 98.6%)      2104 (  1.4%)     155450
#  Metal 2      140108 (100.0%)         0 (  0.0%)     140108
#  Metal 3       38085 (100.0%)         0 (  0.0%)      38085
#  Metal 4       11634 (100.0%)         0 (  0.0%)      11634
#  Metal 5        2677 ( 75.9%)       849 ( 24.1%)       3526
#  Metal 6        1085 (100.0%)         0 (  0.0%)       1085
#  Metal 7         667 (100.0%)         0 (  0.0%)        667
#-----------------------------------------------------------
#               347602 ( 99.2%)      2953 (  0.8%)     350555 
#
#
#Start DRC checking..
#    number of violations = 21966
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2094      377     6808     2808      681      601      456    13825
#	M2         2505     3409     1318       39       58        1      555     7885
#	M3           54       24      121        5        1        0       41      246
#	M4            0        2        7        0        0        0        0        9
#	M5            0        0        1        0        0        0        0        1
#	Totals     4653     3812     8255     2852      740      602     1052    21966
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1630.31 (MB), peak = 1936.01 (MB)
#CELL_VIEW fullchip,init has 21966 DRC violations
#Total number of DRC violations = 21966
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 13825
#Total number of violations on LAYER M2 = 7885
#Total number of violations on LAYER M3 = 246
#Total number of violations on LAYER M4 = 9
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 317 DRCs
#
#Start Post Route via swapping..
#    number of violations = 21992
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2094      377     6811     2808      689      601      456    13836
#	M2         2505     3422     1318       39       60        1      555     7900
#	M3           54       24      121        5        1        0       41      246
#	M4            0        2        7        0        0        0        0        9
#	M5            0        0        1        0        0        0        0        1
#	Totals     4653     3825     8258     2852      750      602     1052    21992
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1553.42 (MB), peak = 1936.01 (MB)
#    number of violations = 21547
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2056      369     6717     2771      678      585      446    13622
#	M2         2477     3241     1311       37       58        1      543     7668
#	M3           53       25      126        5        1        0       37      247
#	M4            0        2        7        0        0        0        0        9
#	M5            0        0        1        0        0        0        0        1
#	Totals     4586     3637     8162     2813      737      586     1026    21547
#cpu time = 00:02:39, elapsed time = 00:02:38, memory = 1556.12 (MB), peak = 1936.01 (MB)
#CELL_VIEW fullchip,init has 21547 DRC violations
#Total number of DRC violations = 21547
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 16
#Total number of violations on LAYER M1 = 13622
#Total number of violations on LAYER M2 = 7668
#Total number of violations on LAYER M3 = 247
#Total number of violations on LAYER M4 = 9
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1164016 um.
#Total half perimeter of net bounding box = 1086281 um.
#Total wire length on LAYER M1 = 3328 um.
#Total wire length on LAYER M2 = 263040 um.
#Total wire length on LAYER M3 = 366799 um.
#Total wire length on LAYER M4 = 233181 um.
#Total wire length on LAYER M5 = 171176 um.
#Total wire length on LAYER M6 = 104142 um.
#Total wire length on LAYER M7 = 14851 um.
#Total wire length on LAYER M8 = 7501 um.
#Total number of vias = 350555
#Total number of multi-cut vias = 202520 ( 57.8%)
#Total number of single cut vias = 148035 ( 42.2%)
#Up-Via Summary (total 350555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126394 ( 81.3%)     29056 ( 18.7%)     155450
#  Metal 2       19061 ( 13.6%)    121047 ( 86.4%)     140108
#  Metal 3        2230 (  5.9%)     35855 ( 94.1%)      38085
#  Metal 4         198 (  1.7%)     11436 ( 98.3%)      11634
#  Metal 5           6 (  0.2%)      3520 ( 99.8%)       3526
#  Metal 6          82 (  7.6%)      1003 ( 92.4%)       1085
#  Metal 7          64 (  9.6%)       603 ( 90.4%)        667
#-----------------------------------------------------------
#               148035 ( 42.2%)    202520 ( 57.8%)     350555 
#
#detailRoute Statistics:
#Cpu time = 00:59:04
#Elapsed time = 00:59:03
#Increased memory = 36.77 (MB)
#Total memory = 1554.39 (MB)
#Peak memory = 1936.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 01:00:09
#Elapsed time = 01:00:08
#Increased memory = 7.07 (MB)
#Total memory = 1474.42 (MB)
#Peak memory = 1936.01 (MB)
#Number of warnings = 1
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 01:57:37 2025
#
#routeDesign: cpu time = 01:01:20, elapsed time = 01:01:19, memory = 1411.06 (MB), peak = 1936.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145446 and nets=46975 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1935.1M)
Extracted 10.0004% (CPU Time= 0:00:01.2  MEM= 2002.2M)
Extracted 20.0003% (CPU Time= 0:00:01.6  MEM= 2002.2M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2002.2M)
Extracted 40.0002% (CPU Time= 0:00:02.6  MEM= 2006.2M)
Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 2006.2M)
Extracted 60.0004% (CPU Time= 0:00:04.4  MEM= 2006.2M)
Extracted 70.0003% (CPU Time= 0:00:04.7  MEM= 2006.2M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 2006.2M)
Extracted 90.0002% (CPU Time= 0:00:05.8  MEM= 2006.2M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 2006.2M)
Number of Extracted Resistors     : 904843
Number of Extracted Ground Cap.   : 877655
Number of Extracted Coupling Cap. : 1536004
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1994.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 1994.199M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1963.1M, totSessionCpu=1:59:03 **
#Created 848 library cell signatures
#Created 46975 NETS and 0 SPECIALNETS signatures
#Created 145447 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.72 (MB), peak = 1936.01 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1489.73 (MB), peak = 1936.01 (MB)
Begin checking placement ... (start mem=1963.1M, init mem=1963.1M)
Overlapping with other instance:	81742
Orientation Violation:	72636
Placement Blockage Violation:	561
*info: Placed = 145446         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.49%(917609/922285)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.5; mem=1963.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39684

Instance distribution across the VT partitions:

 LVT : inst = 13738 (34.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13738 (34.6%)

 HVT : inst = 25942 (65.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25942 (65.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145446 and nets=46975 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1955.0M)
Extracted 10.0004% (CPU Time= 0:00:01.3  MEM= 2030.2M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2030.2M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2030.2M)
Extracted 40.0002% (CPU Time= 0:00:02.7  MEM= 2034.2M)
Extracted 50.0004% (CPU Time= 0:00:04.1  MEM= 2034.2M)
Extracted 60.0004% (CPU Time= 0:00:04.4  MEM= 2034.2M)
Extracted 70.0003% (CPU Time= 0:00:04.8  MEM= 2034.2M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 2034.2M)
Extracted 90.0002% (CPU Time= 0:00:05.8  MEM= 2034.2M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 2034.2M)
Number of Extracted Resistors     : 904843
Number of Extracted Ground Cap.   : 877655
Number of Extracted Coupling Cap. : 1536004
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2014.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 2014.184M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.2 REAL=0:00:09.0)
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=0:00:50.5 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:00:50.5 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46975,  96.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2082.2 CPU=0:00:19.0 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:20.6  real=0:00:20.0  mem= 2082.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO-618: Total number of nets in the design is 46975,  25.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2058.24 CPU=0:00:18.1 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:18.3  real=0:00:18.0  mem= 2058.2M) ***
*** Done Building Timing Graph (cpu=0:00:43.1 real=0:00:43.0 totSessionCpu=2:00:13 mem=2058.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2058.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2058.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2058.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2058.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.139 | -27.139 |  0.149  |
|           TNS (ns):| -6582.6 | -6582.6 |  0.000  |
|    Violating Paths:|  2951   |  2951   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.072%
       (99.493% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 1978.7M, totSessionCpu=2:00:14 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2043.43M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 246 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -27.14 |          0|          0|          0|  99.49  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -27.14 |          0|          0|          0|  99.49  |   0:00:00.0|    2281.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2281.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 2157.0M, totSessionCpu=2:00:22 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2156.99M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2157.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2157.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2167.0M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2167.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=2157.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.139 | -27.139 |  0.149  |
|           TNS (ns):| -6582.6 | -6582.6 |  0.000  |
|    Violating Paths:|  2951   |  2951   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.072%
       (99.493% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2167.0M
**optDesign ... cpu = 0:01:21, real = 0:01:21, mem = 2157.0M, totSessionCpu=2:00:24 **
*** Timing NOT met, worst failing slack is -27.139
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.139 TNS Slack -6582.575 Density 99.49
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.139|  -27.139|-6582.575|-6582.575|    99.49%|   0:00:01.0| 2223.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.108|  -27.108|-6581.957|-6581.957|    99.49%|   0:00:00.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.105|  -27.105|-6582.037|-6582.037|    99.49%|   0:00:01.0| 2238.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.097|  -27.097|-6581.885|-6581.885|    99.49%|   0:00:00.0| 2238.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.090|  -27.090|-6581.738|-6581.738|    99.50%|   0:00:05.0| 2242.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.090|  -27.090|-6581.734|-6581.734|    99.50%|   0:00:00.0| 2242.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.062|  -27.062|-6129.589|-6129.589|    99.50%|   0:00:06.0| 2264.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.062|  -27.062|-6129.590|-6129.590|    99.50%|   0:00:06.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.3 real=0:00:19.0 mem=2280.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.4 real=0:00:19.0 mem=2280.0M) ***
** GigaOpt Optimizer WNS Slack -27.062 TNS Slack -6129.590 Density 99.50
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 16 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.067|  -27.067|-6129.701|-6129.701|    99.50%|   0:00:00.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.040|  -27.040|-6127.722|-6127.722|    99.50%|   0:00:01.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.031|  -27.031|-6128.198|-6128.198|    99.50%|   0:00:00.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.024|  -27.024|-6128.612|-6128.612|    99.50%|   0:00:00.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.014|  -27.014|-6128.718|-6128.718|    99.50%|   0:00:00.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.010|  -27.010|-6128.565|-6128.565|    99.50%|   0:00:01.0| 2280.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.010|  -27.010|-6128.565|-6128.565|    99.50%|   0:00:00.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2277.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=2277.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 114 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.8 real=0:00:22.0 mem=2277.8M) ***
*** Starting refinePlace (2:00:52 mem=2258.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2258.7MB
*** Finished refinePlace (2:00:52 mem=2258.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.010 TNS Slack -6128.565 Density 99.50
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.010|  -27.010|-6128.565|-6128.565|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.010|  -27.010|-6128.203|-6128.203|    99.50%|   0:00:02.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -27.010|  -27.010|-6128.183|-6128.183|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -27.010|  -27.010|-6128.199|-6128.199|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.010|  -27.010|-6127.456|-6127.456|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.010|  -27.010|-6127.292|-6127.292|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.010|  -27.010|-6127.268|-6127.268|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -27.010|  -27.010|-6127.268|-6127.268|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.010|  -27.010|-6127.268|-6127.268|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.010|  -27.010|-6127.268|-6127.268|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.010|  -27.010|-6127.268|-6127.268|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -27.010|  -27.010|-6127.268|-6127.268|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.010|  -27.010|-6127.090|-6127.090|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.010|  -27.010|-6127.043|-6127.043|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.010|  -27.010|-6126.873|-6126.873|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.010|  -27.010|-6126.758|-6126.758|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.010|  -27.010|-6126.757|-6126.757|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.010|  -27.010|-6126.757|-6126.757|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.010|  -27.010|-6126.418|-6126.418|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.010|  -27.010|-6126.396|-6126.396|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.010|  -27.010|-6126.227|-6126.227|    99.50%|   0:00:01.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.010|  -27.010|-6126.110|-6126.110|    99.50%|   0:00:00.0| 2269.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.009|  -27.009|-6124.384|-6124.384|    99.50%|   0:00:12.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.009|  -27.009|-6124.384|-6124.384|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.009|  -27.009|-6124.208|-6124.208|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.009|  -27.009|-6113.048|-6113.048|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.009|  -27.009|-6107.709|-6107.709|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.009|  -27.009|-6103.282|-6103.282|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.009|  -27.009|-6101.467|-6101.467|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.009|  -27.009|-6098.571|-6098.571|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.009|  -27.009|-6097.655|-6097.655|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.009|  -27.009|-6096.125|-6096.125|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.009|  -27.009|-6095.340|-6095.340|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.009|  -27.009|-6094.333|-6094.333|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.009|  -27.009|-6092.566|-6092.566|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.009|  -27.009|-6092.541|-6092.541|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_14_/D                                       |
| -27.009|  -27.009|-6092.519|-6092.519|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.009|  -27.009|-6092.479|-6092.479|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -27.009|  -27.009|-6090.319|-6090.319|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -27.009|  -27.009|-6088.840|-6088.840|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -27.009|  -27.009|-6088.840|-6088.840|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.009|  -27.009|-6088.840|-6088.840|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
| -27.009|  -27.009|-6088.823|-6088.823|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
| -27.009|  -27.009|-6087.593|-6087.593|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
| -27.009|  -27.009|-6087.593|-6087.593|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
| -27.009|  -27.009|-6087.546|-6087.546|    99.50%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -27.009|  -27.009|-6086.351|-6086.351|    99.50%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
| -27.009|  -27.009|-6085.876|-6085.876|    99.51%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.009|  -27.009|-6085.113|-6085.113|    99.51%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.009|  -27.009|-6084.998|-6084.998|    99.51%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.009|  -27.009|-6084.767|-6084.767|    99.51%|   0:00:01.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -27.009|  -27.009|-6084.750|-6084.750|    99.51%|   0:00:00.0| 2326.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
| -27.009|  -27.009|-6084.698|-6084.698|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -27.009|  -27.009|-6083.395|-6083.395|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.009|  -27.009|-6083.345|-6083.345|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -27.009|  -27.009|-6083.331|-6083.331|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
| -27.009|  -27.009|-6083.295|-6083.295|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -27.009|  -27.009|-6083.246|-6083.246|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -27.009|  -27.009|-6083.246|-6083.246|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_8_/D                                       |
| -27.009|  -27.009|-6083.169|-6083.169|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.009|  -27.009|-6083.149|-6083.149|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
| -27.009|  -27.009|-6083.134|-6083.134|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
| -27.009|  -27.009|-6083.104|-6083.104|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -27.009|  -27.009|-6083.087|-6083.087|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -27.009|  -27.009|-6083.067|-6083.067|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -27.009|  -27.009|-6083.020|-6083.020|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.009|  -27.009|-6082.895|-6082.895|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -27.009|  -27.009|-6082.876|-6082.876|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -27.009|  -27.009|-6082.852|-6082.852|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -27.009|  -27.009|-6082.678|-6082.678|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
| -27.009|  -27.009|-6082.256|-6082.256|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -27.009|  -27.009|-6082.177|-6082.177|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -27.009|  -27.009|-6082.089|-6082.089|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -27.009|  -27.009|-6082.071|-6082.071|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -27.009|  -27.009|-6081.427|-6081.427|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -27.009|  -27.009|-6081.193|-6081.193|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -27.009|  -27.009|-6081.055|-6081.055|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.009|  -27.009|-6081.011|-6081.011|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -27.009|  -27.009|-6080.991|-6080.991|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
| -27.009|  -27.009|-6080.975|-6080.975|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
| -27.009|  -27.009|-6080.925|-6080.925|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.009|  -27.009|-6080.907|-6080.907|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -27.009|  -27.009|-6080.889|-6080.889|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.009|  -27.009|-6080.883|-6080.883|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -27.009|  -27.009|-6080.833|-6080.833|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -27.009|  -27.009|-6080.819|-6080.819|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -27.009|  -27.009|-6080.424|-6080.424|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.009|  -27.009|-6079.692|-6079.692|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
| -27.009|  -27.009|-6079.039|-6079.039|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -27.009|  -27.009|-6078.967|-6078.967|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -27.009|  -27.009|-6077.205|-6077.205|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -27.009|  -27.009|-6077.105|-6077.105|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -27.009|  -27.009|-6076.956|-6076.956|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -27.009|  -27.009|-6076.624|-6076.624|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -27.009|  -27.009|-6076.288|-6076.288|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.009|  -27.009|-6076.097|-6076.097|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -27.009|  -27.009|-6075.925|-6075.925|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.009|  -27.009|-6074.566|-6074.566|    99.51%|   0:00:00.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.009|  -27.009|-6074.521|-6074.521|    99.51%|   0:00:01.0| 2323.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.009|  -27.009|-6074.353|-6074.353|    99.51%|   0:00:00.0| 2321.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -27.009|  -27.009|-6073.927|-6073.927|    99.51%|   0:00:00.0| 2321.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -27.009|  -27.009|-6074.266|-6074.266|    99.51%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -27.009|  -27.009|-6074.106|-6074.106|    99.51%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -27.009|  -27.009|-6074.087|-6074.087|    99.51%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -27.009|  -27.009|-6074.057|-6074.057|    99.51%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_9_/D                                       |
| -27.009|  -27.009|-6073.985|-6073.985|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -27.009|  -27.009|-6073.953|-6073.953|    99.52%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -27.009|  -27.009|-6073.936|-6073.936|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.009|  -27.009|-6073.919|-6073.919|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -27.009|  -27.009|-6073.780|-6073.780|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.009|  -27.009|-6073.727|-6073.727|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -27.009|  -27.009|-6073.683|-6073.683|    99.52%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -27.009|  -27.009|-6073.664|-6073.664|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -27.009|  -27.009|-6073.248|-6073.248|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.009|  -27.009|-6072.229|-6072.229|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.009|  -27.009|-6072.120|-6072.120|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -27.009|  -27.009|-6071.878|-6071.878|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.009|  -27.009|-6071.858|-6071.858|    99.52%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.009|  -27.009|-6071.745|-6071.745|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.009|  -27.009|-6071.626|-6071.626|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/E                                      |
| -27.009|  -27.009|-6071.414|-6071.414|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/E                                      |
| -27.009|  -27.009|-6071.323|-6071.323|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -27.009|  -27.009|-6071.289|-6071.289|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.009|  -27.009|-6071.273|-6071.273|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/E                                       |
| -27.009|  -27.009|-6070.878|-6070.878|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -27.009|  -27.009|-6070.160|-6070.160|    99.52%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/E                                      |
| -27.009|  -27.009|-6069.934|-6069.934|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.009|  -27.009|-6069.762|-6069.762|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.009|  -27.009|-6066.488|-6066.488|    99.52%|   0:00:00.0| 2332.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.009|  -27.009|-6064.929|-6064.929|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
| -27.009|  -27.009|-6064.878|-6064.878|    99.52%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_9_/D                            |
| -27.009|  -27.009|-6064.827|-6064.827|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.009|  -27.009|-6064.751|-6064.751|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_35_/E                             |
| -27.009|  -27.009|-6064.729|-6064.729|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
| -27.009|  -27.009|-6064.625|-6064.625|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
| -27.009|  -27.009|-6064.604|-6064.604|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
| -27.009|  -27.009|-6064.562|-6064.562|    99.52%|   0:00:01.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_38_/D                           |
| -27.009|  -27.009|-6064.244|-6064.244|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -27.009|  -27.009|-6064.111|-6064.111|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
| -27.009|  -27.009|-6064.021|-6064.021|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.009|  -27.009|-6063.945|-6063.945|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.009|  -27.009|-6063.737|-6063.737|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.009|  -27.009|-6063.737|-6063.737|    99.52%|   0:00:00.0| 2313.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.2 real=0:00:52.0 mem=2313.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.4 real=0:00:53.0 mem=2313.6M) ***
** GigaOpt Optimizer WNS Slack -27.009 TNS Slack -6063.737 Density 99.52
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 202 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:53.5 real=0:00:54.0 mem=2313.6M) ***
*** Starting refinePlace (2:01:53 mem=2294.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2294.5MB
*** Finished refinePlace (2:01:53 mem=2294.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2173.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2173.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2181.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2181.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.009 | -27.009 |  0.149  |
|           TNS (ns):| -6063.6 | -6063.6 |  0.000  |
|    Violating Paths:|  2832   |  2832   |    0    |
|          All Paths:|  7653   |  7480   |  5012   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.102%
       (99.523% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2181.2M
Info: 250 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1838.72MB/1838.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1838.72MB/1838.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1838.72MB/1838.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 02:00:43 (2025-Mar-17 09:00:43 GMT)
2025-Mar-17 02:00:43 (2025-Mar-17 09:00:43 GMT): 10%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 20%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 30%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 40%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 50%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 60%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 70%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 80%
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT): 90%

Finished Levelizing
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT)

Starting Activity Propagation
2025-Mar-17 02:00:44 (2025-Mar-17 09:00:44 GMT)
2025-Mar-17 02:00:45 (2025-Mar-17 09:00:45 GMT): 10%
2025-Mar-17 02:00:45 (2025-Mar-17 09:00:45 GMT): 20%

Finished Activity Propagation
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1839.44MB/1839.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT)
 ... Calculating switching power
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT): 10%
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT): 20%
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT): 30%
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT): 40%
2025-Mar-17 02:00:46 (2025-Mar-17 09:00:46 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 02:00:48 (2025-Mar-17 09:00:48 GMT): 60%
2025-Mar-17 02:00:51 (2025-Mar-17 09:00:51 GMT): 70%
2025-Mar-17 02:00:53 (2025-Mar-17 09:00:53 GMT): 80%
2025-Mar-17 02:00:54 (2025-Mar-17 09:00:54 GMT): 90%

Finished Calculating power
2025-Mar-17 02:00:54 (2025-Mar-17 09:00:54 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1839.80MB/1839.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1839.80MB/1839.80MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1839.80MB/1839.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 02:00:54 (2025-Mar-17 09:00:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.27055257 	   63.2749%
Total Switching Power:      58.00156597 	   32.9830%
Total Leakage Power:         6.58059310 	    3.7421%
Total Power:               175.85271157
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          45.3       3.385      0.3088          49       27.86
Macro                                  0        1.12       4.863       5.983       3.402
IO                                     0           0     7.6e-07     7.6e-07   4.322e-07
Combinational                       60.8       45.61       1.373       107.8       61.29
Clock (Combinational)              5.163       7.887      0.0353       13.09       7.441
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.3          58       6.581       175.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.3          58       6.581       175.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.061       7.844     0.03462       12.94       7.358
-----------------------------------------------------------------------------------------
Total                              5.061       7.844     0.03462       12.94       7.358
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.4554
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.27421e-10 F
* 		Total instances in design: 145529
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 105762
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1846.24MB/1846.24MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.009  TNS Slack -6063.625 Density 99.52
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.52%|        -| -27.009|-6063.625|   0:00:00.0| 2454.1M|
|    99.51%|      374| -26.995|-6060.839|   0:00:21.0| 2454.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.995  TNS Slack -6060.840 Density 99.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:23.2) (real = 0:00:23.0) **
*** Starting refinePlace (2:02:32 mem=2410.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2410.2MB
*** Finished refinePlace (2:02:32 mem=2410.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:03:30, real = 0:03:30, mem = 2173.5M, totSessionCpu=2:02:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2173.53M, totSessionCpu=2:02:33 .
**optDesign ... cpu = 0:03:31, real = 0:03:31, mem = 2173.5M, totSessionCpu=2:02:33 **

Info: 250 clock nets excluded from IPO operation.
Info: 250 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.995|  -26.995|-6060.840|-6060.840|    99.51%|   0:00:00.0| 2324.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2324.3M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2324.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1912.50MB/1912.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1912.50MB/1912.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1912.50MB/1912.50MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT)
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 10%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 20%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 30%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 40%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 50%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 60%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 70%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 80%
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT): 90%

Finished Levelizing
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT)

Starting Activity Propagation
2025-Mar-17 02:01:27 (2025-Mar-17 09:01:27 GMT)
2025-Mar-17 02:01:28 (2025-Mar-17 09:01:28 GMT): 10%
2025-Mar-17 02:01:28 (2025-Mar-17 09:01:28 GMT): 20%

Finished Activity Propagation
2025-Mar-17 02:01:29 (2025-Mar-17 09:01:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1912.51MB/1912.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 02:01:29 (2025-Mar-17 09:01:29 GMT)
 ... Calculating switching power
2025-Mar-17 02:01:30 (2025-Mar-17 09:01:30 GMT): 10%
2025-Mar-17 02:01:30 (2025-Mar-17 09:01:30 GMT): 20%
2025-Mar-17 02:01:30 (2025-Mar-17 09:01:30 GMT): 30%
2025-Mar-17 02:01:30 (2025-Mar-17 09:01:30 GMT): 40%
2025-Mar-17 02:01:30 (2025-Mar-17 09:01:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 02:01:31 (2025-Mar-17 09:01:31 GMT): 60%
2025-Mar-17 02:01:34 (2025-Mar-17 09:01:34 GMT): 70%
2025-Mar-17 02:01:37 (2025-Mar-17 09:01:37 GMT): 80%
2025-Mar-17 02:01:37 (2025-Mar-17 09:01:37 GMT): 90%

Finished Calculating power
2025-Mar-17 02:01:38 (2025-Mar-17 09:01:38 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:08, mem(process/total)=1912.51MB/1912.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1912.51MB/1912.51MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1912.51MB/1912.51MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 02:01:38 (2025-Mar-17 09:01:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.15830033 	   63.2684%
Total Switching Power:      57.95690290 	   32.9876%
Total Leakage Power:         6.57799957 	    3.7440%
Total Power:               175.69320269
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          45.3       3.383      0.3088          49       27.89
Macro                                  0        1.12       4.863       5.983       3.406
IO                                     0           0     7.6e-07     7.6e-07   4.326e-07
Combinational                      60.69       45.57        1.37       107.6       61.26
Clock (Combinational)              5.163       7.887      0.0353       13.09       7.448
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.2       57.96       6.578       175.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.2       57.96       6.578       175.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.061       7.844     0.03462       12.94       7.365
-----------------------------------------------------------------------------------------
Total                              5.061       7.844     0.03462       12.94       7.365
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.4554
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.27185e-10 F
* 		Total instances in design: 145529
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 105762
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1913.28MB/1913.28MB)

*** Finished Leakage Power Optimization (cpu=0:00:44, real=0:00:43, mem=2173.53M, totSessionCpu=2:02:52).
**ERROR: (IMPOPT-310):	Design density (99.51%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:02:53 mem=2173.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47058,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.0 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:19.7  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47058,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=0:01:18 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.9 real=0:00:27.0 totSessionCpu=0:01:18 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [65007 node(s), 85892 edge(s), 1 view(s)] (fixHold) cpu=0:00:29.5 real=0:00:30.0 totSessionCpu=0:01:21 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/coe_eosdata_7czrVC/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:29.2 real=0:00:30.0 totSessionCpu=2:03:22 mem=2173.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2173.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2181.5M
Loading timing data from /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/coe_eosdata_7czrVC/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2181.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2181.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2181.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.995 | -26.995 |  0.112  |
|           TNS (ns):| -6060.8 | -6060.8 |  0.000  |
|    Violating Paths:|  2836   |  2836   |    0    |
|          All Paths:|  7653   |  7480   |  5012   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.316  |  0.000  |
|           TNS (ns):|-118.232 |-118.232 |  0.000  |
|    Violating Paths:|  1229   |  1229   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.090%
       (99.511% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:04:23, real = 0:04:23, mem = 2183.5M, totSessionCpu=2:03:25 **
*info: Run optDesign holdfix with 1 thread.
Info: 250 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:33.6 real=0:00:34.0 totSessionCpu=2:03:26 mem=2317.1M density=99.511% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3164
      TNS :    -118.2309
      #VP :         1229
  Density :      99.511%
------------------------------------------------------------------------------------------
 cpu=0:00:34.5 real=0:00:35.0 totSessionCpu=2:03:27 mem=2317.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3164
      TNS :    -118.2309
      #VP :         1229
  Density :      99.511%
------------------------------------------------------------------------------------------
 cpu=0:00:34.8 real=0:00:35.0 totSessionCpu=2:03:27 mem=2317.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:35.0 real=0:00:36.0 totSessionCpu=2:03:28 mem=2317.1M density=99.511% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3717 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:35.2 real=0:00:36.0 totSessionCpu=2:03:28 mem=2317.1M density=99.511%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -26.995 ns
Total 0 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -26.9952
        slack threshold: -25.5752
GigaOpt: 29 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -26.995 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -26.9952
        slack threshold: -25.5752
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2248.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2248.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2248.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2248.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.995 | -26.995 |  0.112  |
|           TNS (ns):| -6060.8 | -6060.8 |  0.000  |
|    Violating Paths:|  2836   |  2836   |    0    |
|          All Paths:|  7653   |  7480   |  5012   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.090%
       (99.511% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2248.6M
**optDesign ... cpu = 0:04:31, real = 0:04:31, mem = 2115.4M, totSessionCpu=2:03:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 02:02:20 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_10 at location ( 354.500 903.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_22 at location ( 161.100 891.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_21 at location ( 210.300 885.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_20 at location ( 207.100 784.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_19 at location ( 105.100 830.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_2__fifo_instance/q8_reg_3_ connects to NET core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_4 at location ( 503.300 702.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_ connects to NET core_instance/CTS_102 at location ( 459.700 419.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_ connects to NET core_instance/ofifo_inst/CTS_35 at location ( 529.900 473.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_ connects to NET core_instance/CTS_98 at location ( 377.300 529.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_98 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_ connects to NET core_instance/CTS_96 at location ( 396.100 471.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_96 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ connects to NET core_instance/CTS_93 at location ( 613.100 394.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_ connects to NET core_instance/CTS_93 at location ( 609.700 389.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_ connects to NET core_instance/CTS_90 at location ( 501.900 390.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_ connects to NET core_instance/CTS_90 at location ( 523.300 365.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_90 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_15 at location ( 421.100 295.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_ connects to NET core_instance/mac_array_instance/CTS_41 at location ( 431.500 390.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_10 at location ( 315.900 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_ connects to NET core_instance/mac_array_instance/CTS_40 at location ( 386.700 416.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U113 connects to NET core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OCPN9467_n231 at location ( 503.700 856.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OCPN9467_n231 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC9433_n336 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN9433_n336 at location ( 385.500 380.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN9433_n336 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN9325_q_temp_931_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9294_q_temp_507_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47056 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC7_out_127_ FILLER_76375. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC93_out_83_ FILLER_70366. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9471_out_91_ core_instance/sfp_instance/FE_USKC9574_CTS_41. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9485_out_84_ FILLER_60326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9487_out_55_ FILLER_68211. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9493_out_48_ FILLER_69870. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9495_out_49_ FILLER_69502. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9499_out_47_ FILLER_72767. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100006 FILLER_100007. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100014. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100024 FILLER_100025. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100026 FILLER_100027. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100041 FILLER_100042. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55144 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1404/45466 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1711.96 (MB), peak = 1958.21 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 459.520 419.490 ) on M1 for NET core_instance/CTS_102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 523.120 365.490 ) on M1 for NET core_instance/CTS_90. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.875 390.510 ) on M1 for NET core_instance/CTS_90. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 612.920 394.290 ) on M1 for NET core_instance/CTS_93. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 609.120 388.910 ) on M1 for NET core_instance/CTS_93. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 396.075 471.890 ) on M1 for NET core_instance/CTS_96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 376.795 529.400 ) on M1 for NET core_instance/CTS_98. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 567.530 419.500 ) on M1 for NET core_instance/FE_OCPN8054_array_out_139_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 525.930 761.500 ) on M1 for NET core_instance/FE_OCPN9203_array_out_39_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 525.130 721.900 ) on M1 for NET core_instance/FE_OCPN9221_array_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 563.330 405.100 ) on M1 for NET core_instance/FE_OCPN9228_array_out_137_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 508.130 867.700 ) on M1 for NET core_instance/FE_OFN1246_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 491.530 862.300 ) on M1 for NET core_instance/FE_OFN1246_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 482.330 864.100 ) on M1 for NET core_instance/FE_OFN1246_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 481.730 853.300 ) on M1 for NET core_instance/FE_OFN1276_array_out_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 508.730 856.900 ) on M1 for NET core_instance/FE_OFN1644_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 504.330 856.900 ) on M1 for NET core_instance/FE_OFN1644_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 484.330 873.100 ) on M1 for NET core_instance/FE_OFN1790_array_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 469.530 457.300 ) on M1 for NET core_instance/FE_OFN1920_array_out_104_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 462.130 451.900 ) on M1 for NET core_instance/FE_OFN1920_array_out_104_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n828. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/q_temp[241]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/ofifo_inst/col_idx_1__fifo_instance/q3[1]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_7__fifo_instance/n380. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN7474_n5819. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#1810 routed nets are extracted.
#    1050 (2.23%) extracted nets are partially routed.
#43641 routed nets are imported.
#15 (0.03%) nets are without wires.
#1592 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47058.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1050
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 02:02:26 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 02:02:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5192         907      124949    95.13%
#  Metal 2        V        3890         710      124949    13.47%
#  Metal 3        H        5297         802      124949    13.21%
#  Metal 4        V        4103         497      124949    13.14%
#  Metal 5        H        6099           0      124949     0.06%
#  Metal 6        V        4599           1      124949     0.05%
#  Metal 7        H        1229         295      124949     7.88%
#  Metal 8        V        1149           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31559       9.20%  999592    17.87%
#
#  282 nets (0.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1729.37 (MB), peak = 1958.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1733.31 (MB), peak = 1958.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1733.43 (MB), peak = 1958.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.39 (MB), peak = 1958.21 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1736.39 (MB), peak = 1958.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1592 (skipped).
#Total number of routable nets = 45466.
#Total number of nets in the design = 47058.
#
#1062 routable nets have only global wires.
#44404 routable nets have only detail routed wires.
#45 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#354 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 27                 18            1017  
#-------------------------------------------------------------------
#        Total                 27                 18            1017  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                282                117           45067  
#-------------------------------------------------------------------
#        Total                282                117           45067  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     45(0.04%)     10(0.01%)   (0.05%)
#   Metal 3      8(0.01%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     53(0.01%)     10(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1164663 um.
#Total half perimeter of net bounding box = 1087164 um.
#Total wire length on LAYER M1 = 3310 um.
#Total wire length on LAYER M2 = 263384 um.
#Total wire length on LAYER M3 = 367052 um.
#Total wire length on LAYER M4 = 233227 um.
#Total wire length on LAYER M5 = 171175 um.
#Total wire length on LAYER M6 = 104147 um.
#Total wire length on LAYER M7 = 14864 um.
#Total wire length on LAYER M8 = 7505 um.
#Total number of vias = 350546
#Total number of multi-cut vias = 202140 ( 57.7%)
#Total number of single cut vias = 148406 ( 42.3%)
#Up-Via Summary (total 350546):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126398 ( 81.3%)     28991 ( 18.7%)     155389
#  Metal 2       19305 ( 13.8%)    120781 ( 86.2%)     140086
#  Metal 3        2308 (  6.1%)     35821 ( 93.9%)      38129
#  Metal 4         219 (  1.9%)     11426 ( 98.1%)      11645
#  Metal 5          14 (  0.4%)      3518 ( 99.6%)       3532
#  Metal 6          90 (  8.2%)      1001 ( 91.8%)       1091
#  Metal 7          72 ( 10.7%)       602 ( 89.3%)        674
#-----------------------------------------------------------
#               148406 ( 42.3%)    202140 ( 57.7%)     350546 
#
#Total number of involved priority nets 24
#Maximum src to sink distance for priority net 158.2
#Average of max src_to_sink distance for priority net 71.9
#Average of ave src_to_sink distance for priority net 41.7
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1738.86 (MB), peak = 1958.21 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.84 (MB), peak = 1958.21 (MB)
#Start Track Assignment.
#Done with 144 horizontal wires in 4 hboxes and 214 vertical wires in 3 hboxes.
#Done with 11 horizontal wires in 4 hboxes and 19 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1164811 um.
#Total half perimeter of net bounding box = 1087164 um.
#Total wire length on LAYER M1 = 3424 um.
#Total wire length on LAYER M2 = 263387 um.
#Total wire length on LAYER M3 = 367075 um.
#Total wire length on LAYER M4 = 233226 um.
#Total wire length on LAYER M5 = 171179 um.
#Total wire length on LAYER M6 = 104147 um.
#Total wire length on LAYER M7 = 14866 um.
#Total wire length on LAYER M8 = 7506 um.
#Total number of vias = 350492
#Total number of multi-cut vias = 202140 ( 57.7%)
#Total number of single cut vias = 148352 ( 42.3%)
#Up-Via Summary (total 350492):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126370 ( 81.3%)     28991 ( 18.7%)     155361
#  Metal 2       19285 ( 13.8%)    120781 ( 86.2%)     140066
#  Metal 3        2303 (  6.0%)     35821 ( 94.0%)      38124
#  Metal 4         218 (  1.9%)     11426 ( 98.1%)      11644
#  Metal 5          14 (  0.4%)      3518 ( 99.6%)       3532
#  Metal 6          90 (  8.2%)      1001 ( 91.8%)       1091
#  Metal 7          72 ( 10.7%)       602 ( 89.3%)        674
#-----------------------------------------------------------
#               148352 ( 42.3%)    202140 ( 57.7%)     350492 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1791.16 (MB), peak = 1958.21 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 88.15 (MB)
#Total memory = 1791.16 (MB)
#Peak memory = 1958.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 21244 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.61 (MB), peak = 1958.21 (MB)
#    completing 20% with 21244 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.71 (MB), peak = 1958.21 (MB)
#    completing 30% with 21248 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1796.08 (MB), peak = 1958.21 (MB)
#    completing 40% with 21244 violations
#    cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1796.85 (MB), peak = 1958.21 (MB)
#    completing 50% with 21322 violations
#    cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1794.81 (MB), peak = 1958.21 (MB)
#    completing 60% with 21372 violations
#    cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1795.02 (MB), peak = 1958.21 (MB)
#    completing 70% with 21490 violations
#    cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1794.75 (MB), peak = 1958.21 (MB)
#    completing 80% with 21481 violations
#    cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1793.14 (MB), peak = 1958.21 (MB)
#    completing 90% with 21481 violations
#    cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1789.51 (MB), peak = 1958.21 (MB)
#    completing 100% with 21481 violations
#    cpu time = 00:01:38, elapsed time = 00:01:38, memory = 1786.82 (MB), peak = 1958.21 (MB)
# ECO: 19.4% of the total area was rechecked for DRC, and 9.3% required routing.
#    number of violations = 21481
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2119      380     6741     2844      635      558      378    13655
#	M2         2498     3215     1297       35       52        1      480     7578
#	M3           50       24      125        4        0        0       37      240
#	M4            0        2        6        0        0        0        0        8
#	Totals     4667     3621     8169     2883      687      559      895    21481
#677 out of 145529 instances need to be verified(marked ipoed).
#6.3% of the total area is being checked for drcs
#6.3% of the total area was checked
#    number of violations = 22079
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2200      392     6826     2921      635      584      404    13962
#	M2         2588     3376     1308       36       51        1      501     7861
#	M3           53       28      125        4        0        0       38      248
#	M4            0        2        6        0        0        0        0        8
#	Totals     4841     3798     8265     2961      686      585      943    22079
#cpu time = 00:01:53, elapsed time = 00:01:53, memory = 1792.07 (MB), peak = 1958.21 (MB)
#start 1st optimization iteration ...
#    completing 10% with 22152 violations
#    cpu time = 00:02:26, elapsed time = 00:02:25, memory = 1887.47 (MB), peak = 1958.21 (MB)
#    completing 20% with 22116 violations
#    cpu time = 00:06:30, elapsed time = 00:06:29, memory = 2059.13 (MB), peak = 2098.51 (MB)
#    completing 30% with 22178 violations
#    cpu time = 00:10:53, elapsed time = 00:10:53, memory = 2005.91 (MB), peak = 2160.74 (MB)
#    completing 40% with 22220 violations
#    cpu time = 00:13:20, elapsed time = 00:13:20, memory = 2094.04 (MB), peak = 2160.74 (MB)
#    completing 50% with 22198 violations
#    cpu time = 00:16:23, elapsed time = 00:16:23, memory = 2075.88 (MB), peak = 2160.74 (MB)
#    completing 60% with 22357 violations
#    cpu time = 00:20:33, elapsed time = 00:20:32, memory = 2040.41 (MB), peak = 2160.74 (MB)
#    completing 70% with 22362 violations
#    cpu time = 00:26:29, elapsed time = 00:26:28, memory = 2120.57 (MB), peak = 2160.74 (MB)
#    completing 80% with 22328 violations
#    cpu time = 00:31:35, elapsed time = 00:31:34, memory = 2067.36 (MB), peak = 2160.74 (MB)
#    completing 90% with 22437 violations
#    cpu time = 00:37:36, elapsed time = 00:37:34, memory = 2056.28 (MB), peak = 2160.74 (MB)
#    completing 100% with 22420 violations
#    cpu time = 00:42:33, elapsed time = 00:42:32, memory = 2062.19 (MB), peak = 2160.74 (MB)
#    number of violations = 22420
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2475      584     7832     2451      656      510      427    14935
#	M2         2303     2912     1245       38       46        3      599     7146
#	M3           74       52       91        4        1        0       94      316
#	M4            6        2        7        0        0        0        5       20
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     4858     3550     9176     2493      703      513     1127    22420
#    number of process antenna violations = 15
#cpu time = 00:42:34, elapsed time = 00:42:32, memory = 2062.19 (MB), peak = 2160.74 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1160484 um.
#Total half perimeter of net bounding box = 1087164 um.
#Total wire length on LAYER M1 = 3250 um.
#Total wire length on LAYER M2 = 255712 um.
#Total wire length on LAYER M3 = 362321 um.
#Total wire length on LAYER M4 = 236860 um.
#Total wire length on LAYER M5 = 174808 um.
#Total wire length on LAYER M6 = 104670 um.
#Total wire length on LAYER M7 = 15124 um.
#Total wire length on LAYER M8 = 7741 um.
#Total number of vias = 367859
#Total number of multi-cut vias = 179299 ( 48.7%)
#Total number of single cut vias = 188560 ( 51.3%)
#Up-Via Summary (total 367859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      134712 ( 86.1%)     21775 ( 13.9%)     156487
#  Metal 2       34088 ( 23.7%)    109562 ( 76.3%)     143650
#  Metal 3       14513 ( 31.5%)     31609 ( 68.5%)      46122
#  Metal 4        4342 ( 28.2%)     11040 ( 71.8%)      15382
#  Metal 5         498 ( 12.0%)      3639 ( 88.0%)       4137
#  Metal 6         192 ( 15.2%)      1068 ( 84.8%)       1260
#  Metal 7         215 ( 26.2%)       606 ( 73.8%)        821
#-----------------------------------------------------------
#               188560 ( 51.3%)    179299 ( 48.7%)     367859 
#
#Total number of DRC violations = 22420
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 14935
#Total number of violations on LAYER M2 = 7146
#Total number of violations on LAYER M3 = 316
#Total number of violations on LAYER M4 = 20
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 2
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:44:28
#Elapsed time = 00:44:26
#Increased memory = -23.07 (MB)
#Total memory = 1768.08 (MB)
#Peak memory = 2160.74 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 17 02:47:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.82 (MB), peak = 2160.74 (MB)
#
#Start Post Route Wire Spread.
#Done with 5124 horizontal wires in 7 hboxes and 5166 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1163953 um.
#Total half perimeter of net bounding box = 1087164 um.
#Total wire length on LAYER M1 = 3250 um.
#Total wire length on LAYER M2 = 256144 um.
#Total wire length on LAYER M3 = 363424 um.
#Total wire length on LAYER M4 = 238059 um.
#Total wire length on LAYER M5 = 175391 um.
#Total wire length on LAYER M6 = 104767 um.
#Total wire length on LAYER M7 = 15161 um.
#Total wire length on LAYER M8 = 7756 um.
#Total number of vias = 367859
#Total number of multi-cut vias = 179299 ( 48.7%)
#Total number of single cut vias = 188560 ( 51.3%)
#Up-Via Summary (total 367859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      134712 ( 86.1%)     21775 ( 13.9%)     156487
#  Metal 2       34088 ( 23.7%)    109562 ( 76.3%)     143650
#  Metal 3       14513 ( 31.5%)     31609 ( 68.5%)      46122
#  Metal 4        4342 ( 28.2%)     11040 ( 71.8%)      15382
#  Metal 5         498 ( 12.0%)      3639 ( 88.0%)       4137
#  Metal 6         192 ( 15.2%)      1068 ( 84.8%)       1260
#  Metal 7         215 ( 26.2%)       606 ( 73.8%)        821
#-----------------------------------------------------------
#               188560 ( 51.3%)    179299 ( 48.7%)     367859 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1822.76 (MB), peak = 2160.74 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1163953 um.
#Total half perimeter of net bounding box = 1087164 um.
#Total wire length on LAYER M1 = 3250 um.
#Total wire length on LAYER M2 = 256144 um.
#Total wire length on LAYER M3 = 363424 um.
#Total wire length on LAYER M4 = 238059 um.
#Total wire length on LAYER M5 = 175391 um.
#Total wire length on LAYER M6 = 104767 um.
#Total wire length on LAYER M7 = 15161 um.
#Total wire length on LAYER M8 = 7756 um.
#Total number of vias = 367859
#Total number of multi-cut vias = 179299 ( 48.7%)
#Total number of single cut vias = 188560 ( 51.3%)
#Up-Via Summary (total 367859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      134712 ( 86.1%)     21775 ( 13.9%)     156487
#  Metal 2       34088 ( 23.7%)    109562 ( 76.3%)     143650
#  Metal 3       14513 ( 31.5%)     31609 ( 68.5%)      46122
#  Metal 4        4342 ( 28.2%)     11040 ( 71.8%)      15382
#  Metal 5         498 ( 12.0%)      3639 ( 88.0%)       4137
#  Metal 6         192 ( 15.2%)      1068 ( 84.8%)       1260
#  Metal 7         215 ( 26.2%)       606 ( 73.8%)        821
#-----------------------------------------------------------
#               188560 ( 51.3%)    179299 ( 48.7%)     367859 
#
#
#Start Post Route via swapping..
#17.82% of area are rerouted by ECO routing.
#    number of violations = 23606
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2541      608     7996     2589      662      578      453    15427
#	M2         2525     3293     1303       41       46        3      611     7822
#	M3           81       56       92        4        1        0       98      332
#	M4            7        3        7        0        0        0        5       22
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     5154     3960     9399     2634      709      581     1169    23606
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1771.46 (MB), peak = 2160.74 (MB)
#    number of violations = 22462
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2494      583     7878     2455      657      511      449    15027
#	M2         2291     2859     1253       39       46        3      596     7087
#	M3           74       52       96        4        1        0       98      325
#	M4            6        2        7        0        0        0        5       20
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     4865     3496     9235     2498      704      514     1150    22462
#cpu time = 00:02:39, elapsed time = 00:02:39, memory = 1774.96 (MB), peak = 2160.74 (MB)
#CELL_VIEW fullchip,init has 22462 DRC violations
#Total number of DRC violations = 22462
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 31
#Total number of violations on LAYER M1 = 15027
#Total number of violations on LAYER M2 = 7087
#Total number of violations on LAYER M3 = 325
#Total number of violations on LAYER M4 = 20
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 2
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1163953 um.
#Total half perimeter of net bounding box = 1087164 um.
#Total wire length on LAYER M1 = 3250 um.
#Total wire length on LAYER M2 = 256144 um.
#Total wire length on LAYER M3 = 363424 um.
#Total wire length on LAYER M4 = 238059 um.
#Total wire length on LAYER M5 = 175391 um.
#Total wire length on LAYER M6 = 104767 um.
#Total wire length on LAYER M7 = 15161 um.
#Total wire length on LAYER M8 = 7756 um.
#Total number of vias = 367859
#Total number of multi-cut vias = 225495 ( 61.3%)
#Total number of single cut vias = 142364 ( 38.7%)
#Up-Via Summary (total 367859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125519 ( 80.2%)     30968 ( 19.8%)     156487
#  Metal 2       13303 (  9.3%)    130347 ( 90.7%)     143650
#  Metal 3        2839 (  6.2%)     43283 ( 93.8%)      46122
#  Metal 4         506 (  3.3%)     14876 ( 96.7%)      15382
#  Metal 5          13 (  0.3%)      4124 ( 99.7%)       4137
#  Metal 6          91 (  7.2%)      1169 ( 92.8%)       1260
#  Metal 7          93 ( 11.3%)       728 ( 88.7%)        821
#-----------------------------------------------------------
#               142364 ( 38.7%)    225495 ( 61.3%)     367859 
#
#detailRoute Statistics:
#Cpu time = 00:47:18
#Elapsed time = 00:47:17
#Increased memory = -17.93 (MB)
#Total memory = 1773.23 (MB)
#Peak memory = 2160.74 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:47:38
#Elapsed time = 00:47:38
#Increased memory = -91.16 (MB)
#Total memory = 1686.93 (MB)
#Peak memory = 2160.74 (MB)
#Number of warnings = 90
#Total number of warnings = 250
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 02:49:58 2025
#
**optDesign ... cpu = 0:52:09, real = 0:52:09, mem = 2111.5M, totSessionCpu=2:51:12 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145529 and nets=47058 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2111.5M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2178.7M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2178.7M)
Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 2178.7M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 2182.7M)
Extracted 50.0004% (CPU Time= 0:00:04.1  MEM= 2182.7M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 2182.7M)
Extracted 70.0002% (CPU Time= 0:00:04.9  MEM= 2182.7M)
Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2182.7M)
Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2182.7M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2182.7M)
Number of Extracted Resistors     : 956591
Number of Extracted Ground Cap.   : 923532
Number of Extracted Coupling Cap. : 1598412
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2170.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:08.0  MEM: 2170.645M)
**optDesign ... cpu = 0:52:18, real = 0:52:17, mem = 2108.5M, totSessionCpu=2:51:20 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47058,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2205.7 CPU=0:00:18.2 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:21.5  real=0:00:21.0  mem= 2205.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47058,  24.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2181.74 CPU=0:00:17.3 REAL=0:00:17.0)
*** CDM Built up (cpu=0:00:17.5  real=0:00:17.0  mem= 2181.7M) ***
*** Done Building Timing Graph (cpu=0:00:43.4 real=0:00:44.0 totSessionCpu=2:52:04 mem=2181.7M)
**optDesign ... cpu = 0:53:01, real = 0:53:01, mem = 2111.0M, totSessionCpu=2:52:04 **
*** Timing NOT met, worst failing slack is -27.468
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.468 TNS Slack -6528.946 Density 99.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:01.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:01.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:01.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:01.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:01.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:01.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2356.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2356.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=2356.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.9 real=0:00:06.0 mem=2356.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:53:13, real = 0:53:13, mem = 2205.0M, totSessionCpu=2:52:16 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
#Created 848 library cell signatures
#Created 47058 NETS and 0 SPECIALNETS signatures
#Created 145530 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.64 (MB), peak = 2160.74 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1871.70 (MB), peak = 2160.74 (MB)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.468 TNS Slack -6528.946 Density 99.51
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.468|  -27.468|-6528.946|-6528.946|    99.51%|   0:00:00.0| 2357.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.009|  -27.009|-6528.042|-6528.042|    99.51%|   0:00:02.0| 2359.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2359.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=2359.9M) ***
** GigaOpt Optimizer WNS Slack -27.009 TNS Slack -6528.042 Density 99.51
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 1 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2359.9M) ***
*** Starting refinePlace (2:52:26 mem=2325.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2325.5MB
*** Finished refinePlace (2:52:26 mem=2325.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Running hardenOpt in Setup Recovery Mode
Begin: GigaOpt harden opt (Recovery)
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.009|  -27.009|-6528.042|-6528.042|    99.51%|   0:00:00.0| 2359.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.009|  -27.009|-6527.943|-6527.943|    99.51%|   0:00:01.0| 2359.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.010|  -27.010|-6527.629|-6527.629|    99.51%|   0:00:00.0| 2359.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2359.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2359.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****
*** Starting refinePlace (2:52:33 mem=2325.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2325.5MB
*** Finished refinePlace (2:52:33 mem=2325.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt harden opt
End: GigaOpt WNS recovery
Checking setup slack degradation ...
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.010 TNS Slack -6527.629 Density 99.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.010|  -27.010|-6527.629|-6527.629|    99.51%|   0:00:01.0| 2359.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.010|  -27.010|-6527.629|-6527.629|    99.51%|   0:00:00.0| 2359.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2359.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=2359.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=2359.9M) ***
*** Starting refinePlace (2:52:40 mem=2325.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2325.5MB
*** Finished refinePlace (2:52:41 mem=2325.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -27.010 ns
Total 0 nets layer assigned (0.3).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -27.010 ns
Total 0 nets layer assigned (0.5).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2381.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2381.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2381.8M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2381.8M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.010 | -27.010 |  0.100  |
|           TNS (ns):| -6527.6 | -6527.6 |  0.000  |
|    Violating Paths:|  2854   |  2854   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2381.8M
**optDesign ... cpu = 0:53:40, real = 0:53:39, mem = 2143.0M, totSessionCpu=2:52:43 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 02:51:28 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 8 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 12
#  Number of instances deleted (including moved) = 1378
#  Number of instances resized = 10
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 1400
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47063 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55143 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1404/45473 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1740.38 (MB), peak = 2160.74 (MB)
#Merging special wires...
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n2623. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#59 routed nets are extracted.
#    31 (0.07%) extracted nets are partially routed.
#45414 routed nets are imported.
#1592 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47065.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 31
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 02:51:35 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 02:51:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5192         907      124949    95.13%
#  Metal 2        V        3890         710      124949    13.47%
#  Metal 3        H        5297         802      124949    13.21%
#  Metal 4        V        4103         497      124949    13.14%
#  Metal 5        H        6099           0      124949     0.06%
#  Metal 6        V        4599           1      124949     0.05%
#  Metal 7        H        1229         295      124949     7.88%
#  Metal 8        V        1149           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31559       9.20%  999592    17.87%
#
#  282 nets (0.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1752.54 (MB), peak = 2160.74 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.66 (MB), peak = 2160.74 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.66 (MB), peak = 2160.74 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1752.66 (MB), peak = 2160.74 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1592 (skipped).
#Total number of routable nets = 45473.
#Total number of nets in the design = 47065.
#
#31 routable nets have only global wires.
#45442 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#398 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              30  
#------------------------------------------------
#        Total                  1              30  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                282                117           45074  
#-------------------------------------------------------------------
#        Total                282                117           45074  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1163989 um.
#Total half perimeter of net bounding box = 1087224 um.
#Total wire length on LAYER M1 = 3250 um.
#Total wire length on LAYER M2 = 256160 um.
#Total wire length on LAYER M3 = 363446 um.
#Total wire length on LAYER M4 = 238061 um.
#Total wire length on LAYER M5 = 175389 um.
#Total wire length on LAYER M6 = 104767 um.
#Total wire length on LAYER M7 = 15161 um.
#Total wire length on LAYER M8 = 7756 um.
#Total number of vias = 367868
#Total number of multi-cut vias = 225474 ( 61.3%)
#Total number of single cut vias = 142394 ( 38.7%)
#Up-Via Summary (total 367868):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125531 ( 80.2%)     30962 ( 19.8%)     156493
#  Metal 2       13316 (  9.3%)    130338 ( 90.7%)     143654
#  Metal 3        2844 (  6.2%)     43279 ( 93.8%)      46123
#  Metal 4         506 (  3.3%)     14874 ( 96.7%)      15380
#  Metal 5          13 (  0.3%)      4124 ( 99.7%)       4137
#  Metal 6          91 (  7.2%)      1169 ( 92.8%)       1260
#  Metal 7          93 ( 11.3%)       728 ( 88.7%)        821
#-----------------------------------------------------------
#               142394 ( 38.7%)    225474 ( 61.3%)     367868 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1755.13 (MB), peak = 2160.74 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.10 (MB), peak = 2160.74 (MB)
#Start Track Assignment.
#Done with 10 horizontal wires in 4 hboxes and 8 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 4 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1163999 um.
#Total half perimeter of net bounding box = 1087224 um.
#Total wire length on LAYER M1 = 3255 um.
#Total wire length on LAYER M2 = 256161 um.
#Total wire length on LAYER M3 = 363450 um.
#Total wire length on LAYER M4 = 238061 um.
#Total wire length on LAYER M5 = 175389 um.
#Total wire length on LAYER M6 = 104767 um.
#Total wire length on LAYER M7 = 15161 um.
#Total wire length on LAYER M8 = 7756 um.
#Total number of vias = 367865
#Total number of multi-cut vias = 225474 ( 61.3%)
#Total number of single cut vias = 142391 ( 38.7%)
#Up-Via Summary (total 367865):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125529 ( 80.2%)     30962 ( 19.8%)     156491
#  Metal 2       13315 (  9.3%)    130338 ( 90.7%)     143653
#  Metal 3        2844 (  6.2%)     43279 ( 93.8%)      46123
#  Metal 4         506 (  3.3%)     14874 ( 96.7%)      15380
#  Metal 5          13 (  0.3%)      4124 ( 99.7%)       4137
#  Metal 6          91 (  7.2%)      1169 ( 92.8%)       1260
#  Metal 7          93 ( 11.3%)       728 ( 88.7%)        821
#-----------------------------------------------------------
#               142391 ( 38.7%)    225474 ( 61.3%)     367865 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1808.79 (MB), peak = 2160.74 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 67.54 (MB)
#Total memory = 1808.79 (MB)
#Peak memory = 2160.74 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 22221 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.59 (MB), peak = 2160.74 (MB)
#    completing 20% with 22221 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.59 (MB), peak = 2160.74 (MB)
#    completing 30% with 22221 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.59 (MB), peak = 2160.74 (MB)
#    completing 40% with 22221 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.59 (MB), peak = 2160.74 (MB)
#    completing 50% with 22229 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1787.98 (MB), peak = 2160.74 (MB)
#    completing 60% with 22229 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1788.09 (MB), peak = 2160.74 (MB)
#    completing 70% with 22231 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1788.09 (MB), peak = 2160.74 (MB)
#    completing 80% with 22231 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1788.09 (MB), peak = 2160.74 (MB)
#    completing 90% with 22231 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1788.09 (MB), peak = 2160.74 (MB)
#    completing 100% with 22231 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1788.09 (MB), peak = 2160.74 (MB)
# ECO: 0.1% of the total area was rechecked for DRC, and 0.4% required routing.
#    number of violations = 22231
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2491      581     7846     2457      559      512      448    14894
#	M2         2295     2839     1189       39       43        3      588     6996
#	M3           74       52       91        4        1        0       96      318
#	M4            6        2        7        0        0        0        5       20
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     4866     3474     9134     2500      603      515     1139    22231
#22 out of 145536 instances need to be verified(marked ipoed).
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 22249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2500      581     7853     2458      559      510      450    14911
#	M2         2296     2839     1188       39       42        3      590     6997
#	M3           74       52       90        4        1        0       97      318
#	M4            6        2        7        0        0        0        5       20
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     4876     3474     9139     2501      602      513     1144    22249
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1796.24 (MB), peak = 2160.74 (MB)
#start 1st optimization iteration ...
#    completing 10% with 22208 violations
#    cpu time = 00:02:36, elapsed time = 00:02:36, memory = 1946.51 (MB), peak = 2160.74 (MB)
#    completing 20% with 22208 violations
#    cpu time = 00:07:00, elapsed time = 00:07:00, memory = 2110.09 (MB), peak = 2160.74 (MB)
#    completing 30% with 22101 violations
#    cpu time = 00:12:34, elapsed time = 00:12:33, memory = 1974.04 (MB), peak = 2205.91 (MB)
#    completing 40% with 22020 violations
#    cpu time = 00:16:03, elapsed time = 00:16:02, memory = 2090.33 (MB), peak = 2205.91 (MB)
#    completing 50% with 22025 violations
#    cpu time = 00:20:17, elapsed time = 00:20:16, memory = 2148.17 (MB), peak = 2205.91 (MB)
#    completing 60% with 22062 violations
#    cpu time = 00:25:56, elapsed time = 00:25:55, memory = 2113.73 (MB), peak = 2205.91 (MB)
#    completing 70% with 22091 violations
#    cpu time = 00:33:07, elapsed time = 00:33:06, memory = 2115.46 (MB), peak = 2205.91 (MB)
#    completing 80% with 22027 violations
#    cpu time = 00:38:43, elapsed time = 00:38:42, memory = 2071.32 (MB), peak = 2205.91 (MB)
#    completing 90% with 22022 violations
#    cpu time = 00:45:12, elapsed time = 00:45:10, memory = 2085.24 (MB), peak = 2205.91 (MB)
#    completing 100% with 21957 violations
#    cpu time = 00:50:11, elapsed time = 00:50:09, memory = 2146.20 (MB), peak = 2205.91 (MB)
#    number of violations = 21957
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2509      566     7946     2372      550      490      432    14865
#	M2         2203     2788     1107       42       46        4      542     6732
#	M3           77       56      107        5        0        1       95      341
#	M4            3        3       10        0        0        0        1       17
#	M5            1        0        0        0        0        0        1        2
#	Totals     4793     3413     9170     2419      596      495     1071    21957
#    number of process antenna violations = 30
#cpu time = 00:50:12, elapsed time = 00:50:10, memory = 2146.20 (MB), peak = 2205.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1162085 um.
#Total half perimeter of net bounding box = 1087224 um.
#Total wire length on LAYER M1 = 3237 um.
#Total wire length on LAYER M2 = 254722 um.
#Total wire length on LAYER M3 = 361626 um.
#Total wire length on LAYER M4 = 238019 um.
#Total wire length on LAYER M5 = 176382 um.
#Total wire length on LAYER M6 = 105097 um.
#Total wire length on LAYER M7 = 15212 um.
#Total wire length on LAYER M8 = 7790 um.
#Total number of vias = 370019
#Total number of multi-cut vias = 198661 ( 53.7%)
#Total number of single cut vias = 171358 ( 46.3%)
#Up-Via Summary (total 370019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      133565 ( 85.2%)     23117 ( 14.8%)     156682
#  Metal 2       22844 ( 15.9%)    120694 ( 84.1%)     143538
#  Metal 3       10311 ( 22.0%)     36577 ( 78.0%)      46888
#  Metal 4        3756 ( 22.9%)     12630 ( 77.1%)      16386
#  Metal 5         581 ( 13.3%)      3803 ( 86.7%)       4384
#  Metal 6         123 (  9.6%)      1164 ( 90.4%)       1287
#  Metal 7         178 ( 20.8%)       676 ( 79.2%)        854
#-----------------------------------------------------------
#               171358 ( 46.3%)    198661 ( 53.7%)     370019 
#
#Total number of DRC violations = 21957
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 14865
#Total number of violations on LAYER M2 = 6732
#Total number of violations on LAYER M3 = 341
#Total number of violations on LAYER M4 = 17
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:50:16
#Elapsed time = 00:50:14
#Increased memory = -25.62 (MB)
#Total memory = 1783.18 (MB)
#Peak memory = 2205.91 (MB)
#
#Start Post Route via swapping..
#14.45% of area are rerouted by ECO routing.
#    number of violations = 23139
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2595      588     8110     2515      555      550      452    15365
#	M2         2430     3171     1143       42       46        4      556     7392
#	M3           82       63      113        6        0        1       98      363
#	M4            3        3       10        0        0        0        1       17
#	M5            1        0        0        0        0        0        1        2
#	Totals     5111     3825     9376     2563      601      555     1108    23139
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1784.91 (MB), peak = 2205.91 (MB)
#    number of violations = 22018
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2526      562     7997     2376      551      489      451    14952
#	M2         2197     2751     1111       42       46        4      550     6701
#	M3           78       55      113        6        0        1       93      346
#	M4            3        3       10        0        0        0        1       17
#	M5            1        0        0        0        0        0        1        2
#	Totals     4805     3371     9231     2424      597      494     1096    22018
#cpu time = 00:02:43, elapsed time = 00:02:43, memory = 1788.60 (MB), peak = 2205.91 (MB)
#CELL_VIEW fullchip,init has 22018 DRC violations
#Total number of DRC violations = 22018
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 44
#Total number of violations on LAYER M1 = 14952
#Total number of violations on LAYER M2 = 6701
#Total number of violations on LAYER M3 = 346
#Total number of violations on LAYER M4 = 17
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1162085 um.
#Total half perimeter of net bounding box = 1087224 um.
#Total wire length on LAYER M1 = 3237 um.
#Total wire length on LAYER M2 = 254722 um.
#Total wire length on LAYER M3 = 361626 um.
#Total wire length on LAYER M4 = 238019 um.
#Total wire length on LAYER M5 = 176382 um.
#Total wire length on LAYER M6 = 105097 um.
#Total wire length on LAYER M7 = 15212 um.
#Total wire length on LAYER M8 = 7790 um.
#Total number of vias = 370019
#Total number of multi-cut vias = 230228 ( 62.2%)
#Total number of single cut vias = 139791 ( 37.8%)
#Up-Via Summary (total 370019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125344 ( 80.0%)     31338 ( 20.0%)     156682
#  Metal 2       11104 (  7.7%)    132434 ( 92.3%)     143538
#  Metal 3        2487 (  5.3%)     44401 ( 94.7%)      46888
#  Metal 4         628 (  3.8%)     15758 ( 96.2%)      16386
#  Metal 5          18 (  0.4%)      4366 ( 99.6%)       4384
#  Metal 6          93 (  7.2%)      1194 ( 92.8%)       1287
#  Metal 7         117 ( 13.7%)       737 ( 86.3%)        854
#-----------------------------------------------------------
#               139791 ( 37.8%)    230228 ( 62.2%)     370019 
#
#detailRoute Statistics:
#Cpu time = 00:53:02
#Elapsed time = 00:53:00
#Increased memory = -21.93 (MB)
#Total memory = 1786.86 (MB)
#Peak memory = 2205.91 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47065 NETS and 0 SPECIALNETS signatures
#Created 145537 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.29 (MB), peak = 2205.91 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1788.52 (MB), peak = 2205.91 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:53:22
#Elapsed time = 00:53:20
#Increased memory = -52.54 (MB)
#Total memory = 1717.33 (MB)
#Peak memory = 2205.91 (MB)
#Number of warnings = 2
#Total number of warnings = 252
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 03:44:48 2025
#
**optDesign ... cpu = 1:47:02, real = 1:46:59, mem = 2132.8M, totSessionCpu=3:46:05 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145536 and nets=47065 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2130.8M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2198.0M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2198.0M)
Extracted 30.0002% (CPU Time= 0:00:02.1  MEM= 2198.0M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2202.0M)
Extracted 50.0003% (CPU Time= 0:00:04.1  MEM= 2202.0M)
Extracted 60.0002% (CPU Time= 0:00:04.5  MEM= 2202.0M)
Extracted 70.0004% (CPU Time= 0:00:04.9  MEM= 2202.0M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 2202.0M)
Extracted 90.0003% (CPU Time= 0:00:06.0  MEM= 2202.0M)
Extracted 100% (CPU Time= 0:00:07.5  MEM= 2202.0M)
Number of Extracted Resistors     : 946011
Number of Extracted Ground Cap.   : 912610
Number of Extracted Coupling Cap. : 1584656
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2184.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:08.0  MEM: 2183.965M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47065,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2258.01 CPU=0:00:18.8 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:31.1  real=0:00:30.0  mem= 2258.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  25.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2234.05 CPU=0:00:17.7 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 2234.1M) ***
*** Done Building Timing Graph (cpu=0:00:53.6 real=0:00:54.0 totSessionCpu=3:46:58 mem=2234.1M)
**optDesign ... cpu = 1:47:56, real = 1:47:53, mem = 2141.8M, totSessionCpu=3:46:58 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.046 TNS Slack -6541.578 Density 99.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:01.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:01.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:01.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:01.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:01.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_110_/D                          |
| -27.046|  -27.046|-6541.578|-6541.578|    99.51%|   0:00:00.0| 2383.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:05.0 mem=2383.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=2383.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=2383.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
*** Finish setup-recovery (cpu=0:54:54, real=0:54:51, mem=2234.68M, totSessionCpu=3:47:10 .
**optDesign ... cpu = 1:48:07, real = 1:48:04, mem = 2234.7M, totSessionCpu=3:47:10 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:48:09, real = 1:48:06, mem = 2234.7M, totSessionCpu=3:47:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=2291.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2291.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47065,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.6 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:24.0 totSessionCpu=0:01:46 mem=0.0M)
** Profile ** Overall slacks :  cpu=-3:0-5:0-5.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:26.4, mem=2291.9M
** Profile ** Total reports :  cpu=0:00:02.5, mem=2236.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2236.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.046 | -27.046 |  0.106  |
|           TNS (ns):| -6541.6 | -6541.6 |  0.000  |
|    Violating Paths:|  2865   |  2865   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.316  |  0.000  |
|           TNS (ns):|-117.216 |-117.216 |  0.000  |
|    Violating Paths:|  1228   |  1228   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2236.7M
**optDesign ... cpu = 1:48:39, real = 1:48:37, mem = 2234.6M, totSessionCpu=3:47:41 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2182.4M, totSessionCpu=3:47:46 **
#Created 848 library cell signatures
#Created 47065 NETS and 0 SPECIALNETS signatures
#Created 145537 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.56 (MB), peak = 2205.91 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1805.56 (MB), peak = 2205.91 (MB)
Begin checking placement ... (start mem=2182.4M, init mem=2182.4M)
Overlapping with other instance:	81604
Orientation Violation:	72366
Placement Blockage Violation:	560
*info: Placed = 145536         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.51%(917792/922285)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=2182.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39774

Instance distribution across the VT partitions:

 LVT : inst = 13809 (34.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13809 (34.7%)

 HVT : inst = 25961 (65.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25961 (65.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145536 and nets=47065 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2170.3M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2245.4M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2245.4M)
Extracted 30.0002% (CPU Time= 0:00:02.1  MEM= 2245.4M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2249.4M)
Extracted 50.0003% (CPU Time= 0:00:04.0  MEM= 2249.4M)
Extracted 60.0002% (CPU Time= 0:00:04.4  MEM= 2249.4M)
Extracted 70.0004% (CPU Time= 0:00:04.8  MEM= 2249.4M)
Extracted 80.0003% (CPU Time= 0:00:05.2  MEM= 2249.4M)
Extracted 90.0003% (CPU Time= 0:00:05.8  MEM= 2249.4M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 2249.4M)
Number of Extracted Resistors     : 946011
Number of Extracted Ground Cap.   : 912610
Number of Extracted Coupling Cap. : 1584656
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2229.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:08.0  MEM: 2229.426M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2259.52 CPU=0:00:18.4 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:20.0  real=0:00:20.0  mem= 2259.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  25.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2235.57 CPU=0:00:17.8 REAL=0:00:17.0)
*** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 2235.6M) ***
*** Done Building Timing Graph (cpu=0:00:41.9 real=0:00:41.0 totSessionCpu=3:48:43 mem=2235.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2235.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2235.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2235.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2235.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.046 | -27.046 |  0.106  |
|           TNS (ns):| -6541.6 | -6541.6 |  0.000  |
|    Violating Paths:|  2865   |  2865   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2235.6M
**optDesign ... cpu = 0:00:59, real = 0:00:58, mem = 2136.8M, totSessionCpu=3:48:45 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2201.57M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 250 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -27.05 |          0|          0|          0|  99.51  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -27.05 |          0|          0|          0|  99.51  |   0:00:00.0|    2449.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2449.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 2303.9M, totSessionCpu=3:48:53 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2303.87M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2303.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2303.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2313.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2313.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.12min mem=2303.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.046 | -27.046 |  0.106  |
|           TNS (ns):| -6541.6 | -6541.6 |  0.000  |
|    Violating Paths:|  2865   |  2865   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2313.9M
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 2303.9M, totSessionCpu=3:48:55 **
** Profile ** Start :  cpu=0:00:00.0, mem=2294.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2294.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2294.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2294.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.046 | -27.046 |  0.106  |
|           TNS (ns):| -6541.6 | -6541.6 |  0.000  |
|    Violating Paths:|  2865   |  2865   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2294.3M
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 2237.1M, totSessionCpu=3:48:58 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 03:47:41 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 1373
#  Total number of placement changes (moved instances are counted twice) = 1373
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47063 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC7_out_127_ FILLER_76375. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC93_out_83_ FILLER_70366. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9471_out_91_ core_instance/sfp_instance/FE_USKC9574_CTS_41. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9485_out_84_ FILLER_60326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9487_out_55_ FILLER_68211. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9493_out_48_ FILLER_69870. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9495_out_49_ FILLER_69502. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9499_out_47_ FILLER_72767. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100006 FILLER_100007. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100014. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100024 FILLER_100025. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100026 FILLER_100027. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100041 FILLER_100042. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55143 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1404/45473 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1873.99 (MB), peak = 2205.91 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.95 (MB)
#Total memory = 1873.99 (MB)
#Peak memory = 2205.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 20% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 30% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 40% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 50% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 60% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 70% with 21813 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 80% with 21812 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 90% with 21812 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    completing 100% with 21812 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#    number of violations = 21812
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2526      560     7969     2376      481      488      450    14850
#	M2         2197     2736     1046       42       43        4      547     6615
#	M3           78       55       98        6        0        1       93      331
#	M4            3        3        7        0        0        0        1       14
#	M5            1        0        0        0        0        0        1        2
#	Totals     4805     3354     9120     2424      524      493     1092    21812
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.33 (MB), peak = 2205.91 (MB)
#start 1st optimization iteration ...
#    completing 10% with 21846 violations
#    cpu time = 00:02:23, elapsed time = 00:02:23, memory = 2036.62 (MB), peak = 2205.91 (MB)
#    completing 20% with 21891 violations
#    cpu time = 00:06:40, elapsed time = 00:06:40, memory = 2147.60 (MB), peak = 2225.60 (MB)
#    completing 30% with 21992 violations
#    cpu time = 00:11:42, elapsed time = 00:11:42, memory = 2201.80 (MB), peak = 2364.34 (MB)
#    completing 40% with 22083 violations
#    cpu time = 00:14:49, elapsed time = 00:14:49, memory = 2197.21 (MB), peak = 2364.34 (MB)
#    completing 50% with 22076 violations
#    cpu time = 00:18:21, elapsed time = 00:18:20, memory = 2313.83 (MB), peak = 2364.34 (MB)
#    completing 60% with 22038 violations
#    cpu time = 00:23:13, elapsed time = 00:23:12, memory = 2180.26 (MB), peak = 2364.34 (MB)
#    completing 70% with 22054 violations
#    cpu time = 00:29:39, elapsed time = 00:29:38, memory = 2228.36 (MB), peak = 2364.34 (MB)
#    completing 80% with 22001 violations
#    cpu time = 00:35:14, elapsed time = 00:35:13, memory = 2210.14 (MB), peak = 2364.34 (MB)
#    completing 90% with 22027 violations
#    cpu time = 00:41:31, elapsed time = 00:41:30, memory = 2187.44 (MB), peak = 2364.34 (MB)
#    completing 100% with 22041 violations
#    cpu time = 00:46:41, elapsed time = 00:46:39, memory = 2193.14 (MB), peak = 2364.34 (MB)
#    number of violations = 22041
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2525      583     7985     2374      529      486      447    14929
#	M2         2210     2846     1119       42       46        3      470     6736
#	M3           87       56       96        4        4        0      109      356
#	M4            1        0        8        0        0        0        6       15
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        3        0        3
#	M7            0        0        0        0        0        0        2        2
#	Totals     4823     3485     9208     2420      579      492     1034    22041
#    number of process antenna violations = 43
#cpu time = 00:46:41, elapsed time = 00:46:39, memory = 2193.34 (MB), peak = 2364.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1161687 um.
#Total half perimeter of net bounding box = 1087224 um.
#Total wire length on LAYER M1 = 3237 um.
#Total wire length on LAYER M2 = 254258 um.
#Total wire length on LAYER M3 = 360871 um.
#Total wire length on LAYER M4 = 238122 um.
#Total wire length on LAYER M5 = 176862 um.
#Total wire length on LAYER M6 = 105277 um.
#Total wire length on LAYER M7 = 15236 um.
#Total wire length on LAYER M8 = 7824 um.
#Total number of vias = 370823
#Total number of multi-cut vias = 204099 ( 55.0%)
#Total number of single cut vias = 166724 ( 45.0%)
#Up-Via Summary (total 370823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      133142 ( 85.0%)     23518 ( 15.0%)     156660
#  Metal 2       19835 ( 13.8%)    123667 ( 86.2%)     143502
#  Metal 3        9307 ( 19.7%)     37885 ( 80.3%)      47192
#  Metal 4        3531 ( 21.0%)     13287 ( 79.0%)      16818
#  Metal 5         630 ( 14.0%)      3861 ( 86.0%)       4491
#  Metal 6         107 (  8.3%)      1189 ( 91.7%)       1296
#  Metal 7         172 ( 19.9%)       692 ( 80.1%)        864
#-----------------------------------------------------------
#               166724 ( 45.0%)    204099 ( 55.0%)     370823 
#
#Total number of DRC violations = 22041
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 14929
#Total number of violations on LAYER M2 = 6736
#Total number of violations on LAYER M3 = 356
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 3
#Total number of violations on LAYER M7 = 2
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:46:43
#Elapsed time = 00:46:41
#Increased memory = 42.11 (MB)
#Total memory = 1916.10 (MB)
#Peak memory = 2364.34 (MB)
#
#Start Post Route via swapping..
#14.33% of area are rerouted by ECO routing.
#    number of violations = 23205
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2590      601     8158     2505      533      547      468    15402
#	M2         2430     3247     1163       44       46        3      476     7409
#	M3           94       61       97        4        4        0      111      371
#	M4            1        0        8        0        0        0        7       16
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        4        0        4
#	M7            0        0        0        0        0        0        3        3
#	Totals     5115     3909     9426     2553      583      554     1065    23205
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1917.83 (MB), peak = 2364.34 (MB)
#    number of violations = 22118
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2542      582     8030     2374      529      497      467    15021
#	M2         2201     2824     1133       41       46        3      471     6719
#	M3           88       52      100        4        4        0      107      355
#	M4            1        0        8        0        0        0        6       15
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        4        0        4
#	M7            0        0        0        0        0        0        4        4
#	Totals     4832     3458     9271     2419      579      504     1055    22118
#cpu time = 00:02:35, elapsed time = 00:02:35, memory = 1920.90 (MB), peak = 2364.34 (MB)
#CELL_VIEW fullchip,init has 22118 DRC violations
#Total number of DRC violations = 22118
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 32
#Total number of violations on LAYER M1 = 15021
#Total number of violations on LAYER M2 = 6719
#Total number of violations on LAYER M3 = 355
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 4
#Total number of violations on LAYER M7 = 4
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 282
#Total wire length = 1161687 um.
#Total half perimeter of net bounding box = 1087224 um.
#Total wire length on LAYER M1 = 3237 um.
#Total wire length on LAYER M2 = 254258 um.
#Total wire length on LAYER M3 = 360871 um.
#Total wire length on LAYER M4 = 238122 um.
#Total wire length on LAYER M5 = 176862 um.
#Total wire length on LAYER M6 = 105277 um.
#Total wire length on LAYER M7 = 15236 um.
#Total wire length on LAYER M8 = 7824 um.
#Total number of vias = 370823
#Total number of multi-cut vias = 232080 ( 62.6%)
#Total number of single cut vias = 138743 ( 37.4%)
#Up-Via Summary (total 370823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125118 ( 79.9%)     31542 ( 20.1%)     156660
#  Metal 2       10338 (  7.2%)    133164 ( 92.8%)     143502
#  Metal 3        2359 (  5.0%)     44833 ( 95.0%)      47192
#  Metal 4         690 (  4.1%)     16128 ( 95.9%)      16818
#  Metal 5          29 (  0.6%)      4462 ( 99.4%)       4491
#  Metal 6          95 (  7.3%)      1201 ( 92.7%)       1296
#  Metal 7         114 ( 13.2%)       750 ( 86.8%)        864
#-----------------------------------------------------------
#               138743 ( 37.4%)    232080 ( 62.6%)     370823 
#
#detailRoute Statistics:
#Cpu time = 00:49:20
#Elapsed time = 00:49:18
#Increased memory = 45.18 (MB)
#Total memory = 1919.16 (MB)
#Peak memory = 2364.34 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47065 NETS and 0 SPECIALNETS signatures
#Created 145537 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.59 (MB), peak = 2364.34 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1920.82 (MB), peak = 2364.34 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:49:32
#Elapsed time = 00:49:31
#Increased memory = -32.17 (MB)
#Total memory = 1865.96 (MB)
#Peak memory = 2364.34 (MB)
#Number of warnings = 23
#Total number of warnings = 275
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 04:37:12 2025
#
**optDesign ... cpu = 0:50:44, real = 0:50:42, mem = 2260.0M, totSessionCpu=4:38:30 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145536 and nets=47065 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2260.0M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 2327.1M)
Extracted 20.0003% (CPU Time= 0:00:01.6  MEM= 2327.1M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2327.1M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2331.1M)
Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 2331.1M)
Extracted 60.0002% (CPU Time= 0:00:04.4  MEM= 2331.1M)
Extracted 70.0003% (CPU Time= 0:00:04.8  MEM= 2331.1M)
Extracted 80.0003% (CPU Time= 0:00:05.2  MEM= 2331.1M)
Extracted 90.0004% (CPU Time= 0:00:05.8  MEM= 2331.1M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2331.1M)
Number of Extracted Resistors     : 945604
Number of Extracted Ground Cap.   : 912232
Number of Extracted Coupling Cap. : 1583716
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2319.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:09.0  MEM: 2319.098M)
**optDesign ... cpu = 0:50:53, real = 0:50:51, mem = 2258.0M, totSessionCpu=4:38:39 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47065,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2353.15 CPU=0:00:18.5 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:21.9  real=0:00:22.0  mem= 2353.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  25.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2329.19 CPU=0:00:17.8 REAL=0:00:17.0)
*** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 2329.2M) ***
*** Done Building Timing Graph (cpu=0:00:44.5 real=0:00:44.0 totSessionCpu=4:39:23 mem=2329.2M)
**optDesign ... cpu = 0:51:37, real = 0:51:35, mem = 2262.4M, totSessionCpu=4:39:23 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:51:39, real = 0:51:37, mem = 2262.4M, totSessionCpu=4:39:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=2319.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2319.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2319.7M
** Profile ** Total reports :  cpu=0:00:03.0, mem=2264.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2264.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.043 | -27.043 |  0.107  |
|           TNS (ns):| -6539.6 | -6539.6 |  0.000  |
|    Violating Paths:|  2864   |  2864   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2264.4M
**optDesign ... cpu = 0:51:44, real = 0:51:42, mem = 2262.4M, totSessionCpu=4:39:30 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2225.9M, totSessionCpu=4:39:35 **
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 47065 NETS and 0 SPECIALNETS signatures
#Created 145537 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.07 (MB), peak = 2364.34 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1861.21 (MB), peak = 2364.34 (MB)
Begin checking placement ... (start mem=2225.9M, init mem=2225.9M)
Overlapping with other instance:	81604
Orientation Violation:	72366
Placement Blockage Violation:	560
*info: Placed = 145536         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.51%(917792/922285)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.6; mem=2225.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39774

Instance distribution across the VT partitions:

 LVT : inst = 13809 (34.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13809 (34.7%)

 HVT : inst = 25961 (65.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25961 (65.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145536 and nets=47065 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2213.8M)
Extracted 10.0002% (CPU Time= 0:00:01.4  MEM= 2305.0M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2305.0M)
Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 2305.0M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 2309.0M)
Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 2309.0M)
Extracted 60.0002% (CPU Time= 0:00:04.6  MEM= 2309.0M)
Extracted 70.0003% (CPU Time= 0:00:05.0  MEM= 2309.0M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 2309.0M)
Extracted 90.0004% (CPU Time= 0:00:05.9  MEM= 2309.0M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2309.0M)
Number of Extracted Resistors     : 945604
Number of Extracted Ground Cap.   : 912232
Number of Extracted Coupling Cap. : 1583716
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2288.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:08.0  MEM: 2288.941M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2319.04 CPU=0:00:18.9 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:20.4  real=0:00:21.0  mem= 2319.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47065,  25.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2295.08 CPU=0:00:18.1 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:18.3  real=0:00:18.0  mem= 2295.1M) ***
*** Done Building Timing Graph (cpu=0:00:42.8 real=0:00:43.0 totSessionCpu=4:40:32 mem=2295.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2295.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2295.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2295.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2295.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.043 | -27.043 |  0.107  |
|           TNS (ns):| -6539.6 | -6539.6 |  0.000  |
|    Violating Paths:|  2864   |  2864   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.092%
       (99.513% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2295.1M
**optDesign ... cpu = 0:01:00, real = 0:00:58, mem = 2202.0M, totSessionCpu=4:40:34 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -27.043
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.043 TNS Slack -6539.561 Density 99.51
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.043|  -27.043|-6539.561|-6539.561|    99.51%|   0:00:00.0| 2448.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.018|  -27.018|-6539.163|-6539.163|    99.51%|   0:00:12.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=2461.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.2 real=0:00:12.0 mem=2461.7M) ***
** GigaOpt Optimizer WNS Slack -27.018 TNS Slack -6539.163 Density 99.51
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 2 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 115 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:13.0 real=0:00:13.0 mem=2461.7M) ***
*** Starting refinePlace (4:40:57 mem=2450.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2450.6MB
*** Finished refinePlace (4:40:57 mem=2450.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.018 TNS Slack -6539.163 Density 99.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.018|  -27.018|-6539.163|-6539.163|    99.51%|   0:00:00.0| 2448.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.018|  -27.018|-6538.210|-6538.210|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.018|  -27.018|-6538.192|-6538.192|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.018|  -27.018|-6538.174|-6538.174|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.018|  -27.018|-6538.118|-6538.118|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -27.018|  -27.018|-6537.918|-6537.918|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.018|  -27.018|-6537.829|-6537.829|    99.51%|   0:00:01.0| 2469.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.018|  -27.018|-6537.535|-6537.535|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -27.018|  -27.018|-6537.535|-6537.535|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -27.018|  -27.018|-6537.500|-6537.500|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.018|  -27.018|-6537.500|-6537.500|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.018|  -27.018|-6537.440|-6537.440|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.018|  -27.018|-6537.423|-6537.423|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.018|  -27.018|-6537.405|-6537.405|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.018|  -27.018|-6537.390|-6537.390|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.018|  -27.018|-6537.390|-6537.390|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -27.018|  -27.018|-6537.374|-6537.374|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.018|  -27.018|-6537.359|-6537.359|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -27.018|  -27.018|-6537.359|-6537.359|    99.51%|   0:00:00.0| 2469.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.018|  -27.018|-6537.345|-6537.345|    99.51%|   0:00:01.0| 2469.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.018|  -27.018|-6537.345|-6537.345|    99.51%|   0:00:00.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.018|  -27.018|-6537.345|-6537.345|    99.51%|   0:00:01.0| 2450.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.018|  -27.018|-6537.345|-6537.345|    99.51%|   0:00:13.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.018|  -27.018|-6536.745|-6536.745|    99.51%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.018|  -27.018|-6536.553|-6536.553|    99.51%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.018|  -27.018|-6536.137|-6536.137|    99.51%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.018|  -27.018|-6536.137|-6536.137|    99.51%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.018|  -27.018|-6536.137|-6536.137|    99.51%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -27.018|  -27.018|-6536.137|-6536.137|    99.51%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.018|  -27.018|-6536.137|-6536.137|    99.51%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -27.018|  -27.018|-6536.121|-6536.121|    99.51%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.018|  -27.018|-6536.121|-6536.121|    99.51%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
| -27.018|  -27.018|-6535.332|-6535.332|    99.51%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
| -27.018|  -27.018|-6534.210|-6534.210|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
| -27.018|  -27.018|-6534.169|-6534.169|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -27.018|  -27.018|-6534.150|-6534.150|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
| -27.018|  -27.018|-6534.132|-6534.132|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
| -27.018|  -27.018|-6534.080|-6534.080|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -27.018|  -27.018|-6533.856|-6533.856|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
| -27.018|  -27.018|-6533.820|-6533.820|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -27.018|  -27.018|-6533.788|-6533.788|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -27.018|  -27.018|-6533.771|-6533.771|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -27.018|  -27.018|-6533.755|-6533.755|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
| -27.018|  -27.018|-6533.737|-6533.737|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
| -27.018|  -27.018|-6533.725|-6533.725|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
| -27.018|  -27.018|-6533.725|-6533.725|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -27.018|  -27.018|-6533.581|-6533.581|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_11_/D                                      |
| -27.018|  -27.018|-6533.528|-6533.528|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_11_/D                                      |
| -27.018|  -27.018|-6533.528|-6533.528|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
| -27.018|  -27.018|-6533.384|-6533.384|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:00.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:01.0| 2513.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -27.018|  -27.018|-6533.075|-6533.075|    99.52%|   0:00:01.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -27.018|  -27.018|-6532.848|-6532.848|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.018|  -27.018|-6532.644|-6532.644|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.018|  -27.018|-6532.617|-6532.617|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.018|  -27.018|-6531.921|-6531.921|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.018|  -27.018|-6531.644|-6531.644|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.018|  -27.018|-6531.506|-6531.506|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -27.018|  -27.018|-6531.460|-6531.460|    99.52%|   0:00:01.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -27.018|  -27.018|-6531.416|-6531.416|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -27.018|  -27.018|-6531.406|-6531.406|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -27.018|  -27.018|-6531.406|-6531.406|    99.52%|   0:00:01.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -27.018|  -27.018|-6531.304|-6531.304|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.018|  -27.018|-6531.275|-6531.275|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.018|  -27.018|-6529.791|-6529.791|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -27.018|  -27.018|-6529.646|-6529.646|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -27.018|  -27.018|-6529.568|-6529.568|    99.52%|   0:00:01.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -27.018|  -27.018|-6529.568|-6529.568|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.018|  -27.018|-6529.521|-6529.521|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -27.018|  -27.018|-6529.496|-6529.496|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/E                                      |
| -27.018|  -27.018|-6529.496|-6529.496|    99.52%|   0:00:01.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.018|  -27.018|-6529.496|-6529.496|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/E                                      |
| -27.018|  -27.018|-6529.271|-6529.271|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_120_/E                            |
| -27.018|  -27.018|-6529.271|-6529.271|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_105_/D                          |
| -27.018|  -27.018|-6529.246|-6529.246|    99.52%|   0:00:01.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
| -27.018|  -27.018|-6529.197|-6529.197|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
| -27.018|  -27.018|-6529.058|-6529.058|    99.52%|   0:00:00.0| 2511.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_71_/D                           |
| -27.018|  -27.018|-6529.035|-6529.035|    99.52%|   0:00:00.0| 2508.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -27.018|  -27.018|-6529.035|-6529.035|    99.52%|   0:00:01.0| 2508.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.8 real=0:00:44.0 mem=2508.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.9 real=0:00:44.0 mem=2508.5M) ***
** GigaOpt Optimizer WNS Slack -27.018 TNS Slack -6529.035 Density 99.52
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 62 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 116 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:44.8 real=0:00:45.0 mem=2508.5M) ***
*** Starting refinePlace (4:41:49 mem=2489.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2489.5MB
*** Finished refinePlace (4:41:49 mem=2489.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -27.018 ns
Total 0 nets layer assigned (0.9).
GigaOpt: setting up router preferences
        design wns: -27.0183
        slack threshold: -25.5983
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -27.018 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -27.0183
        slack threshold: -25.5983
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2476.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2476.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2476.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2476.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.018 | -27.018 |  0.107  |
|           TNS (ns):| -6529.0 | -6529.0 |  0.000  |
|    Violating Paths:|  2859   |  2859   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.099%
       (99.520% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2476.5M
**optDesign ... cpu = 0:02:19, real = 0:02:18, mem = 2305.1M, totSessionCpu=4:41:54 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 04:40:35 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/sfp_instance/FE_PSC9776_n2631 connects to NET core_instance/sfp_instance/FE_PSN9776_n2631 at location ( 576.300 580.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_PSN9776_n2631 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/U125 connects to NET core_instance/FE_PSN9733_array_out_152_ at location ( 710.700 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/U82 connects to NET core_instance/FE_PSN9733_array_out_152_ at location ( 713.300 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_PSN9733_array_out_152_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_ connects to NET core_instance/CTS_100 at location ( 484.500 410.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_100 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_ connects to NET core_instance/CTS_98 at location ( 380.500 523.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_98 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_11 at location ( 310.100 410.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ connects to NET core_instance/mac_array_instance/CTS_40 at location ( 374.900 442.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/U82 connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPN9466_n54 at location ( 712.500 377.910 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/U82 connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPN9466_n54 at location ( 712.500 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPN9466_n54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1418 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN9455_q_temp_955_ at location ( 448.700 306.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1418 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN9455_q_temp_955_ at location ( 448.700 306.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1418 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN9455_q_temp_955_ at location ( 447.900 306.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN9455_q_temp_955_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U2044 connects to NET core_instance/sfp_instance/FE_OCPN8385_n1594 at location ( 546.100 597.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN8385_n1594 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/sfp_instance/U2044 connects to NET core_instance/sfp_instance/FE_OFN8140_n8756 at location ( 546.500 597.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN8140_n8756 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN D of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_ connects to NET core_instance/mac_array_instance/FE_OCPN7908_q_temp_720_ at location ( 309.200 410.155 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN7908_q_temp_720_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/sfp_instance/FE_OFC7028_sum_this_core_9_ connects to NET core_instance/sfp_instance/FE_OFN7028_sum_this_core_9_ at location ( 625.900 538.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN7028_sum_this_core_9_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U4933 connects to NET core_instance/sfp_instance/FE_OFN6990_sum_this_core_15_ at location ( 677.085 552.630 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6990_sum_this_core_15_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC6702_q_temp_857_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN6702_q_temp_857_ at location ( 341.700 304.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN6702_q_temp_857_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST core_instance/sfp_instance/U2887 connects to NET core_instance/sfp_instance/FE_OFN5511_sum_this_core_20_ at location ( 537.700 524.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN5511_sum_this_core_20_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/U150 connects to NET core_instance/FE_OFN5221_array_out_132_ at location ( 564.100 419.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN5221_array_out_132_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN5188_array_out_93_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN5186_array_out_112_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN4994_array_out_114_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN4969_array_out_113_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 26 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 56
#  Number of instances deleted (including moved) = 1409
#  Number of instances resized = 39
#  Number of instances with pin swaps = 7
#  Total number of placement changes (moved instances are counted twice) = 1504
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47083 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC7_out_127_ FILLER_76375. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC93_out_83_ FILLER_70366. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9471_out_91_ core_instance/sfp_instance/FE_USKC9574_CTS_41. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9485_out_84_ FILLER_60326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9487_out_55_ FILLER_68211. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9493_out_48_ FILLER_69870. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9495_out_49_ FILLER_69502. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC9499_out_47_ FILLER_72767. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100006 FILLER_100007. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100014. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100024 FILLER_100025. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100026 FILLER_100027. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100041 FILLER_100042. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55126 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1404/45493 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1890.85 (MB), peak = 2364.34 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 484.275 410.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 379.920 523.890 ) on M1 for NET core_instance/CTS_98. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 506.730 779.500 ) on M1 for NET core_instance/FE_OFN2269_array_out_32_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 522.730 462.700 ) on M1 for NET core_instance/FE_OFN2287_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 534.330 462.700 ) on M1 for NET core_instance/FE_OFN2287_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 438.130 592.300 ) on M1 for NET core_instance/FE_OFN3674_array_out_71_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 438.930 576.100 ) on M1 for NET core_instance/FE_OFN3674_array_out_71_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 493.530 502.300 ) on M1 for NET core_instance/FE_OFN4809_array_out_111_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 526.130 842.500 ) on M1 for NET core_instance/FE_OFN4954_array_out_13_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 486.130 509.500 ) on M1 for NET core_instance/FE_OFN4969_array_out_113_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 486.530 502.300 ) on M1 for NET core_instance/FE_OFN4969_array_out_113_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 453.130 441.100 ) on M1 for NET core_instance/FE_OFN4969_array_out_113_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 459.130 435.700 ) on M1 for NET core_instance/FE_OFN4994_array_out_114_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 482.730 484.300 ) on M1 for NET core_instance/FE_OFN5186_array_out_112_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 433.930 523.900 ) on M1 for NET core_instance/FE_OFN5188_array_out_93_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 563.930 417.700 ) on M1 for NET core_instance/FE_OFN5221_array_out_132_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 558.730 419.500 ) on M1 for NET core_instance/FE_OFN5221_array_out_132_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 580.130 419.500 ) on M1 for NET core_instance/FE_OFN612_array_out_131_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 712.930 378.100 ) on M1 for NET core_instance/FE_PSN9733_array_out_152_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 710.530 378.100 ) on M1 for NET core_instance/FE_PSN9733_array_out_152_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#293 routed nets are extracted.
#    194 (0.41%) extracted nets are partially routed.
#45195 routed nets are imported.
#5 (0.01%) nets are without wires.
#1592 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47085.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 194
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 04:40:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 04:40:44 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5192         907      124949    95.13%
#  Metal 2        V        3890         710      124949    13.47%
#  Metal 3        H        5297         802      124949    13.21%
#  Metal 4        V        4103         497      124949    13.14%
#  Metal 5        H        6099           0      124949     0.06%
#  Metal 6        V        4599           1      124949     0.05%
#  Metal 7        H        1229         295      124949     7.88%
#  Metal 8        V        1149           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31559       9.20%  999592    17.87%
#
#  283 nets (0.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1902.41 (MB), peak = 2364.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1902.70 (MB), peak = 2364.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1902.82 (MB), peak = 2364.34 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.82 (MB), peak = 2364.34 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1902.82 (MB), peak = 2364.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1592 (skipped).
#Total number of routable nets = 45493.
#Total number of nets in the design = 47085.
#
#196 routable nets have only global wires.
#45297 routable nets have only detail routed wires.
#8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#393 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  4                  4             188  
#-------------------------------------------------------------------
#        Total                  4                  4             188  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                283                118           45092  
#-------------------------------------------------------------------
#        Total                283                118           45092  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     15(0.01%)      4(0.00%)      1(0.00%)   (0.02%)
#   Metal 3      4(0.00%)      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     19(0.00%)      5(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 283
#Total wire length = 1161927 um.
#Total half perimeter of net bounding box = 1087483 um.
#Total wire length on LAYER M1 = 3233 um.
#Total wire length on LAYER M2 = 254387 um.
#Total wire length on LAYER M3 = 360956 um.
#Total wire length on LAYER M4 = 238142 um.
#Total wire length on LAYER M5 = 176856 um.
#Total wire length on LAYER M6 = 105277 um.
#Total wire length on LAYER M7 = 15250 um.
#Total wire length on LAYER M8 = 7827 um.
#Total number of vias = 370849
#Total number of multi-cut vias = 231973 ( 62.6%)
#Total number of single cut vias = 138876 ( 37.4%)
#Up-Via Summary (total 370849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125144 ( 79.9%)     31525 ( 20.1%)     156669
#  Metal 2       10407 (  7.3%)    133101 ( 92.7%)     143508
#  Metal 3        2378 (  5.0%)     44812 ( 95.0%)      47190
#  Metal 4         698 (  4.1%)     16125 ( 95.9%)      16823
#  Metal 5          33 (  0.7%)      4461 ( 99.3%)       4494
#  Metal 6          99 (  7.6%)      1200 ( 92.4%)       1299
#  Metal 7         117 ( 13.5%)       749 ( 86.5%)        866
#-----------------------------------------------------------
#               138876 ( 37.4%)    231973 ( 62.6%)     370849 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 144.3
#Average of max src_to_sink distance for priority net 113.2
#Average of ave src_to_sink distance for priority net 62.3
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.31 (MB), peak = 2364.34 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1893.25 (MB), peak = 2364.34 (MB)
#Start Track Assignment.
#Done with 43 horizontal wires in 4 hboxes and 58 vertical wires in 3 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 3 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 283
#Total wire length = 1161983 um.
#Total half perimeter of net bounding box = 1087483 um.
#Total wire length on LAYER M1 = 3258 um.
#Total wire length on LAYER M2 = 254399 um.
#Total wire length on LAYER M3 = 360964 um.
#Total wire length on LAYER M4 = 238149 um.
#Total wire length on LAYER M5 = 176857 um.
#Total wire length on LAYER M6 = 105277 um.
#Total wire length on LAYER M7 = 15252 um.
#Total wire length on LAYER M8 = 7828 um.
#Total number of vias = 370837
#Total number of multi-cut vias = 231973 ( 62.6%)
#Total number of single cut vias = 138864 ( 37.4%)
#Up-Via Summary (total 370837):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125141 ( 79.9%)     31525 ( 20.1%)     156666
#  Metal 2       10403 (  7.2%)    133101 ( 92.8%)     143504
#  Metal 3        2377 (  5.0%)     44812 ( 95.0%)      47189
#  Metal 4         697 (  4.1%)     16125 ( 95.9%)      16822
#  Metal 5          32 (  0.7%)      4461 ( 99.3%)       4493
#  Metal 6          98 (  7.6%)      1200 ( 92.4%)       1298
#  Metal 7         116 ( 13.4%)       749 ( 86.6%)        865
#-----------------------------------------------------------
#               138864 ( 37.4%)    231973 ( 62.6%)     370837 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1959.39 (MB), peak = 2364.34 (MB)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 67.24 (MB)
#Total memory = 1959.39 (MB)
#Peak memory = 2364.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 21865 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1897.75 (MB), peak = 2364.34 (MB)
#    completing 20% with 21865 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1897.75 (MB), peak = 2364.34 (MB)
#    completing 30% with 21878 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1951.86 (MB), peak = 2364.34 (MB)
#    completing 40% with 21912 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1959.64 (MB), peak = 2364.34 (MB)
#    completing 50% with 21924 violations
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1960.27 (MB), peak = 2364.34 (MB)
#    completing 60% with 21932 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1958.54 (MB), peak = 2364.34 (MB)
#    completing 70% with 21945 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1958.86 (MB), peak = 2364.34 (MB)
#    completing 80% with 21953 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1958.86 (MB), peak = 2364.34 (MB)
#    completing 90% with 21953 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1958.86 (MB), peak = 2364.34 (MB)
#    completing 100% with 21953 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1958.86 (MB), peak = 2364.34 (MB)
# ECO: 1.1% of the total area was rechecked for DRC, and 2.2% required routing.
#    number of violations = 21953
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2554      581     8025     2381      473      500      452    14966
#	M2         2215     2812     1074       41       43        3      457     6645
#	M3           86       50       83        4        4        0       96      323
#	M4            1        0        8        0        0        0        5       14
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        0        4        4
#	Totals     4856     3443     9190     2426      520      504     1014    21953
#95 out of 145556 instances need to be verified(marked ipoed).
#1.1% of the total area is being checked for drcs
#1.1% of the total area was checked
#    number of violations = 22074
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2580      585     8053     2388      471      501      474    15052
#	M2         2225     2832     1075       41       42        3      458     6676
#	M3           86       51       83        4        4        0       99      327
#	M4            1        0        8        0        0        0        5       14
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        0        4        4
#	Totals     4892     3468     9219     2433      517      505     1040    22074
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1966.28 (MB), peak = 2364.34 (MB)
#start 1st optimization iteration ...
#    completing 10% with 22082 violations
#    cpu time = 00:02:25, elapsed time = 00:02:25, memory = 2117.14 (MB), peak = 2364.34 (MB)
#    completing 20% with 22027 violations
#    cpu time = 00:06:41, elapsed time = 00:06:41, memory = 2233.91 (MB), peak = 2364.34 (MB)
#    completing 30% with 22026 violations
#    cpu time = 00:11:48, elapsed time = 00:11:48, memory = 2188.63 (MB), peak = 2364.34 (MB)
#    completing 40% with 22105 violations
#    cpu time = 00:14:58, elapsed time = 00:14:58, memory = 2267.12 (MB), peak = 2364.34 (MB)
#    completing 50% with 22066 violations
#    cpu time = 00:19:26, elapsed time = 00:19:25, memory = 2309.91 (MB), peak = 2364.34 (MB)
#    completing 60% with 22074 violations
#    cpu time = 00:24:45, elapsed time = 00:24:44, memory = 2256.17 (MB), peak = 2364.34 (MB)
#    completing 70% with 22038 violations
#    cpu time = 00:32:17, elapsed time = 00:32:15, memory = 2304.69 (MB), peak = 2364.34 (MB)
#    completing 80% with 22108 violations
#    cpu time = 00:38:21, elapsed time = 00:38:19, memory = 2248.82 (MB), peak = 2364.34 (MB)
#    completing 90% with 22174 violations
#    cpu time = 00:44:44, elapsed time = 00:44:42, memory = 2234.38 (MB), peak = 2364.34 (MB)
#    completing 100% with 22171 violations
#    cpu time = 00:49:34, elapsed time = 00:49:32, memory = 2180.61 (MB), peak = 2364.34 (MB)
#    number of violations = 22171
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2588      597     8053     2364      509      500      435    15046
#	M2         2228     2799     1101       36       34        1      534     6733
#	M3           92       68       89        9        3        0      104      365
#	M4            5        3        7        0        1        0        5       21
#	M5            0        0        3        0        0        0        2        5
#	M6            0        0        0        0        0        1        0        1
#	Totals     4913     3467     9253     2409      547      502     1080    22171
#    number of process antenna violations = 32
#cpu time = 00:49:34, elapsed time = 00:49:32, memory = 2180.62 (MB), peak = 2364.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 283
#Total wire length = 1161496 um.
#Total half perimeter of net bounding box = 1087483 um.
#Total wire length on LAYER M1 = 3220 um.
#Total wire length on LAYER M2 = 253961 um.
#Total wire length on LAYER M3 = 360462 um.
#Total wire length on LAYER M4 = 238201 um.
#Total wire length on LAYER M5 = 177123 um.
#Total wire length on LAYER M6 = 105376 um.
#Total wire length on LAYER M7 = 15283 um.
#Total wire length on LAYER M8 = 7870 um.
#Total number of vias = 371705
#Total number of multi-cut vias = 205875 ( 55.4%)
#Total number of single cut vias = 165830 ( 44.6%)
#Up-Via Summary (total 371705):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      133173 ( 84.9%)     23603 ( 15.1%)     156776
#  Metal 2       19223 ( 13.4%)    124366 ( 86.6%)     143589
#  Metal 3        9249 ( 19.4%)     38370 ( 80.6%)      47619
#  Metal 4        3290 ( 19.4%)     13687 ( 80.6%)      16977
#  Metal 5         571 ( 12.5%)      3979 ( 87.5%)       4550
#  Metal 6         129 (  9.8%)      1188 ( 90.2%)       1317
#  Metal 7         195 ( 22.2%)       682 ( 77.8%)        877
#-----------------------------------------------------------
#               165830 ( 44.6%)    205875 ( 55.4%)     371705 
#
#Total number of DRC violations = 22171
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 15046
#Total number of violations on LAYER M2 = 6733
#Total number of violations on LAYER M3 = 365
#Total number of violations on LAYER M4 = 21
#Total number of violations on LAYER M5 = 5
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:49:54
#Elapsed time = 00:49:53
#Increased memory = -24.99 (MB)
#Total memory = 1934.41 (MB)
#Peak memory = 2364.34 (MB)
#
#Start Post Route via swapping..
#15.06% of area are rerouted by ECO routing.
#    number of violations = 23312
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2654      613     8219     2489      518      564      456    15513
#	M2         2438     3176     1147       39       34        2      547     7383
#	M3          102       79       90        9        3        0      105      388
#	M4            5        3        7        0        1        0        6       22
#	M5            0        0        3        0        0        0        2        5
#	M6            0        0        0        0        0        1        0        1
#	Totals     5199     3871     9466     2537      556      567     1116    23312
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1936.14 (MB), peak = 2364.34 (MB)
#    number of violations = 22220
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2598      595     8101     2363      512      507      450    15126
#	M2         2214     2766     1112       36       34        2      538     6702
#	M3           92       65       91        9        3        0      105      365
#	M4            5        3        7        0        1        0        5       21
#	M5            0        0        3        0        0        0        2        5
#	M6            0        0        0        0        0        1        0        1
#	Totals     4909     3429     9314     2408      550      510     1100    22220
#cpu time = 00:02:41, elapsed time = 00:02:41, memory = 1939.89 (MB), peak = 2364.34 (MB)
#CELL_VIEW fullchip,init has 22220 DRC violations
#Total number of DRC violations = 22220
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 39
#Total number of violations on LAYER M1 = 15126
#Total number of violations on LAYER M2 = 6702
#Total number of violations on LAYER M3 = 365
#Total number of violations on LAYER M4 = 21
#Total number of violations on LAYER M5 = 5
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 283
#Total wire length = 1161496 um.
#Total half perimeter of net bounding box = 1087483 um.
#Total wire length on LAYER M1 = 3220 um.
#Total wire length on LAYER M2 = 253961 um.
#Total wire length on LAYER M3 = 360462 um.
#Total wire length on LAYER M4 = 238201 um.
#Total wire length on LAYER M5 = 177123 um.
#Total wire length on LAYER M6 = 105376 um.
#Total wire length on LAYER M7 = 15283 um.
#Total wire length on LAYER M8 = 7870 um.
#Total number of vias = 371705
#Total number of multi-cut vias = 233439 ( 62.8%)
#Total number of single cut vias = 138266 ( 37.2%)
#Up-Via Summary (total 371705):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125086 ( 79.8%)     31690 ( 20.2%)     156776
#  Metal 2        9920 (  6.9%)    133669 ( 93.1%)     143589
#  Metal 3        2343 (  4.9%)     45276 ( 95.1%)      47619
#  Metal 4         643 (  3.8%)     16334 ( 96.2%)      16977
#  Metal 5          39 (  0.9%)      4511 ( 99.1%)       4550
#  Metal 6         104 (  7.9%)      1213 ( 92.1%)       1317
#  Metal 7         131 ( 14.9%)       746 ( 85.1%)        877
#-----------------------------------------------------------
#               138266 ( 37.2%)    233439 ( 62.8%)     371705 
#
#detailRoute Statistics:
#Cpu time = 00:52:38
#Elapsed time = 00:52:36
#Increased memory = -21.24 (MB)
#Total memory = 1938.16 (MB)
#Peak memory = 2364.34 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47085 NETS and 0 SPECIALNETS signatures
#Created 145557 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1939.58 (MB), peak = 2364.34 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1939.81 (MB), peak = 2364.34 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:53:00
#Elapsed time = 00:52:58
#Increased memory = -41.27 (MB)
#Total memory = 1893.46 (MB)
#Peak memory = 2364.34 (MB)
#Number of warnings = 85
#Total number of warnings = 360
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 05:33:33 2025
#
**optDesign ... cpu = 0:55:19, real = 0:55:16, mem = 2287.9M, totSessionCpu=5:34:54 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=145556 and nets=47085 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/fullchip_19697_Wf3d8A.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2287.9M)
Extracted 10.0004% (CPU Time= 0:00:01.3  MEM= 2355.1M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2355.1M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2355.1M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 2359.1M)
Extracted 50.0004% (CPU Time= 0:00:04.1  MEM= 2359.1M)
Extracted 60.0004% (CPU Time= 0:00:04.5  MEM= 2359.1M)
Extracted 70.0003% (CPU Time= 0:00:04.9  MEM= 2359.1M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 2359.1M)
Extracted 90.0002% (CPU Time= 0:00:05.9  MEM= 2359.1M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2359.1M)
Number of Extracted Resistors     : 945507
Number of Extracted Ground Cap.   : 911913
Number of Extracted Coupling Cap. : 1583540
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2347.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:09.0  MEM: 2347.074M)
**optDesign ... cpu = 0:55:28, real = 0:55:25, mem = 2285.9M, totSessionCpu=5:35:03 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47085,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2383.14 CPU=0:00:19.1 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_19697_ieng6-ece-03.ucsd.edu_jmsin_bHGHFY/.AAE_tWVyKq/.AAE_19697/waveform.data...
*** CDM Built up (cpu=0:00:22.5  real=0:00:23.0  mem= 2383.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47085,  25.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2359.18 CPU=0:00:18.1 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:18.3  real=0:00:18.0  mem= 2359.2M) ***
*** Done Building Timing Graph (cpu=0:00:45.6 real=0:00:45.0 totSessionCpu=5:35:48 mem=2359.2M)
**optDesign ... cpu = 0:56:14, real = 0:56:10, mem = 2290.4M, totSessionCpu=5:35:48 **
*** Timing NOT met, worst failing slack is -27.023
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 1567 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.023 TNS Slack -6531.613 Density 99.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:01.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:01.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:01.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:01.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:01.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:01.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_116_/E                            |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
| -27.023|  -27.023|-6531.613|-6531.613|    99.52%|   0:00:00.0| 2530.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=2530.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=2530.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 253 constrained nets 
Layer 7 has 116 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.4 real=0:00:08.0 mem=2530.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:56:26, real = 0:56:23, mem = 2381.8M, totSessionCpu=5:36:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2381.79M, totSessionCpu=5:36:02 .
**optDesign ... cpu = 0:56:27, real = 0:56:24, mem = 2381.8M, totSessionCpu=5:36:02 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1828.86MB/1828.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1829.18MB/1829.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1829.23MB/1829.23MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT)
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 10%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 20%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 30%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 40%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 50%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 60%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 70%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 80%
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT): 90%

Finished Levelizing
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT)

Starting Activity Propagation
2025-Mar-17 05:34:43 (2025-Mar-17 12:34:43 GMT)
2025-Mar-17 05:34:44 (2025-Mar-17 12:34:44 GMT): 10%
2025-Mar-17 05:34:44 (2025-Mar-17 12:34:44 GMT): 20%

Finished Activity Propagation
2025-Mar-17 05:34:45 (2025-Mar-17 12:34:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1830.19MB/1830.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-17 05:34:45 (2025-Mar-17 12:34:45 GMT)
 ... Calculating switching power
2025-Mar-17 05:34:45 (2025-Mar-17 12:34:45 GMT): 10%
2025-Mar-17 05:34:45 (2025-Mar-17 12:34:45 GMT): 20%
2025-Mar-17 05:34:45 (2025-Mar-17 12:34:45 GMT): 30%
2025-Mar-17 05:34:46 (2025-Mar-17 12:34:46 GMT): 40%
2025-Mar-17 05:34:46 (2025-Mar-17 12:34:46 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 05:34:47 (2025-Mar-17 12:34:47 GMT): 60%
2025-Mar-17 05:34:50 (2025-Mar-17 12:34:50 GMT): 70%
2025-Mar-17 05:34:52 (2025-Mar-17 12:34:52 GMT): 80%
2025-Mar-17 05:34:53 (2025-Mar-17 12:34:53 GMT): 90%

Finished Calculating power
2025-Mar-17 05:34:53 (2025-Mar-17 12:34:53 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:08, mem(process/total)=1831.55MB/1831.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1831.55MB/1831.55MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1831.59MB/1831.59MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 05:34:53 (2025-Mar-17 12:34:53 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.21649543 	   63.1683%
Total Switching Power:      58.26752371 	   33.0945%
Total Leakage Power:         6.57980870 	    3.7372%
Total Power:               176.06382764
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.32        3.41      0.3091       49.04       27.85
Macro                                  0       1.119       4.863       5.983       3.398
IO                                     0           0     7.6e-07     7.6e-07   4.317e-07
Combinational                      60.74       45.87       1.372         108       61.33
Clock (Combinational)              5.162       7.868      0.0353       13.07       7.421
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.2       58.27        6.58       176.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.2       58.27        6.58       176.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.162       7.868      0.0353       13.07       7.421
-----------------------------------------------------------------------------------------
Total                              5.162       7.868      0.0353       13.07       7.421
-----------------------------------------------------------------------------------------
Total leakage power = 6.57981 mW
Cell usage statistics:  
Library tcbn65gpluswc , 145553 cells ( 100.000000%) , 6.57981 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1834.61MB/1834.61MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:56:39, real = 0:56:37, mem = 2381.8M, totSessionCpu=5:36:14 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:56:41, real = 0:56:39, mem = 2381.8M, totSessionCpu=5:36:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=2439.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2439.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2439.0M
** Profile ** Total reports :  cpu=0:00:03.0, mem=2383.8M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2383.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.023 | -27.023 |  0.093  |
|           TNS (ns):| -6531.6 | -6531.6 |  0.000  |
|    Violating Paths:|  2860   |  2860   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      5 (5)       |    -67     |      5 (5)       |
+----------------+------------------+------------+------------------+

Density: 19.099%
       (99.520% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2383.8M
**optDesign ... cpu = 0:56:46, real = 0:56:44, mem = 2381.8M, totSessionCpu=5:36:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 201503 markers are saved ...
... 21806 geometry drc markers are saved ...
... 39 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=2381.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)


*** Memory Usage v#1 (Current mem = 2317.184M, initial mem = 149.258M) ***
*** Message Summary: 2259 warning(s), 50 error(s)

--- Ending "Innovus" (totcpu=6:46:17, real=11:12:16, mem=2317.2M) ---
