TimeQuest Timing Analyzer report for TankShooter
Mon Apr 02 21:39:10 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'slow_clocks:sc|clock_1000ms'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'slow_clocks:sc|clock_1000ms'
 17. Slow Model Minimum Pulse Width: 'slow_clocks:sc|clock_1000ms'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'slow_clocks:sc|clock_1000ms'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'slow_clocks:sc|clock_1000ms'
 35. Fast Model Minimum Pulse Width: 'slow_clocks:sc|clock_1000ms'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; TankShooter                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; slow_clocks:sc|clock_1000ms           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { slow_clocks:sc|clock_1000ms }           ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 74.37 MHz  ; 74.37 MHz       ; CLOCK_50                              ;      ;
; 144.05 MHz ; 144.05 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
; 281.85 MHz ; 281.85 MHz      ; slow_clocks:sc|clock_1000ms           ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; slow_clocks:sc|clock_1000ms           ; -4.358 ; -67.796       ;
; CLOCK_50                              ; 6.553  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.058 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; slow_clocks:sc|clock_1000ms           ; 0.391 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; slow_clocks:sc|clock_1000ms           ; -0.500 ; -16.000       ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'slow_clocks:sc|clock_1000ms'                                                                                                             ;
+--------+---------------+----------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -4.358 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 5.005      ;
; -4.358 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 5.005      ;
; -4.358 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 5.005      ;
; -4.358 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 5.005      ;
; -4.213 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.864      ;
; -4.213 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.864      ;
; -4.213 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.864      ;
; -4.213 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.864      ;
; -4.204 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.855      ;
; -4.204 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.855      ;
; -4.204 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.855      ;
; -4.204 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.855      ;
; -4.195 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.841      ;
; -4.195 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.841      ;
; -4.195 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.841      ;
; -4.195 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.841      ;
; -4.195 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.847      ;
; -4.195 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.847      ;
; -4.195 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.847      ;
; -4.195 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.847      ;
; -4.191 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.843      ;
; -4.191 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.843      ;
; -4.191 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.843      ;
; -4.191 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.843      ;
; -4.183 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.829      ;
; -4.183 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.829      ;
; -4.183 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.829      ;
; -4.183 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.390     ; 4.829      ;
; -4.153 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.805      ;
; -4.153 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.805      ;
; -4.153 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.805      ;
; -4.153 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.805      ;
; -4.106 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.753      ;
; -4.106 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.753      ;
; -4.106 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.753      ;
; -4.106 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.753      ;
; -4.099 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.381     ; 4.754      ;
; -4.099 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.381     ; 4.754      ;
; -4.099 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.381     ; 4.754      ;
; -4.099 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.381     ; 4.754      ;
; -4.095 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.746      ;
; -4.095 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.746      ;
; -4.095 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.746      ;
; -4.095 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.746      ;
; -4.090 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.746      ;
; -4.090 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.746      ;
; -4.090 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.746      ;
; -4.090 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.746      ;
; -4.088 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.740      ;
; -4.088 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.740      ;
; -4.088 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.740      ;
; -4.088 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.384     ; 4.740      ;
; -4.086 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.742      ;
; -4.086 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.742      ;
; -4.086 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.742      ;
; -4.086 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.742      ;
; -4.076 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.723      ;
; -4.076 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.723      ;
; -4.076 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.723      ;
; -4.076 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.723      ;
; -4.049 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.696      ;
; -4.049 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.696      ;
; -4.049 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.696      ;
; -4.049 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.696      ;
; -4.041 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.691      ;
; -4.041 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.691      ;
; -4.041 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.691      ;
; -4.041 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.691      ;
; -4.032 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.683      ;
; -4.032 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.683      ;
; -4.032 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.683      ;
; -4.032 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.683      ;
; -4.029 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.679      ;
; -4.029 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.679      ;
; -4.029 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.679      ;
; -4.029 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.386     ; 4.679      ;
; -4.028 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.679      ;
; -4.028 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.679      ;
; -4.028 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.679      ;
; -4.028 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.679      ;
; -4.020 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.671      ;
; -4.020 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.671      ;
; -4.020 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.671      ;
; -4.020 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.671      ;
; -4.018 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.665      ;
; -4.018 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.665      ;
; -4.018 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.665      ;
; -4.018 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.389     ; 4.665      ;
; -4.017 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.382     ; 4.671      ;
; -4.017 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.382     ; 4.671      ;
; -4.017 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.382     ; 4.671      ;
; -4.017 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.382     ; 4.671      ;
; -4.016 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.667      ;
; -4.016 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.667      ;
; -4.016 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.667      ;
; -4.016 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.385     ; 4.667      ;
; -4.009 ; target_y[1]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.665      ;
; -4.009 ; target_y[1]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.665      ;
; -4.009 ; target_y[1]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.665      ;
; -4.009 ; target_y[1]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.380     ; 4.665      ;
+--------+---------------+----------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.553 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.419     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.635 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 13.321     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.832 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 13.132     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.914 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.034     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg       ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 6.934 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.031     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.061 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 12.913     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.070 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 12.905     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.089 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 12.880     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.114 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 12.858     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
; 7.122 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.854     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.058 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.969      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.974      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.105 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.945      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.155 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.872      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.165 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.877      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 6.848      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.717      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.309 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.728      ;
; 33.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.722      ;
; 33.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.722      ;
; 33.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.722      ;
; 33.318 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.722      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; state.DRAW_BOARD                                                                                                ; state.DRAW_BOARD                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.SLEEP                                                                                                     ; state.SLEEP                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|fire~_Duplicate_1                                                                          ; input_decoder:decode|fire~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fire_cooldown                                                                                                   ; fire_cooldown                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|left2~_Duplicate_1                                                                         ; input_decoder:decode|left2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|right2~_Duplicate_1                                                                        ; input_decoder:decode|right2~_Duplicate_1                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|fire2~_Duplicate_1                                                                         ; input_decoder:decode|fire2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fire_cooldown2                                                                                                  ; fire_cooldown2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|up2~_Duplicate_1                                                                           ; input_decoder:decode|up2~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|down2~_Duplicate_1                                                                         ; input_decoder:decode|down2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|down~_Duplicate_1                                                                          ; input_decoder:decode|down~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; defeat2                                                                                                         ; defeat2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; input_decoder:decode|right~_Duplicate_1                                                                         ; input_decoder:decode|right~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.VICTORY~_Duplicate_8                                                                                      ; state.VICTORY~_Duplicate_8                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.DEFEAT                                                                                                    ; state.DEFEAT                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; defeat                                                                                                          ; defeat                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; next_colour[1]                                                                                                  ; current_colour[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.780      ;
; 0.516 ; state_copy:initializer|xycounter:xyc|done                                                                       ; state_copy:initializer|done_d                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; next_colour2[2]                                                                                                 ; current_colour2[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; next_colour2[1]                                                                                                 ; current_colour2[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; next_y2[3]                                                                                                      ; current_y2[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; next_colour[0]                                                                                                  ; current_colour[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; slow_clocks:sc|counter_1000ms[27]                                                                               ; slow_clocks:sc|counter_1000ms[27]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; next_colour[2]                                                                                                  ; current_colour[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_0_IDLE                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                    ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.527 ; missile_index2[8]                                                                                               ; missile_index2[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; state.DEFEAT                                                                                                    ; defeat                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; state.DEFEAT                                                                                                    ; defeat2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; missile_count[8]                                                                                                ; missile_count[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; state_copy:initializer|xycounter:xyc|y[6]                                                                       ; state_copy:initializer|xycounter:xyc|y[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; state.SHOOT2                                                                                                    ; state.SHOOT_22                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; counter[31]                                                                                                     ; counter[31]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; next_x2[3]                                                                                                      ; current_x2[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; state.SHOOT_2                                                                                                   ; state.READ_MISSILE                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.535 ; next_x2[6]                                                                                                      ; current_x2[6]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.544 ; state.START                                                                                                     ; state.CHECK                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.550 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.555 ; state.NEW_XY2                                                                                                   ; state.OLD_XY2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.559 ; missile_count2[8]                                                                                               ; missile_count2[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.568 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|fire2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.834      ;
; 0.568 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|down~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.834      ;
; 0.574 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|down2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.840      ;
; 0.576 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|right2~_Duplicate_1                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.842      ;
; 0.577 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|up2~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.843      ;
; 0.653 ; next_colour2[0]                                                                                                 ; current_colour2[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.660 ; state.NEW_XY_COLOUR                                                                                             ; state.NEW_XY                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.698 ; next_y[6]                                                                                                       ; current_y[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.965      ;
; 0.703 ; input_decoder:decode|PS2_Controller:ps2c|last_ps2_clk                                                           ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.969      ;
; 0.712 ; next_x[7]                                                                                                       ; delta_x[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.977      ;
; 0.722 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                    ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.989      ;
; 0.732 ; next_x[2]                                                                                                       ; current_x[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.000      ;
; 0.736 ; current_y2[6]                                                                                                   ; delta_y2[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.002      ;
; 0.738 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.004      ;
; 0.741 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                     ; input_decoder:decode|right~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.008      ;
; 0.743 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                     ; input_decoder:decode|left2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.010      ;
; 0.761 ; state.DRAW_BOARD                                                                                                ; state.INIT                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.027      ;
; 0.768 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.034      ;
; 0.774 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.040      ;
; 0.795 ; missile_count2[0]                                                                                               ; missile_count2[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; counter[0]                                                                                                      ; counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; counter[16]                                                                                                     ; counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; missile_index[7]                                                                                                ; missile_index[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; slow_clocks:sc|counter_1000ms[14]                                                                               ; slow_clocks:sc|counter_1000ms[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.799 ; slow_clocks:sc|counter_1000ms[0]                                                                                ; slow_clocks:sc|counter_1000ms[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; slow_clocks:sc|counter_1000ms[2]                                                                                ; slow_clocks:sc|counter_1000ms[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; slow_clocks:sc|counter_1000ms[5]                                                                                ; slow_clocks:sc|counter_1000ms[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; missile_index2[3]                                                                                               ; missile_index2[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; missile_index2[5]                                                                                               ; missile_index2[5]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; missile_index2[7]                                                                                               ; missile_index2[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; slow_clocks:sc|counter_1000ms[15]                                                                               ; slow_clocks:sc|counter_1000ms[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; missile_index2[1]                                                                                               ; missile_index2[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; state_copy:initializer|xycounter:xyc|y[0]                                                                       ; state_copy:initializer|xycounter:xyc|y[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; counter[1]                                                                                                      ; counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; counter[17]                                                                                                     ; counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; missile_count[2]                                                                                                ; missile_count[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; slow_clocks:sc|counter_1000ms[7]                                                                                ; slow_clocks:sc|counter_1000ms[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; slow_clocks:sc|counter_1000ms[9]                                                                                ; slow_clocks:sc|counter_1000ms[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; counter[2]                                                                                                      ; counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[4]                                                                                                      ; counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[7]                                                                                                      ; counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[9]                                                                                                      ; counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[11]                                                                                                     ; counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[13]                                                                                                     ; counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[14]                                                                                                     ; counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[15]                                                                                                     ; counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[18]                                                                                                     ; counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter[20]                                                                                                     ; counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.733 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.998      ;
; 0.805 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.813 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.836 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.101      ;
; 0.837 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.857 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.861 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.862 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.130      ;
; 0.866 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.944 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.247      ;
; 0.962 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.228      ;
; 1.004 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.270      ;
; 1.051 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.318      ;
; 1.061 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.327      ;
; 1.072 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.339      ;
; 1.188 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.488      ;
; 1.189 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.485      ;
; 1.196 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.495      ;
; 1.231 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.542      ;
; 1.237 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.556      ;
; 1.243 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.509      ;
; 1.245 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.513      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.547      ;
; 1.252 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.301 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.597      ;
; 1.314 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.580      ;
; 1.318 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.584      ;
; 1.330 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.348 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.616      ;
; 1.385 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.651      ;
; 1.429 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.694      ;
; 1.443 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.715      ;
; 1.448 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 1.772      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 1.776      ;
; 1.454 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.713      ;
; 1.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.714      ;
; 1.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.714      ;
; 1.456 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.715      ;
; 1.456 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.715      ;
; 1.456 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.722      ;
; 1.457 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.716      ;
; 1.459 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.720      ;
; 1.460 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.721      ;
; 1.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.722      ;
; 1.462 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.723      ;
; 1.462 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.723      ;
; 1.463 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.780      ;
; 1.463 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.724      ;
; 1.463 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.731      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.769      ;
; 1.468 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.757      ;
; 1.475 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.774      ;
; 1.482 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.794      ;
; 1.482 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.748      ;
; 1.484 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.801      ;
; 1.487 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.793      ;
; 1.487 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.488 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.792      ;
; 1.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.806      ;
; 1.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.800      ;
; 1.516 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.803      ;
; 1.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.815      ;
; 1.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.826      ;
; 1.530 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.834      ;
; 1.531 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.851      ;
; 1.532 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.831      ;
; 1.533 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 1.857      ;
; 1.534 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.840      ;
; 1.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.853      ;
; 1.544 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.812      ;
; 1.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.814      ;
; 1.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.817      ;
; 1.553 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.819      ;
; 1.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.826      ;
; 1.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.880      ;
; 1.607 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.880      ;
; 1.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.908      ;
; 1.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.929      ;
; 1.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.922      ;
; 1.619 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.885      ;
; 1.621 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.925      ;
; 1.622 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.888      ;
; 1.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.940      ;
; 1.627 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.895      ;
; 1.631 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.897      ;
; 1.649 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.919      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'slow_clocks:sc|clock_1000ms'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.629 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.895      ;
; 0.781 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.047      ;
; 1.043 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.309      ;
; 1.044 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.310      ;
; 1.185 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.451      ;
; 1.186 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.452      ;
; 1.186 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.452      ;
; 1.224 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.491      ;
; 1.227 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.493      ;
; 1.280 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.546      ;
; 1.317 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.583      ;
; 1.320 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.586      ;
; 1.321 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.587      ;
; 1.321 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.587      ;
; 1.346 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.612      ;
; 1.346 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.612      ;
; 1.347 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.613      ;
; 1.349 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.615      ;
; 1.349 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.615      ;
; 1.356 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.622      ;
; 1.459 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.725      ;
; 1.665 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.931      ;
; 1.747 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.013      ;
; 1.799 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.065      ;
; 1.802 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.068      ;
; 1.804 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.070      ;
; 1.846 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.112      ;
; 1.881 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.147      ;
; 1.881 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.147      ;
; 1.881 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.147      ;
; 1.881 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.147      ;
; 1.888 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.154      ;
; 1.958 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.224      ;
; 1.991 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.257      ;
; 2.056 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.322      ;
; 2.057 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.323      ;
; 2.061 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.327      ;
; 2.090 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.356      ;
; 2.113 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.379      ;
; 2.114 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.380      ;
; 2.115 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.381      ;
; 2.116 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.382      ;
; 2.119 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.385      ;
; 2.129 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.395      ;
; 2.150 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.416      ;
; 2.164 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.430      ;
; 2.164 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.430      ;
; 2.164 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.430      ;
; 2.164 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.430      ;
; 2.169 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.435      ;
; 2.175 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.441      ;
; 2.189 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.455      ;
; 2.189 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.455      ;
; 2.189 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.455      ;
; 2.189 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.455      ;
; 2.222 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.488      ;
; 2.273 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.539      ;
; 2.293 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.559      ;
; 2.294 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.560      ;
; 2.295 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.561      ;
; 2.298 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.564      ;
; 2.318 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.584      ;
; 2.335 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.601      ;
; 2.339 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.605      ;
; 2.400 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.666      ;
; 2.477 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.743      ;
; 2.498 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.764      ;
; 2.587 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.852      ;
; 2.587 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.852      ;
; 2.587 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.852      ;
; 2.587 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.852      ;
; 2.596 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.861      ;
; 2.596 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.861      ;
; 2.596 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.861      ;
; 2.596 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.861      ;
; 2.605 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 2.871      ;
; 2.699 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.964      ;
; 2.699 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.964      ;
; 2.699 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.964      ;
; 2.699 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.964      ;
; 2.708 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.973      ;
; 2.708 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.973      ;
; 2.708 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.973      ;
; 2.708 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.001     ; 2.973      ;
; 2.797 ; defeat2                                      ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50                    ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.375     ; 2.688      ;
; 2.797 ; defeat2                                      ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50                    ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.375     ; 2.688      ;
; 2.797 ; defeat2                                      ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50                    ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.375     ; 2.688      ;
; 2.797 ; defeat2                                      ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50                    ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.375     ; 2.688      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'slow_clocks:sc|clock_1000ms'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a22~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a22~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; CLOCK_50                    ; 13.009 ; 13.009 ; Rise       ; CLOCK_50                    ;
;  KEY[0]   ; CLOCK_50                    ; 12.741 ; 12.741 ; Rise       ; CLOCK_50                    ;
;  KEY[1]   ; CLOCK_50                    ; 11.536 ; 11.536 ; Rise       ; CLOCK_50                    ;
;  KEY[2]   ; CLOCK_50                    ; 12.452 ; 12.452 ; Rise       ; CLOCK_50                    ;
;  KEY[3]   ; CLOCK_50                    ; 13.009 ; 13.009 ; Rise       ; CLOCK_50                    ;
; PS2_CLK   ; CLOCK_50                    ; 4.963  ; 4.963  ; Rise       ; CLOCK_50                    ;
; PS2_DAT   ; CLOCK_50                    ; 4.932  ; 4.932  ; Rise       ; CLOCK_50                    ;
; SW[*]     ; CLOCK_50                    ; 12.098 ; 12.098 ; Rise       ; CLOCK_50                    ;
;  SW[0]    ; CLOCK_50                    ; 6.601  ; 6.601  ; Rise       ; CLOCK_50                    ;
;  SW[1]    ; CLOCK_50                    ; 5.917  ; 5.917  ; Rise       ; CLOCK_50                    ;
;  SW[2]    ; CLOCK_50                    ; 5.219  ; 5.219  ; Rise       ; CLOCK_50                    ;
;  SW[3]    ; CLOCK_50                    ; 6.322  ; 6.322  ; Rise       ; CLOCK_50                    ;
;  SW[4]    ; CLOCK_50                    ; 5.238  ; 5.238  ; Rise       ; CLOCK_50                    ;
;  SW[5]    ; CLOCK_50                    ; 5.925  ; 5.925  ; Rise       ; CLOCK_50                    ;
;  SW[6]    ; CLOCK_50                    ; 5.564  ; 5.564  ; Rise       ; CLOCK_50                    ;
;  SW[7]    ; CLOCK_50                    ; 5.058  ; 5.058  ; Rise       ; CLOCK_50                    ;
;  SW[8]    ; CLOCK_50                    ; 5.458  ; 5.458  ; Rise       ; CLOCK_50                    ;
;  SW[9]    ; CLOCK_50                    ; 5.066  ; 5.066  ; Rise       ; CLOCK_50                    ;
;  SW[10]   ; CLOCK_50                    ; 4.728  ; 4.728  ; Rise       ; CLOCK_50                    ;
;  SW[11]   ; CLOCK_50                    ; 4.580  ; 4.580  ; Rise       ; CLOCK_50                    ;
;  SW[12]   ; CLOCK_50                    ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                    ;
;  SW[13]   ; CLOCK_50                    ; 9.169  ; 9.169  ; Rise       ; CLOCK_50                    ;
;  SW[14]   ; CLOCK_50                    ; 10.291 ; 10.291 ; Rise       ; CLOCK_50                    ;
;  SW[15]   ; CLOCK_50                    ; 12.098 ; 12.098 ; Rise       ; CLOCK_50                    ;
;  SW[16]   ; CLOCK_50                    ; 5.152  ; 5.152  ; Rise       ; CLOCK_50                    ;
;  SW[17]   ; CLOCK_50                    ; 8.476  ; 8.476  ; Rise       ; CLOCK_50                    ;
; SW[*]     ; slow_clocks:sc|clock_1000ms ; 5.776  ; 5.776  ; Rise       ; slow_clocks:sc|clock_1000ms ;
;  SW[17]   ; slow_clocks:sc|clock_1000ms ; 5.776  ; 5.776  ; Rise       ; slow_clocks:sc|clock_1000ms ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; CLOCK_50                    ; -6.418 ; -6.418 ; Rise       ; CLOCK_50                    ;
;  KEY[0]   ; CLOCK_50                    ; -6.567 ; -6.567 ; Rise       ; CLOCK_50                    ;
;  KEY[1]   ; CLOCK_50                    ; -7.007 ; -7.007 ; Rise       ; CLOCK_50                    ;
;  KEY[2]   ; CLOCK_50                    ; -6.418 ; -6.418 ; Rise       ; CLOCK_50                    ;
;  KEY[3]   ; CLOCK_50                    ; -8.088 ; -8.088 ; Rise       ; CLOCK_50                    ;
; PS2_CLK   ; CLOCK_50                    ; -4.733 ; -4.733 ; Rise       ; CLOCK_50                    ;
; PS2_DAT   ; CLOCK_50                    ; -4.702 ; -4.702 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; CLOCK_50                    ; -1.296 ; -1.296 ; Rise       ; CLOCK_50                    ;
;  SW[0]    ; CLOCK_50                    ; -3.146 ; -3.146 ; Rise       ; CLOCK_50                    ;
;  SW[1]    ; CLOCK_50                    ; -2.505 ; -2.505 ; Rise       ; CLOCK_50                    ;
;  SW[2]    ; CLOCK_50                    ; -2.364 ; -2.364 ; Rise       ; CLOCK_50                    ;
;  SW[3]    ; CLOCK_50                    ; -2.461 ; -2.461 ; Rise       ; CLOCK_50                    ;
;  SW[4]    ; CLOCK_50                    ; -2.565 ; -2.565 ; Rise       ; CLOCK_50                    ;
;  SW[5]    ; CLOCK_50                    ; -2.593 ; -2.593 ; Rise       ; CLOCK_50                    ;
;  SW[6]    ; CLOCK_50                    ; -2.234 ; -2.234 ; Rise       ; CLOCK_50                    ;
;  SW[7]    ; CLOCK_50                    ; -3.096 ; -3.096 ; Rise       ; CLOCK_50                    ;
;  SW[8]    ; CLOCK_50                    ; -3.635 ; -3.635 ; Rise       ; CLOCK_50                    ;
;  SW[9]    ; CLOCK_50                    ; -3.284 ; -3.284 ; Rise       ; CLOCK_50                    ;
;  SW[10]   ; CLOCK_50                    ; -2.383 ; -2.383 ; Rise       ; CLOCK_50                    ;
;  SW[11]   ; CLOCK_50                    ; -2.267 ; -2.267 ; Rise       ; CLOCK_50                    ;
;  SW[12]   ; CLOCK_50                    ; -1.296 ; -1.296 ; Rise       ; CLOCK_50                    ;
;  SW[13]   ; CLOCK_50                    ; -5.471 ; -5.471 ; Rise       ; CLOCK_50                    ;
;  SW[14]   ; CLOCK_50                    ; -6.407 ; -6.407 ; Rise       ; CLOCK_50                    ;
;  SW[15]   ; CLOCK_50                    ; -4.962 ; -4.962 ; Rise       ; CLOCK_50                    ;
;  SW[16]   ; CLOCK_50                    ; -3.654 ; -3.654 ; Rise       ; CLOCK_50                    ;
;  SW[17]   ; CLOCK_50                    ; -3.752 ; -3.752 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; slow_clocks:sc|clock_1000ms ; -4.238 ; -4.238 ; Rise       ; slow_clocks:sc|clock_1000ms ;
;  SW[17]   ; slow_clocks:sc|clock_1000ms ; -4.238 ; -4.238 ; Rise       ; slow_clocks:sc|clock_1000ms ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+
; HEX4[*]   ; CLOCK_50                    ; 8.512  ; 8.512  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50                    ; 7.906  ; 7.906  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50                    ; 8.512  ; 8.512  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50                    ; 7.906  ; 7.906  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50                    ; 7.898  ; 7.898  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50                    ; 8.511  ; 8.511  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50                    ; 8.499  ; 8.499  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50                    ; 7.885  ; 7.885  ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50                    ; 8.546  ; 8.546  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50                    ; 8.258  ; 8.258  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50                    ; 8.216  ; 8.216  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50                    ; 8.204  ; 8.204  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50                    ; 8.394  ; 8.394  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50                    ; 8.546  ; 8.546  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50                    ; 8.454  ; 8.454  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50                    ; 8.194  ; 8.194  ; Rise       ; CLOCK_50                              ;
; HEX6[*]   ; CLOCK_50                    ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]  ; CLOCK_50                    ; 8.299  ; 8.299  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]  ; CLOCK_50                    ; 8.310  ; 8.310  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]  ; CLOCK_50                    ; 8.297  ; 8.297  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]  ; CLOCK_50                    ; 8.835  ; 8.835  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]  ; CLOCK_50                    ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]  ; CLOCK_50                    ; 8.840  ; 8.840  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]  ; CLOCK_50                    ; 8.838  ; 8.838  ; Rise       ; CLOCK_50                              ;
; HEX7[*]   ; CLOCK_50                    ; 9.323  ; 9.323  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]  ; CLOCK_50                    ; 9.323  ; 9.323  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]  ; CLOCK_50                    ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]  ; CLOCK_50                    ; 8.901  ; 8.901  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]  ; CLOCK_50                    ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]  ; CLOCK_50                    ; 8.881  ; 8.881  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]  ; CLOCK_50                    ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]  ; CLOCK_50                    ; 8.925  ; 8.925  ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50                    ; 5.873  ; 5.873  ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50                    ; 5.854  ; 5.854  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50                    ; 5.854  ; 5.854  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50                    ; 5.834  ; 5.834  ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50                    ; 5.834  ; 5.834  ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50                    ; 5.873  ; 5.873  ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50                    ; 5.863  ; 5.863  ; Rise       ; CLOCK_50                              ;
;  LEDG[6]  ; CLOCK_50                    ; 5.853  ; 5.853  ; Rise       ; CLOCK_50                              ;
;  LEDG[7]  ; CLOCK_50                    ; 5.803  ; 5.803  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50                    ; 5.835  ; 5.835  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50                    ; 5.835  ; 5.835  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50                    ; 5.855  ; 5.855  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50                    ; 5.855  ; 5.855  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50                    ; 5.845  ; 5.845  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50                    ; 5.845  ; 5.845  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50                    ; 5.809  ; 5.809  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50                    ; 5.819  ; 5.819  ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50                    ; 5.820  ; 5.820  ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50                    ; 5.820  ; 5.820  ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50                    ; 5.830  ; 5.830  ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50                    ; 5.830  ; 5.830  ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50                    ; 7.820  ; 7.820  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                    ; 7.521  ; 7.521  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                    ; 7.521  ; 7.521  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                    ; 7.524  ; 7.524  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                    ; 7.514  ; 7.514  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                    ; 7.820  ; 7.820  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                    ; 7.810  ; 7.810  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                    ; 7.801  ; 7.801  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                    ; 7.801  ; 7.801  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                    ; 7.791  ; 7.791  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                    ; 7.791  ; 7.791  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                    ; 3.447  ; 3.447  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ; 3.388  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                    ; 7.534  ; 7.534  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                    ; 7.534  ; 7.534  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                    ; 7.534  ; 7.534  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                    ; 7.292  ; 7.292  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                    ; 7.292  ; 7.292  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                    ; 7.302  ; 7.302  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                    ; 7.302  ; 7.302  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                    ; 7.466  ; 7.466  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                    ; 7.486  ; 7.486  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                    ; 7.496  ; 7.496  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                    ; 7.496  ; 7.496  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                    ; 3.457  ; 3.457  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                    ; 7.989  ; 7.989  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                    ; 7.989  ; 7.989  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                    ; 7.805  ; 7.805  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                    ; 7.805  ; 7.805  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                    ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                    ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                    ; 7.738  ; 7.738  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                    ; 7.718  ; 7.718  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                    ; 7.728  ; 7.728  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                    ; 7.675  ; 7.675  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                    ; 7.675  ; 7.675  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                    ; 3.436  ; 3.436  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ;        ; 3.388  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; slow_clocks:sc|clock_1000ms ; 8.801  ; 8.801  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[0]  ; slow_clocks:sc|clock_1000ms ; 8.550  ; 8.550  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[1]  ; slow_clocks:sc|clock_1000ms ; 8.516  ; 8.516  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[2]  ; slow_clocks:sc|clock_1000ms ; 8.541  ; 8.541  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[3]  ; slow_clocks:sc|clock_1000ms ; 8.799  ; 8.799  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[4]  ; slow_clocks:sc|clock_1000ms ; 8.801  ; 8.801  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[5]  ; slow_clocks:sc|clock_1000ms ; 8.794  ; 8.794  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[6]  ; slow_clocks:sc|clock_1000ms ; 8.784  ; 8.784  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX1[*]   ; slow_clocks:sc|clock_1000ms ; 10.511 ; 10.511 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[0]  ; slow_clocks:sc|clock_1000ms ; 9.701  ; 9.701  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[1]  ; slow_clocks:sc|clock_1000ms ; 10.511 ; 10.511 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[2]  ; slow_clocks:sc|clock_1000ms ; 8.328  ; 8.328  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[3]  ; slow_clocks:sc|clock_1000ms ; 9.573  ; 9.573  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[4]  ; slow_clocks:sc|clock_1000ms ; 8.773  ; 8.773  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[5]  ; slow_clocks:sc|clock_1000ms ; 9.896  ; 9.896  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[6]  ; slow_clocks:sc|clock_1000ms ; 9.266  ; 9.266  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX2[*]   ; slow_clocks:sc|clock_1000ms ; 10.097 ; 10.097 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[0]  ; slow_clocks:sc|clock_1000ms ; 9.230  ; 9.230  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[1]  ; slow_clocks:sc|clock_1000ms ; 9.387  ; 9.387  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[2]  ; slow_clocks:sc|clock_1000ms ; 10.097 ; 10.097 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[3]  ; slow_clocks:sc|clock_1000ms ; 9.736  ; 9.736  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[4]  ; slow_clocks:sc|clock_1000ms ; 9.182  ; 9.182  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[5]  ; slow_clocks:sc|clock_1000ms ; 9.427  ; 9.427  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[6]  ; slow_clocks:sc|clock_1000ms ; 9.434  ; 9.434  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX3[*]   ; slow_clocks:sc|clock_1000ms ; 10.621 ; 10.621 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[0]  ; slow_clocks:sc|clock_1000ms ; 9.674  ; 9.674  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[1]  ; slow_clocks:sc|clock_1000ms ; 10.621 ; 10.621 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[2]  ; slow_clocks:sc|clock_1000ms ; 9.089  ; 9.089  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[3]  ; slow_clocks:sc|clock_1000ms ; 9.617  ; 9.617  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[4]  ; slow_clocks:sc|clock_1000ms ; 9.579  ; 9.579  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[5]  ; slow_clocks:sc|clock_1000ms ; 10.297 ; 10.297 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[6]  ; slow_clocks:sc|clock_1000ms ; 8.834  ; 8.834  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+
; HEX4[*]   ; CLOCK_50                    ; 7.560  ; 7.560  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50                    ; 7.582  ; 7.582  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50                    ; 8.246  ; 8.246  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50                    ; 7.609  ; 7.609  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50                    ; 7.573  ; 7.573  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50                    ; 8.243  ; 8.243  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50                    ; 8.239  ; 8.239  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50                    ; 7.560  ; 7.560  ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50                    ; 7.511  ; 7.511  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50                    ; 7.552  ; 7.552  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50                    ; 7.511  ; 7.511  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50                    ; 7.527  ; 7.527  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50                    ; 8.071  ; 8.071  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50                    ; 8.223  ; 8.223  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50                    ; 8.150  ; 8.150  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50                    ; 7.872  ; 7.872  ; Rise       ; CLOCK_50                              ;
; HEX6[*]   ; CLOCK_50                    ; 8.018  ; 8.018  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]  ; CLOCK_50                    ; 8.022  ; 8.022  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]  ; CLOCK_50                    ; 8.033  ; 8.033  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]  ; CLOCK_50                    ; 8.018  ; 8.018  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]  ; CLOCK_50                    ; 8.560  ; 8.560  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]  ; CLOCK_50                    ; 8.573  ; 8.573  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]  ; CLOCK_50                    ; 8.560  ; 8.560  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]  ; CLOCK_50                    ; 8.562  ; 8.562  ; Rise       ; CLOCK_50                              ;
; HEX7[*]   ; CLOCK_50                    ; 8.513  ; 8.513  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]  ; CLOCK_50                    ; 8.981  ; 8.981  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]  ; CLOCK_50                    ; 8.543  ; 8.543  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]  ; CLOCK_50                    ; 8.534  ; 8.534  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]  ; CLOCK_50                    ; 8.538  ; 8.538  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]  ; CLOCK_50                    ; 8.513  ; 8.513  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]  ; CLOCK_50                    ; 8.552  ; 8.552  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]  ; CLOCK_50                    ; 8.556  ; 8.556  ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50                    ; 5.803  ; 5.803  ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50                    ; 5.854  ; 5.854  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50                    ; 5.854  ; 5.854  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50                    ; 5.834  ; 5.834  ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50                    ; 5.834  ; 5.834  ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50                    ; 5.873  ; 5.873  ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50                    ; 5.863  ; 5.863  ; Rise       ; CLOCK_50                              ;
;  LEDG[6]  ; CLOCK_50                    ; 5.853  ; 5.853  ; Rise       ; CLOCK_50                              ;
;  LEDG[7]  ; CLOCK_50                    ; 5.803  ; 5.803  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50                    ; 5.809  ; 5.809  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50                    ; 5.835  ; 5.835  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50                    ; 5.835  ; 5.835  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50                    ; 5.855  ; 5.855  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50                    ; 5.855  ; 5.855  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50                    ; 5.845  ; 5.845  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50                    ; 5.845  ; 5.845  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50                    ; 5.809  ; 5.809  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50                    ; 5.819  ; 5.819  ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50                    ; 5.820  ; 5.820  ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50                    ; 5.820  ; 5.820  ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50                    ; 5.830  ; 5.830  ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50                    ; 5.830  ; 5.830  ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50                    ; 6.622  ; 6.622  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                    ; 6.629  ; 6.629  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                    ; 6.629  ; 6.629  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                    ; 6.632  ; 6.632  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                    ; 6.622  ; 6.622  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                    ; 6.928  ; 6.928  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                    ; 6.918  ; 6.918  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                    ; 6.909  ; 6.909  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                    ; 6.909  ; 6.909  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                    ; 6.899  ; 6.899  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                    ; 6.899  ; 6.899  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                    ; 3.447  ; 3.447  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ; 3.388  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                    ; 6.162  ; 6.162  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                    ; 6.404  ; 6.404  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                    ; 6.404  ; 6.404  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                    ; 6.162  ; 6.162  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                    ; 6.162  ; 6.162  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                    ; 6.172  ; 6.172  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                    ; 6.172  ; 6.172  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                    ; 6.336  ; 6.336  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                    ; 6.356  ; 6.356  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                    ; 6.366  ; 6.366  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                    ; 6.366  ; 6.366  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                    ; 3.457  ; 3.457  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                    ; 6.179  ; 6.179  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                    ; 5.995  ; 5.995  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                    ; 5.995  ; 5.995  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                    ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                    ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                    ; 5.928  ; 5.928  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                    ; 5.908  ; 5.908  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                    ; 5.918  ; 5.918  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                    ; 3.436  ; 3.436  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ;        ; 3.388  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; slow_clocks:sc|clock_1000ms ; 7.905  ; 7.905  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[0]  ; slow_clocks:sc|clock_1000ms ; 7.942  ; 7.942  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[1]  ; slow_clocks:sc|clock_1000ms ; 7.905  ; 7.905  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[2]  ; slow_clocks:sc|clock_1000ms ; 7.929  ; 7.929  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[3]  ; slow_clocks:sc|clock_1000ms ; 8.192  ; 8.192  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[4]  ; slow_clocks:sc|clock_1000ms ; 8.194  ; 8.194  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[5]  ; slow_clocks:sc|clock_1000ms ; 8.182  ; 8.182  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[6]  ; slow_clocks:sc|clock_1000ms ; 8.171  ; 8.171  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX1[*]   ; slow_clocks:sc|clock_1000ms ; 8.043  ; 8.043  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[0]  ; slow_clocks:sc|clock_1000ms ; 9.378  ; 9.378  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[1]  ; slow_clocks:sc|clock_1000ms ; 10.188 ; 10.188 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[2]  ; slow_clocks:sc|clock_1000ms ; 8.043  ; 8.043  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[3]  ; slow_clocks:sc|clock_1000ms ; 9.260  ; 9.260  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[4]  ; slow_clocks:sc|clock_1000ms ; 8.460  ; 8.460  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[5]  ; slow_clocks:sc|clock_1000ms ; 9.584  ; 9.584  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[6]  ; slow_clocks:sc|clock_1000ms ; 8.943  ; 8.943  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX2[*]   ; slow_clocks:sc|clock_1000ms ; 8.900  ; 8.900  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[0]  ; slow_clocks:sc|clock_1000ms ; 8.960  ; 8.960  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[1]  ; slow_clocks:sc|clock_1000ms ; 9.116  ; 9.116  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[2]  ; slow_clocks:sc|clock_1000ms ; 9.842  ; 9.842  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[3]  ; slow_clocks:sc|clock_1000ms ; 9.459  ; 9.459  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[4]  ; slow_clocks:sc|clock_1000ms ; 8.900  ; 8.900  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[5]  ; slow_clocks:sc|clock_1000ms ; 9.152  ; 9.152  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[6]  ; slow_clocks:sc|clock_1000ms ; 9.158  ; 9.158  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX3[*]   ; slow_clocks:sc|clock_1000ms ; 7.718  ; 7.718  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[0]  ; slow_clocks:sc|clock_1000ms ; 8.553  ; 8.553  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[1]  ; slow_clocks:sc|clock_1000ms ; 9.469  ; 9.469  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[2]  ; slow_clocks:sc|clock_1000ms ; 7.718  ; 7.718  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[3]  ; slow_clocks:sc|clock_1000ms ; 8.514  ; 8.514  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[4]  ; slow_clocks:sc|clock_1000ms ; 9.184  ; 9.184  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[5]  ; slow_clocks:sc|clock_1000ms ; 9.148  ; 9.148  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[6]  ; slow_clocks:sc|clock_1000ms ; 8.454  ; 8.454  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; slow_clocks:sc|clock_1000ms           ; -1.558 ; -24.004       ;
; CLOCK_50                              ; 13.360 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.848 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; slow_clocks:sc|clock_1000ms           ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; slow_clocks:sc|clock_1000ms           ; -0.500 ; -16.000       ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'slow_clocks:sc|clock_1000ms'                                                                                                             ;
+--------+---------------+----------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -1.558 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.325      ;
; -1.558 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.325      ;
; -1.558 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.325      ;
; -1.558 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.325      ;
; -1.502 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.273      ;
; -1.502 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.273      ;
; -1.502 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.273      ;
; -1.502 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.273      ;
; -1.496 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.268      ;
; -1.496 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.268      ;
; -1.496 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.268      ;
; -1.496 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.268      ;
; -1.487 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.257      ;
; -1.487 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.257      ;
; -1.487 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.257      ;
; -1.487 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.257      ;
; -1.481 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.253      ;
; -1.481 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.253      ;
; -1.481 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.253      ;
; -1.481 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.253      ;
; -1.476 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.241      ;
; -1.476 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.241      ;
; -1.476 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.241      ;
; -1.476 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.241      ;
; -1.467 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.234      ;
; -1.467 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.234      ;
; -1.467 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.234      ;
; -1.467 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.234      ;
; -1.465 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.230      ;
; -1.465 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.230      ;
; -1.465 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.230      ;
; -1.465 ; current_x[6]  ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.267     ; 2.230      ;
; -1.450 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.222      ;
; -1.450 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.222      ;
; -1.450 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.222      ;
; -1.450 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.222      ;
; -1.444 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.211      ;
; -1.444 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.211      ;
; -1.444 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.211      ;
; -1.444 ; target_x[6]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.211      ;
; -1.439 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.211      ;
; -1.439 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.211      ;
; -1.439 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.211      ;
; -1.439 ; target_x[0]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.260     ; 2.211      ;
; -1.438 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.208      ;
; -1.438 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.208      ;
; -1.438 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.208      ;
; -1.438 ; current_x2[5] ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.208      ;
; -1.435 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.211      ;
; -1.435 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.211      ;
; -1.435 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.211      ;
; -1.435 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.211      ;
; -1.426 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.258     ; 2.200      ;
; -1.426 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.258     ; 2.200      ;
; -1.426 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.258     ; 2.200      ;
; -1.426 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.258     ; 2.200      ;
; -1.424 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.191      ;
; -1.424 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.191      ;
; -1.424 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.191      ;
; -1.424 ; current_x[3]  ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.191      ;
; -1.420 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.196      ;
; -1.420 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.196      ;
; -1.420 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.196      ;
; -1.420 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.196      ;
; -1.414 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.184      ;
; -1.414 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.184      ;
; -1.414 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.184      ;
; -1.414 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.184      ;
; -1.414 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.181      ;
; -1.414 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.181      ;
; -1.414 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.181      ;
; -1.414 ; target_x[3]   ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.265     ; 2.181      ;
; -1.411 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.182      ;
; -1.411 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.182      ;
; -1.411 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.182      ;
; -1.411 ; target_x[7]   ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.261     ; 2.182      ;
; -1.405 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.173      ;
; -1.405 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.173      ;
; -1.405 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.173      ;
; -1.405 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.173      ;
; -1.405 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.259     ; 2.178      ;
; -1.405 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.259     ; 2.178      ;
; -1.405 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.259     ; 2.178      ;
; -1.405 ; current_x2[0] ; decimal_counter:dc|decimal_unit:du1|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.259     ; 2.178      ;
; -1.403 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.173      ;
; -1.403 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.173      ;
; -1.403 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.173      ;
; -1.403 ; target_x[5]   ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.173      ;
; -1.399 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.169      ;
; -1.399 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.169      ;
; -1.399 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.169      ;
; -1.399 ; target_x[4]   ; decimal_counter:dc|decimal_unit:du3|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.262     ; 2.169      ;
; -1.394 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du0|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.170      ;
; -1.394 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du0|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.170      ;
; -1.394 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du0|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.170      ;
; -1.394 ; target_x[1]   ; decimal_counter:dc|decimal_unit:du0|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.256     ; 2.170      ;
; -1.394 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[1] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.162      ;
; -1.394 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[2] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.162      ;
; -1.394 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[3] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.162      ;
; -1.394 ; current_x2[4] ; decimal_counter:dc|decimal_unit:du2|value[0] ; CLOCK_50     ; slow_clocks:sc|clock_1000ms ; 1.000        ; -0.264     ; 2.162      ;
+--------+---------------+----------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.360 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 6.646      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.429 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.562      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.479 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.520      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg       ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.507 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a2~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.493      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.548 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a1~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.436      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg       ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg1 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg2 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg3 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg4 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg5 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg6 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg7 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.588 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg8 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.402      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg       ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg1 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg2 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg3 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg4 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg5 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg6 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg7 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.598 ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg8 ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a9~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.394      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.604 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a13~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.404      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.615 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a14~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.394      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
; 13.621 ; missiles:ms|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ; game_state_t2p:gs|altsyncram:altsyncram_component|altsyncram_mu82:auto_generated|ram_block1a5~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.383      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.848 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.234      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.206      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.879 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.209      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.182      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.154      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.931 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.157      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.954 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.126      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.098      ;
; 36.972 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.108      ;
; 36.972 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.108      ;
; 36.972 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.108      ;
; 36.972 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.081      ; 3.108      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; state.DRAW_BOARD                                                                                                ; state.DRAW_BOARD                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.SLEEP                                                                                                     ; state.SLEEP                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|fire~_Duplicate_1                                                                          ; input_decoder:decode|fire~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fire_cooldown                                                                                                   ; fire_cooldown                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|left2~_Duplicate_1                                                                         ; input_decoder:decode|left2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|right2~_Duplicate_1                                                                        ; input_decoder:decode|right2~_Duplicate_1                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|fire2~_Duplicate_1                                                                         ; input_decoder:decode|fire2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fire_cooldown2                                                                                                  ; fire_cooldown2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|up2~_Duplicate_1                                                                           ; input_decoder:decode|up2~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|down2~_Duplicate_1                                                                         ; input_decoder:decode|down2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|down~_Duplicate_1                                                                          ; input_decoder:decode|down~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; defeat2                                                                                                         ; defeat2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; input_decoder:decode|right~_Duplicate_1                                                                         ; input_decoder:decode|right~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.VICTORY~_Duplicate_8                                                                                      ; state.VICTORY~_Duplicate_8                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.DEFEAT                                                                                                    ; state.DEFEAT                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; defeat                                                                                                          ; defeat                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; next_colour[1]                                                                                                  ; current_colour[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; state_copy:initializer|xycounter:xyc|done                                                                       ; state_copy:initializer|done_d                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; next_y2[3]                                                                                                      ; current_y2[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; slow_clocks:sc|counter_1000ms[27]                                                                               ; slow_clocks:sc|counter_1000ms[27]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; next_colour2[1]                                                                                                 ; current_colour2[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; next_colour2[2]                                                                                                 ; current_colour2[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; next_colour[0]                                                                                                  ; current_colour[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; missile_index2[8]                                                                                               ; missile_index2[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_0_IDLE                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; next_colour[2]                                                                                                  ; current_colour[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; state_copy:initializer|xycounter:xyc|y[6]                                                                       ; state_copy:initializer|xycounter:xyc|y[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                    ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; missile_count[8]                                                                                                ; missile_count[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; counter[31]                                                                                                     ; counter[31]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; state.SHOOT2                                                                                                    ; state.SHOOT_22                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; state.DEFEAT                                                                                                    ; defeat                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; next_x2[3]                                                                                                      ; current_x2[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; state.SHOOT_2                                                                                                   ; state.READ_MISSILE                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; state.DEFEAT                                                                                                    ; defeat2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; next_x2[6]                                                                                                      ; current_x2[6]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.253 ; state.START                                                                                                     ; state.CHECK                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN   ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; missile_count2[8]                                                                                               ; missile_count2[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; state.NEW_XY2                                                                                                   ; state.OLD_XY2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.264 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|fire2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|down~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.271 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|down2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.272 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|right2~_Duplicate_1                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.424      ;
; 0.273 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; input_decoder:decode|up2~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.315 ; next_colour2[0]                                                                                                 ; current_colour2[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; state.NEW_XY_COLOUR                                                                                             ; state.NEW_XY                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; input_decoder:decode|PS2_Controller:ps2c|last_ps2_clk                                                           ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.325 ; next_x[7]                                                                                                       ; delta_x[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.475      ;
; 0.330 ; next_y[6]                                                                                                       ; current_y[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.484      ;
; 0.332 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                    ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.485      ;
; 0.336 ; next_x[2]                                                                                                       ; current_x[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.489      ;
; 0.340 ; current_y2[6]                                                                                                   ; delta_y2[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                     ; input_decoder:decode|PS2_Controller:ps2c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.493      ;
; 0.343 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                     ; input_decoder:decode|left2~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.496      ;
; 0.344 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                     ; input_decoder:decode|right~_Duplicate_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.497      ;
; 0.355 ; counter[0]                                                                                                      ; counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; counter[16]                                                                                                     ; counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; missile_count2[0]                                                                                               ; missile_count2[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; missile_index[7]                                                                                                ; missile_index[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; slow_clocks:sc|counter_1000ms[14]                                                                               ; slow_clocks:sc|counter_1000ms[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; missile_index2[3]                                                                                               ; missile_index2[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; missile_index2[5]                                                                                               ; missile_index2[5]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; missile_index2[7]                                                                                               ; missile_index2[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; slow_clocks:sc|counter_1000ms[0]                                                                                ; slow_clocks:sc|counter_1000ms[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; counter[1]                                                                                                      ; counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; counter[17]                                                                                                     ; counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; slow_clocks:sc|counter_1000ms[2]                                                                                ; slow_clocks:sc|counter_1000ms[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; slow_clocks:sc|counter_1000ms[5]                                                                                ; slow_clocks:sc|counter_1000ms[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; counter[2]                                                                                                      ; counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter[9]                                                                                                      ; counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter[11]                                                                                                     ; counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter[18]                                                                                                     ; counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter[25]                                                                                                     ; counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter[27]                                                                                                     ; counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                        ; input_decoder:decode|PS2_Controller:ps2c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; missile_index2[1]                                                                                               ; missile_index2[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; state_copy:initializer|xycounter:xyc|y[0]                                                                       ; state_copy:initializer|xycounter:xyc|y[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[4]                                                                                                      ; counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[7]                                                                                                      ; counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[13]                                                                                                     ; counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[14]                                                                                                     ; counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[15]                                                                                                     ; counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[20]                                                                                                     ; counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[23]                                                                                                     ; counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[29]                                                                                                     ; counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[30]                                                                                                     ; counter[30]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; missile_count[2]                                                                                                ; missile_count[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; slow_clocks:sc|counter_1000ms[7]                                                                                ; slow_clocks:sc|counter_1000ms[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; slow_clocks:sc|counter_1000ms[11]                                                                               ; slow_clocks:sc|counter_1000ms[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.356 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.507      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.384 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.539      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.539      ;
; 0.407 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.620      ;
; 0.428 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.580      ;
; 0.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.607      ;
; 0.496 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.649      ;
; 0.501 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.508 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.661      ;
; 0.518 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.727      ;
; 0.518 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.725      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.531 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.752      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.764      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.704      ;
; 0.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.559 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.711      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.798      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.776      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.778      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.860      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.632 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.864      ;
; 0.637 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.852      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.839      ;
; 0.641 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.867      ;
; 0.644 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.802      ;
; 0.648 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.869      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.864      ;
; 0.650 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.876      ;
; 0.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.867      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.805      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.805      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.806      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.806      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.807      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.810      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.810      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.880      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.811      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.812      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.812      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.812      ;
; 0.668 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.868      ;
; 0.671 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.880      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.871      ;
; 0.675 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 0.903      ;
; 0.675 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.882      ;
; 0.676 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.908      ;
; 0.678 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 0.901      ;
; 0.679 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.888      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.897      ;
; 0.682 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.896      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.842      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.840      ;
; 0.689 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.841      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.700 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.707 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.933      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.877      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.724 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.725 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.880      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 0.964      ;
; 0.735 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.737 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.952      ;
; 0.739 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.960      ;
; 0.740 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.947      ;
; 0.742 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.956      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'slow_clocks:sc|clock_1000ms'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.367      ;
; 0.302 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.454      ;
; 0.368 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.520      ;
; 0.504 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.694      ;
; 0.542 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.694      ;
; 0.542 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.695      ;
; 0.543 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.695      ;
; 0.543 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.695      ;
; 0.545 ; decimal_counter:dc|decimal_unit:du0|value[3] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.697      ;
; 0.597 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.749      ;
; 0.600 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; decimal_counter:dc|decimal_unit:du1|value[1] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.753      ;
; 0.608 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.760      ;
; 0.610 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.762      ;
; 0.610 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.762      ;
; 0.611 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.763      ;
; 0.613 ; decimal_counter:dc|decimal_unit:du0|value[2] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; decimal_counter:dc|decimal_unit:du1|value[0] ; decimal_counter:dc|decimal_unit:du1|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.766      ;
; 0.627 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.779      ;
; 0.665 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du1|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.817      ;
; 0.744 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.896      ;
; 0.802 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.954      ;
; 0.810 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.962      ;
; 0.813 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du0|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.965      ;
; 0.842 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 0.994      ;
; 0.849 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.001      ;
; 0.879 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.031      ;
; 0.885 ; decimal_counter:dc|decimal_unit:du0|value[0] ; decimal_counter:dc|decimal_unit:du0|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.037      ;
; 0.923 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.075      ;
; 0.946 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.098      ;
; 0.948 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.100      ;
; 0.949 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.101      ;
; 0.952 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.104      ;
; 0.954 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.106      ;
; 0.955 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.107      ;
; 0.956 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.108      ;
; 0.958 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.110      ;
; 0.958 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.110      ;
; 0.958 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.110      ;
; 0.958 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.110      ;
; 0.958 ; decimal_counter:dc|decimal_unit:du2|value[2] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.110      ;
; 0.971 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.123      ;
; 0.977 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.129      ;
; 0.984 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.136      ;
; 0.988 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.140      ;
; 1.002 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.154      ;
; 1.014 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.166      ;
; 1.024 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.176      ;
; 1.025 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.177      ;
; 1.025 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.177      ;
; 1.025 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.177      ;
; 1.025 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.177      ;
; 1.031 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.183      ;
; 1.031 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.183      ;
; 1.031 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.183      ;
; 1.031 ; decimal_counter:dc|decimal_unit:du2|value[1] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.183      ;
; 1.041 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.193      ;
; 1.042 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.194      ;
; 1.043 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.195      ;
; 1.045 ; decimal_counter:dc|decimal_unit:du2|value[3] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.197      ;
; 1.063 ; decimal_counter:dc|decimal_unit:du3|value[3] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.215      ;
; 1.069 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.221      ;
; 1.072 ; decimal_counter:dc|decimal_unit:du2|value[0] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.224      ;
; 1.082 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.234      ;
; 1.119 ; decimal_counter:dc|decimal_unit:du3|value[0] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.271      ;
; 1.122 ; decimal_counter:dc|decimal_unit:du3|value[1] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.274      ;
; 1.168 ; decimal_counter:dc|decimal_unit:du3|value[2] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; 0.000      ; 1.320      ;
; 1.259 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.409      ;
; 1.259 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.409      ;
; 1.259 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.409      ;
; 1.259 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.409      ;
; 1.264 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.414      ;
; 1.264 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.414      ;
; 1.264 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.414      ;
; 1.264 ; decimal_counter:dc|decimal_unit:du1|value[3] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.414      ;
; 1.297 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.447      ;
; 1.297 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.447      ;
; 1.297 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.447      ;
; 1.297 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.447      ;
; 1.302 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.452      ;
; 1.302 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.452      ;
; 1.302 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.452      ;
; 1.302 ; decimal_counter:dc|decimal_unit:du1|value[2] ; decimal_counter:dc|decimal_unit:du3|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.002     ; 1.452      ;
; 1.325 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du2|value[1] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.006     ; 1.471      ;
; 1.325 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du2|value[2] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.006     ; 1.471      ;
; 1.325 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du2|value[3] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.006     ; 1.471      ;
; 1.325 ; decimal_counter:dc|decimal_unit:du0|value[1] ; decimal_counter:dc|decimal_unit:du2|value[0] ; slow_clocks:sc|clock_1000ms ; slow_clocks:sc|clock_1000ms ; 0.000        ; -0.006     ; 1.471      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'slow_clocks:sc|clock_1000ms'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du0|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du1|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du2|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; decimal_counter:dc|decimal_unit:du3|value[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du0|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du1|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du2|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; dc|du3|value[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clocks:sc|clock_1000ms ; Rise       ; sc|clock_1000ms~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a22~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; missiles:ms2|altsyncram:altsyncram_component|altsyncram_loc1:auto_generated|ram_block1a22~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY[*]    ; CLOCK_50                    ; 6.295 ; 6.295 ; Rise       ; CLOCK_50                    ;
;  KEY[0]   ; CLOCK_50                    ; 6.295 ; 6.295 ; Rise       ; CLOCK_50                    ;
;  KEY[1]   ; CLOCK_50                    ; 5.685 ; 5.685 ; Rise       ; CLOCK_50                    ;
;  KEY[2]   ; CLOCK_50                    ; 6.011 ; 6.011 ; Rise       ; CLOCK_50                    ;
;  KEY[3]   ; CLOCK_50                    ; 6.249 ; 6.249 ; Rise       ; CLOCK_50                    ;
; PS2_CLK   ; CLOCK_50                    ; 2.726 ; 2.726 ; Rise       ; CLOCK_50                    ;
; PS2_DAT   ; CLOCK_50                    ; 2.722 ; 2.722 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; CLOCK_50                    ; 5.795 ; 5.795 ; Rise       ; CLOCK_50                    ;
;  SW[0]    ; CLOCK_50                    ; 2.842 ; 2.842 ; Rise       ; CLOCK_50                    ;
;  SW[1]    ; CLOCK_50                    ; 2.468 ; 2.468 ; Rise       ; CLOCK_50                    ;
;  SW[2]    ; CLOCK_50                    ; 2.161 ; 2.161 ; Rise       ; CLOCK_50                    ;
;  SW[3]    ; CLOCK_50                    ; 2.642 ; 2.642 ; Rise       ; CLOCK_50                    ;
;  SW[4]    ; CLOCK_50                    ; 2.125 ; 2.125 ; Rise       ; CLOCK_50                    ;
;  SW[5]    ; CLOCK_50                    ; 2.519 ; 2.519 ; Rise       ; CLOCK_50                    ;
;  SW[6]    ; CLOCK_50                    ; 2.301 ; 2.301 ; Rise       ; CLOCK_50                    ;
;  SW[7]    ; CLOCK_50                    ; 2.058 ; 2.058 ; Rise       ; CLOCK_50                    ;
;  SW[8]    ; CLOCK_50                    ; 2.282 ; 2.282 ; Rise       ; CLOCK_50                    ;
;  SW[9]    ; CLOCK_50                    ; 2.131 ; 2.131 ; Rise       ; CLOCK_50                    ;
;  SW[10]   ; CLOCK_50                    ; 1.878 ; 1.878 ; Rise       ; CLOCK_50                    ;
;  SW[11]   ; CLOCK_50                    ; 1.847 ; 1.847 ; Rise       ; CLOCK_50                    ;
;  SW[12]   ; CLOCK_50                    ; 1.872 ; 1.872 ; Rise       ; CLOCK_50                    ;
;  SW[13]   ; CLOCK_50                    ; 4.531 ; 4.531 ; Rise       ; CLOCK_50                    ;
;  SW[14]   ; CLOCK_50                    ; 4.964 ; 4.964 ; Rise       ; CLOCK_50                    ;
;  SW[15]   ; CLOCK_50                    ; 5.795 ; 5.795 ; Rise       ; CLOCK_50                    ;
;  SW[16]   ; CLOCK_50                    ; 2.695 ; 2.695 ; Rise       ; CLOCK_50                    ;
;  SW[17]   ; CLOCK_50                    ; 4.346 ; 4.346 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; slow_clocks:sc|clock_1000ms ; 3.087 ; 3.087 ; Rise       ; slow_clocks:sc|clock_1000ms ;
;  SW[17]   ; slow_clocks:sc|clock_1000ms ; 3.087 ; 3.087 ; Rise       ; slow_clocks:sc|clock_1000ms ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; CLOCK_50                    ; -3.291 ; -3.291 ; Rise       ; CLOCK_50                    ;
;  KEY[0]   ; CLOCK_50                    ; -3.398 ; -3.398 ; Rise       ; CLOCK_50                    ;
;  KEY[1]   ; CLOCK_50                    ; -3.521 ; -3.521 ; Rise       ; CLOCK_50                    ;
;  KEY[2]   ; CLOCK_50                    ; -3.291 ; -3.291 ; Rise       ; CLOCK_50                    ;
;  KEY[3]   ; CLOCK_50                    ; -4.037 ; -4.037 ; Rise       ; CLOCK_50                    ;
; PS2_CLK   ; CLOCK_50                    ; -2.606 ; -2.606 ; Rise       ; CLOCK_50                    ;
; PS2_DAT   ; CLOCK_50                    ; -2.602 ; -2.602 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; CLOCK_50                    ; -0.249 ; -0.249 ; Rise       ; CLOCK_50                    ;
;  SW[0]    ; CLOCK_50                    ; -1.148 ; -1.148 ; Rise       ; CLOCK_50                    ;
;  SW[1]    ; CLOCK_50                    ; -0.815 ; -0.815 ; Rise       ; CLOCK_50                    ;
;  SW[2]    ; CLOCK_50                    ; -0.757 ; -0.757 ; Rise       ; CLOCK_50                    ;
;  SW[3]    ; CLOCK_50                    ; -0.829 ; -0.829 ; Rise       ; CLOCK_50                    ;
;  SW[4]    ; CLOCK_50                    ; -0.843 ; -0.843 ; Rise       ; CLOCK_50                    ;
;  SW[5]    ; CLOCK_50                    ; -0.883 ; -0.883 ; Rise       ; CLOCK_50                    ;
;  SW[6]    ; CLOCK_50                    ; -0.681 ; -0.681 ; Rise       ; CLOCK_50                    ;
;  SW[7]    ; CLOCK_50                    ; -1.070 ; -1.070 ; Rise       ; CLOCK_50                    ;
;  SW[8]    ; CLOCK_50                    ; -1.350 ; -1.350 ; Rise       ; CLOCK_50                    ;
;  SW[9]    ; CLOCK_50                    ; -1.177 ; -1.177 ; Rise       ; CLOCK_50                    ;
;  SW[10]   ; CLOCK_50                    ; -0.683 ; -0.683 ; Rise       ; CLOCK_50                    ;
;  SW[11]   ; CLOCK_50                    ; -0.639 ; -0.639 ; Rise       ; CLOCK_50                    ;
;  SW[12]   ; CLOCK_50                    ; -0.249 ; -0.249 ; Rise       ; CLOCK_50                    ;
;  SW[13]   ; CLOCK_50                    ; -2.778 ; -2.778 ; Rise       ; CLOCK_50                    ;
;  SW[14]   ; CLOCK_50                    ; -3.147 ; -3.147 ; Rise       ; CLOCK_50                    ;
;  SW[15]   ; CLOCK_50                    ; -2.508 ; -2.508 ; Rise       ; CLOCK_50                    ;
;  SW[16]   ; CLOCK_50                    ; -1.998 ; -1.998 ; Rise       ; CLOCK_50                    ;
;  SW[17]   ; CLOCK_50                    ; -2.065 ; -2.065 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; slow_clocks:sc|clock_1000ms ; -2.378 ; -2.378 ; Rise       ; slow_clocks:sc|clock_1000ms ;
;  SW[17]   ; slow_clocks:sc|clock_1000ms ; -2.378 ; -2.378 ; Rise       ; slow_clocks:sc|clock_1000ms ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+
; HEX4[*]   ; CLOCK_50                    ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50                    ; 4.421 ; 4.421 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50                    ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50                    ; 4.431 ; 4.431 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50                    ; 4.402 ; 4.402 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50                    ; 4.687 ; 4.687 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50                    ; 4.686 ; 4.686 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50                    ; 4.402 ; 4.402 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50                    ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50                    ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50                    ; 4.525 ; 4.525 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50                    ; 4.540 ; 4.540 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50                    ; 4.636 ; 4.636 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50                    ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50                    ; 4.656 ; 4.656 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50                    ; 4.532 ; 4.532 ; Rise       ; CLOCK_50                              ;
; HEX6[*]   ; CLOCK_50                    ; 4.895 ; 4.895 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]  ; CLOCK_50                    ; 4.609 ; 4.609 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]  ; CLOCK_50                    ; 4.612 ; 4.612 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]  ; CLOCK_50                    ; 4.613 ; 4.613 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]  ; CLOCK_50                    ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]  ; CLOCK_50                    ; 4.895 ; 4.895 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]  ; CLOCK_50                    ; 4.881 ; 4.881 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]  ; CLOCK_50                    ; 4.873 ; 4.873 ; Rise       ; CLOCK_50                              ;
; HEX7[*]   ; CLOCK_50                    ; 5.107 ; 5.107 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]  ; CLOCK_50                    ; 5.107 ; 5.107 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]  ; CLOCK_50                    ; 4.902 ; 4.902 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]  ; CLOCK_50                    ; 4.881 ; 4.881 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]  ; CLOCK_50                    ; 4.885 ; 4.885 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]  ; CLOCK_50                    ; 4.873 ; 4.873 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]  ; CLOCK_50                    ; 4.909 ; 4.909 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]  ; CLOCK_50                    ; 4.908 ; 4.908 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50                    ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50                    ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50                    ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50                    ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50                    ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50                    ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50                    ; 3.427 ; 3.427 ; Rise       ; CLOCK_50                              ;
;  LEDG[6]  ; CLOCK_50                    ; 3.417 ; 3.417 ; Rise       ; CLOCK_50                              ;
;  LEDG[7]  ; CLOCK_50                    ; 3.367 ; 3.367 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50                    ; 3.399 ; 3.399 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50                    ; 3.399 ; 3.399 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50                    ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50                    ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50                    ; 3.409 ; 3.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50                    ; 3.409 ; 3.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50                    ; 3.372 ; 3.372 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50                    ; 3.382 ; 3.382 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50                    ; 3.384 ; 3.384 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50                    ; 3.384 ; 3.384 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50                    ; 3.394 ; 3.394 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50                    ; 3.394 ; 3.394 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50                    ; 3.941 ; 3.941 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                    ; 3.773 ; 3.773 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                    ; 3.773 ; 3.773 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                    ; 3.774 ; 3.774 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                    ; 3.764 ; 3.764 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                    ; 3.941 ; 3.941 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                    ; 3.931 ; 3.931 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                    ; 3.918 ; 3.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                    ; 3.918 ; 3.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                    ; 3.908 ; 3.908 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                    ; 3.908 ; 3.908 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                    ; 1.789 ; 1.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ; 1.793 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                    ; 3.774 ; 3.774 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                    ; 3.774 ; 3.774 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                    ; 3.774 ; 3.774 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                    ; 3.656 ; 3.656 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                    ; 3.656 ; 3.656 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                    ; 3.666 ; 3.666 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                    ; 3.666 ; 3.666 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                    ; 3.719 ; 3.719 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                    ; 3.739 ; 3.739 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                    ; 3.749 ; 3.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                    ; 3.749 ; 3.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                    ; 1.799 ; 1.799 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                    ; 3.975 ; 3.975 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                    ; 3.975 ; 3.975 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                    ; 3.884 ; 3.884 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                    ; 3.884 ; 3.884 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                    ; 3.894 ; 3.894 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                    ; 3.894 ; 3.894 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                    ; 3.857 ; 3.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                    ; 3.836 ; 3.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                    ; 3.846 ; 3.846 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                    ; 3.804 ; 3.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                    ; 3.804 ; 3.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                    ; 1.778 ; 1.778 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ;       ; 1.793 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; slow_clocks:sc|clock_1000ms ; 4.805 ; 4.805 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[0]  ; slow_clocks:sc|clock_1000ms ; 4.680 ; 4.680 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[1]  ; slow_clocks:sc|clock_1000ms ; 4.650 ; 4.650 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[2]  ; slow_clocks:sc|clock_1000ms ; 4.668 ; 4.668 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[3]  ; slow_clocks:sc|clock_1000ms ; 4.805 ; 4.805 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[4]  ; slow_clocks:sc|clock_1000ms ; 4.805 ; 4.805 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[5]  ; slow_clocks:sc|clock_1000ms ; 4.794 ; 4.794 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[6]  ; slow_clocks:sc|clock_1000ms ; 4.789 ; 4.789 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX1[*]   ; slow_clocks:sc|clock_1000ms ; 5.686 ; 5.686 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[0]  ; slow_clocks:sc|clock_1000ms ; 5.245 ; 5.245 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[1]  ; slow_clocks:sc|clock_1000ms ; 5.686 ; 5.686 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[2]  ; slow_clocks:sc|clock_1000ms ; 4.598 ; 4.598 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[3]  ; slow_clocks:sc|clock_1000ms ; 5.223 ; 5.223 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[4]  ; slow_clocks:sc|clock_1000ms ; 4.810 ; 4.810 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[5]  ; slow_clocks:sc|clock_1000ms ; 5.265 ; 5.265 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[6]  ; slow_clocks:sc|clock_1000ms ; 5.001 ; 5.001 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX2[*]   ; slow_clocks:sc|clock_1000ms ; 5.374 ; 5.374 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[0]  ; slow_clocks:sc|clock_1000ms ; 5.008 ; 5.008 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[1]  ; slow_clocks:sc|clock_1000ms ; 5.029 ; 5.029 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[2]  ; slow_clocks:sc|clock_1000ms ; 5.374 ; 5.374 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[3]  ; slow_clocks:sc|clock_1000ms ; 5.223 ; 5.223 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[4]  ; slow_clocks:sc|clock_1000ms ; 4.988 ; 4.988 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[5]  ; slow_clocks:sc|clock_1000ms ; 5.070 ; 5.070 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[6]  ; slow_clocks:sc|clock_1000ms ; 5.061 ; 5.061 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX3[*]   ; slow_clocks:sc|clock_1000ms ; 5.719 ; 5.719 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[0]  ; slow_clocks:sc|clock_1000ms ; 5.203 ; 5.203 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[1]  ; slow_clocks:sc|clock_1000ms ; 5.719 ; 5.719 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[2]  ; slow_clocks:sc|clock_1000ms ; 4.943 ; 4.943 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[3]  ; slow_clocks:sc|clock_1000ms ; 5.156 ; 5.156 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[4]  ; slow_clocks:sc|clock_1000ms ; 5.109 ; 5.109 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[5]  ; slow_clocks:sc|clock_1000ms ; 5.418 ; 5.418 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[6]  ; slow_clocks:sc|clock_1000ms ; 4.794 ; 4.794 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+
; HEX4[*]   ; CLOCK_50                    ; 4.262 ; 4.262 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50                    ; 4.274 ; 4.274 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50                    ; 4.576 ; 4.576 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50                    ; 4.292 ; 4.292 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50                    ; 4.262 ; 4.262 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50                    ; 4.572 ; 4.572 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50                    ; 4.568 ; 4.568 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50                    ; 4.262 ; 4.262 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50                    ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50                    ; 4.255 ; 4.255 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50                    ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50                    ; 4.228 ; 4.228 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50                    ; 4.494 ; 4.494 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50                    ; 4.549 ; 4.549 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50                    ; 4.510 ; 4.510 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50                    ; 4.390 ; 4.390 ; Rise       ; CLOCK_50                              ;
; HEX6[*]   ; CLOCK_50                    ; 4.477 ; 4.477 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]  ; CLOCK_50                    ; 4.477 ; 4.477 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]  ; CLOCK_50                    ; 4.479 ; 4.479 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]  ; CLOCK_50                    ; 4.478 ; 4.478 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]  ; CLOCK_50                    ; 4.754 ; 4.754 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]  ; CLOCK_50                    ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]  ; CLOCK_50                    ; 4.749 ; 4.749 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]  ; CLOCK_50                    ; 4.744 ; 4.744 ; Rise       ; CLOCK_50                              ;
; HEX7[*]   ; CLOCK_50                    ; 4.709 ; 4.709 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]  ; CLOCK_50                    ; 4.943 ; 4.943 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]  ; CLOCK_50                    ; 4.738 ; 4.738 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]  ; CLOCK_50                    ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]  ; CLOCK_50                    ; 4.721 ; 4.721 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]  ; CLOCK_50                    ; 4.709 ; 4.709 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]  ; CLOCK_50                    ; 4.744 ; 4.744 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]  ; CLOCK_50                    ; 4.745 ; 4.745 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50                    ; 3.367 ; 3.367 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50                    ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50                    ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50                    ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50                    ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50                    ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50                    ; 3.427 ; 3.427 ; Rise       ; CLOCK_50                              ;
;  LEDG[6]  ; CLOCK_50                    ; 3.417 ; 3.417 ; Rise       ; CLOCK_50                              ;
;  LEDG[7]  ; CLOCK_50                    ; 3.367 ; 3.367 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50                    ; 3.372 ; 3.372 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50                    ; 3.399 ; 3.399 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50                    ; 3.399 ; 3.399 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50                    ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50                    ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50                    ; 3.409 ; 3.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50                    ; 3.409 ; 3.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50                    ; 3.372 ; 3.372 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50                    ; 3.382 ; 3.382 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50                    ; 3.384 ; 3.384 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50                    ; 3.384 ; 3.384 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50                    ; 3.394 ; 3.394 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50                    ; 3.394 ; 3.394 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50                    ; 3.325 ; 3.325 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                    ; 3.334 ; 3.334 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                    ; 3.334 ; 3.334 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                    ; 3.335 ; 3.335 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                    ; 3.325 ; 3.325 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                    ; 3.502 ; 3.502 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                    ; 3.492 ; 3.492 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                    ; 3.479 ; 3.479 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                    ; 3.479 ; 3.479 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                    ; 3.469 ; 3.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                    ; 3.469 ; 3.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                    ; 1.789 ; 1.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ; 1.793 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                    ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                    ; 3.241 ; 3.241 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                    ; 3.241 ; 3.241 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                    ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                    ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                    ; 3.133 ; 3.133 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                    ; 3.133 ; 3.133 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                    ; 3.186 ; 3.186 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                    ; 3.206 ; 3.206 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                    ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                    ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                    ; 1.799 ; 1.799 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                    ; 2.967 ; 2.967 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                    ; 3.138 ; 3.138 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                    ; 3.047 ; 3.047 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                    ; 3.047 ; 3.047 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                    ; 3.057 ; 3.057 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                    ; 3.057 ; 3.057 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                    ; 3.020 ; 3.020 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                    ; 2.999 ; 2.999 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                    ; 3.009 ; 3.009 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                    ; 2.967 ; 2.967 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                    ; 2.967 ; 2.967 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                    ; 1.778 ; 1.778 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ;       ; 1.793 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; slow_clocks:sc|clock_1000ms ; 4.379 ; 4.379 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[0]  ; slow_clocks:sc|clock_1000ms ; 4.409 ; 4.409 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[1]  ; slow_clocks:sc|clock_1000ms ; 4.379 ; 4.379 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[2]  ; slow_clocks:sc|clock_1000ms ; 4.395 ; 4.395 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[3]  ; slow_clocks:sc|clock_1000ms ; 4.534 ; 4.534 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[4]  ; slow_clocks:sc|clock_1000ms ; 4.535 ; 4.535 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[5]  ; slow_clocks:sc|clock_1000ms ; 4.519 ; 4.519 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[6]  ; slow_clocks:sc|clock_1000ms ; 4.513 ; 4.513 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX1[*]   ; slow_clocks:sc|clock_1000ms ; 4.469 ; 4.469 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[0]  ; slow_clocks:sc|clock_1000ms ; 5.100 ; 5.100 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[1]  ; slow_clocks:sc|clock_1000ms ; 5.548 ; 5.548 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[2]  ; slow_clocks:sc|clock_1000ms ; 4.469 ; 4.469 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[3]  ; slow_clocks:sc|clock_1000ms ; 5.094 ; 5.094 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[4]  ; slow_clocks:sc|clock_1000ms ; 4.674 ; 4.674 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[5]  ; slow_clocks:sc|clock_1000ms ; 5.130 ; 5.130 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[6]  ; slow_clocks:sc|clock_1000ms ; 4.863 ; 4.863 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX2[*]   ; slow_clocks:sc|clock_1000ms ; 4.863 ; 4.863 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[0]  ; slow_clocks:sc|clock_1000ms ; 4.891 ; 4.891 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[1]  ; slow_clocks:sc|clock_1000ms ; 4.914 ; 4.914 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[2]  ; slow_clocks:sc|clock_1000ms ; 5.253 ; 5.253 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[3]  ; slow_clocks:sc|clock_1000ms ; 5.103 ; 5.103 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[4]  ; slow_clocks:sc|clock_1000ms ; 4.863 ; 4.863 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[5]  ; slow_clocks:sc|clock_1000ms ; 4.954 ; 4.954 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[6]  ; slow_clocks:sc|clock_1000ms ; 4.945 ; 4.945 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX3[*]   ; slow_clocks:sc|clock_1000ms ; 4.352 ; 4.352 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[0]  ; slow_clocks:sc|clock_1000ms ; 4.692 ; 4.692 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[1]  ; slow_clocks:sc|clock_1000ms ; 5.201 ; 5.201 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[2]  ; slow_clocks:sc|clock_1000ms ; 4.352 ; 4.352 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[3]  ; slow_clocks:sc|clock_1000ms ; 4.682 ; 4.682 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[4]  ; slow_clocks:sc|clock_1000ms ; 4.935 ; 4.935 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[5]  ; slow_clocks:sc|clock_1000ms ; 4.903 ; 4.903 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[6]  ; slow_clocks:sc|clock_1000ms ; 4.631 ; 4.631 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+----------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.358  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  CLOCK_50                              ; 6.553   ; 0.215 ; N/A      ; N/A     ; 7.500               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.058  ; 0.215 ; N/A      ; N/A     ; 17.873              ;
;  slow_clocks:sc|clock_1000ms           ; -4.358  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                        ; -67.796 ; 0.0   ; 0.0      ; 0.0     ; -16.0               ;
;  CLOCK_50                              ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  slow_clocks:sc|clock_1000ms           ; -67.796 ; 0.000 ; N/A      ; N/A     ; -16.000             ;
+----------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; CLOCK_50                    ; 13.009 ; 13.009 ; Rise       ; CLOCK_50                    ;
;  KEY[0]   ; CLOCK_50                    ; 12.741 ; 12.741 ; Rise       ; CLOCK_50                    ;
;  KEY[1]   ; CLOCK_50                    ; 11.536 ; 11.536 ; Rise       ; CLOCK_50                    ;
;  KEY[2]   ; CLOCK_50                    ; 12.452 ; 12.452 ; Rise       ; CLOCK_50                    ;
;  KEY[3]   ; CLOCK_50                    ; 13.009 ; 13.009 ; Rise       ; CLOCK_50                    ;
; PS2_CLK   ; CLOCK_50                    ; 4.963  ; 4.963  ; Rise       ; CLOCK_50                    ;
; PS2_DAT   ; CLOCK_50                    ; 4.932  ; 4.932  ; Rise       ; CLOCK_50                    ;
; SW[*]     ; CLOCK_50                    ; 12.098 ; 12.098 ; Rise       ; CLOCK_50                    ;
;  SW[0]    ; CLOCK_50                    ; 6.601  ; 6.601  ; Rise       ; CLOCK_50                    ;
;  SW[1]    ; CLOCK_50                    ; 5.917  ; 5.917  ; Rise       ; CLOCK_50                    ;
;  SW[2]    ; CLOCK_50                    ; 5.219  ; 5.219  ; Rise       ; CLOCK_50                    ;
;  SW[3]    ; CLOCK_50                    ; 6.322  ; 6.322  ; Rise       ; CLOCK_50                    ;
;  SW[4]    ; CLOCK_50                    ; 5.238  ; 5.238  ; Rise       ; CLOCK_50                    ;
;  SW[5]    ; CLOCK_50                    ; 5.925  ; 5.925  ; Rise       ; CLOCK_50                    ;
;  SW[6]    ; CLOCK_50                    ; 5.564  ; 5.564  ; Rise       ; CLOCK_50                    ;
;  SW[7]    ; CLOCK_50                    ; 5.058  ; 5.058  ; Rise       ; CLOCK_50                    ;
;  SW[8]    ; CLOCK_50                    ; 5.458  ; 5.458  ; Rise       ; CLOCK_50                    ;
;  SW[9]    ; CLOCK_50                    ; 5.066  ; 5.066  ; Rise       ; CLOCK_50                    ;
;  SW[10]   ; CLOCK_50                    ; 4.728  ; 4.728  ; Rise       ; CLOCK_50                    ;
;  SW[11]   ; CLOCK_50                    ; 4.580  ; 4.580  ; Rise       ; CLOCK_50                    ;
;  SW[12]   ; CLOCK_50                    ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                    ;
;  SW[13]   ; CLOCK_50                    ; 9.169  ; 9.169  ; Rise       ; CLOCK_50                    ;
;  SW[14]   ; CLOCK_50                    ; 10.291 ; 10.291 ; Rise       ; CLOCK_50                    ;
;  SW[15]   ; CLOCK_50                    ; 12.098 ; 12.098 ; Rise       ; CLOCK_50                    ;
;  SW[16]   ; CLOCK_50                    ; 5.152  ; 5.152  ; Rise       ; CLOCK_50                    ;
;  SW[17]   ; CLOCK_50                    ; 8.476  ; 8.476  ; Rise       ; CLOCK_50                    ;
; SW[*]     ; slow_clocks:sc|clock_1000ms ; 5.776  ; 5.776  ; Rise       ; slow_clocks:sc|clock_1000ms ;
;  SW[17]   ; slow_clocks:sc|clock_1000ms ; 5.776  ; 5.776  ; Rise       ; slow_clocks:sc|clock_1000ms ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY[*]    ; CLOCK_50                    ; -3.291 ; -3.291 ; Rise       ; CLOCK_50                    ;
;  KEY[0]   ; CLOCK_50                    ; -3.398 ; -3.398 ; Rise       ; CLOCK_50                    ;
;  KEY[1]   ; CLOCK_50                    ; -3.521 ; -3.521 ; Rise       ; CLOCK_50                    ;
;  KEY[2]   ; CLOCK_50                    ; -3.291 ; -3.291 ; Rise       ; CLOCK_50                    ;
;  KEY[3]   ; CLOCK_50                    ; -4.037 ; -4.037 ; Rise       ; CLOCK_50                    ;
; PS2_CLK   ; CLOCK_50                    ; -2.606 ; -2.606 ; Rise       ; CLOCK_50                    ;
; PS2_DAT   ; CLOCK_50                    ; -2.602 ; -2.602 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; CLOCK_50                    ; -0.249 ; -0.249 ; Rise       ; CLOCK_50                    ;
;  SW[0]    ; CLOCK_50                    ; -1.148 ; -1.148 ; Rise       ; CLOCK_50                    ;
;  SW[1]    ; CLOCK_50                    ; -0.815 ; -0.815 ; Rise       ; CLOCK_50                    ;
;  SW[2]    ; CLOCK_50                    ; -0.757 ; -0.757 ; Rise       ; CLOCK_50                    ;
;  SW[3]    ; CLOCK_50                    ; -0.829 ; -0.829 ; Rise       ; CLOCK_50                    ;
;  SW[4]    ; CLOCK_50                    ; -0.843 ; -0.843 ; Rise       ; CLOCK_50                    ;
;  SW[5]    ; CLOCK_50                    ; -0.883 ; -0.883 ; Rise       ; CLOCK_50                    ;
;  SW[6]    ; CLOCK_50                    ; -0.681 ; -0.681 ; Rise       ; CLOCK_50                    ;
;  SW[7]    ; CLOCK_50                    ; -1.070 ; -1.070 ; Rise       ; CLOCK_50                    ;
;  SW[8]    ; CLOCK_50                    ; -1.350 ; -1.350 ; Rise       ; CLOCK_50                    ;
;  SW[9]    ; CLOCK_50                    ; -1.177 ; -1.177 ; Rise       ; CLOCK_50                    ;
;  SW[10]   ; CLOCK_50                    ; -0.683 ; -0.683 ; Rise       ; CLOCK_50                    ;
;  SW[11]   ; CLOCK_50                    ; -0.639 ; -0.639 ; Rise       ; CLOCK_50                    ;
;  SW[12]   ; CLOCK_50                    ; -0.249 ; -0.249 ; Rise       ; CLOCK_50                    ;
;  SW[13]   ; CLOCK_50                    ; -2.778 ; -2.778 ; Rise       ; CLOCK_50                    ;
;  SW[14]   ; CLOCK_50                    ; -3.147 ; -3.147 ; Rise       ; CLOCK_50                    ;
;  SW[15]   ; CLOCK_50                    ; -2.508 ; -2.508 ; Rise       ; CLOCK_50                    ;
;  SW[16]   ; CLOCK_50                    ; -1.998 ; -1.998 ; Rise       ; CLOCK_50                    ;
;  SW[17]   ; CLOCK_50                    ; -2.065 ; -2.065 ; Rise       ; CLOCK_50                    ;
; SW[*]     ; slow_clocks:sc|clock_1000ms ; -2.378 ; -2.378 ; Rise       ; slow_clocks:sc|clock_1000ms ;
;  SW[17]   ; slow_clocks:sc|clock_1000ms ; -2.378 ; -2.378 ; Rise       ; slow_clocks:sc|clock_1000ms ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+
; HEX4[*]   ; CLOCK_50                    ; 8.512  ; 8.512  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50                    ; 7.906  ; 7.906  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50                    ; 8.512  ; 8.512  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50                    ; 7.906  ; 7.906  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50                    ; 7.898  ; 7.898  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50                    ; 8.511  ; 8.511  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50                    ; 8.499  ; 8.499  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50                    ; 7.885  ; 7.885  ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50                    ; 8.546  ; 8.546  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50                    ; 8.258  ; 8.258  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50                    ; 8.216  ; 8.216  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50                    ; 8.204  ; 8.204  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50                    ; 8.394  ; 8.394  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50                    ; 8.546  ; 8.546  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50                    ; 8.454  ; 8.454  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50                    ; 8.194  ; 8.194  ; Rise       ; CLOCK_50                              ;
; HEX6[*]   ; CLOCK_50                    ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]  ; CLOCK_50                    ; 8.299  ; 8.299  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]  ; CLOCK_50                    ; 8.310  ; 8.310  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]  ; CLOCK_50                    ; 8.297  ; 8.297  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]  ; CLOCK_50                    ; 8.835  ; 8.835  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]  ; CLOCK_50                    ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]  ; CLOCK_50                    ; 8.840  ; 8.840  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]  ; CLOCK_50                    ; 8.838  ; 8.838  ; Rise       ; CLOCK_50                              ;
; HEX7[*]   ; CLOCK_50                    ; 9.323  ; 9.323  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]  ; CLOCK_50                    ; 9.323  ; 9.323  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]  ; CLOCK_50                    ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]  ; CLOCK_50                    ; 8.901  ; 8.901  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]  ; CLOCK_50                    ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]  ; CLOCK_50                    ; 8.881  ; 8.881  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]  ; CLOCK_50                    ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]  ; CLOCK_50                    ; 8.925  ; 8.925  ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50                    ; 5.873  ; 5.873  ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50                    ; 5.854  ; 5.854  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50                    ; 5.854  ; 5.854  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50                    ; 5.834  ; 5.834  ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50                    ; 5.834  ; 5.834  ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50                    ; 5.873  ; 5.873  ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50                    ; 5.863  ; 5.863  ; Rise       ; CLOCK_50                              ;
;  LEDG[6]  ; CLOCK_50                    ; 5.853  ; 5.853  ; Rise       ; CLOCK_50                              ;
;  LEDG[7]  ; CLOCK_50                    ; 5.803  ; 5.803  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50                    ; 5.865  ; 5.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50                    ; 5.835  ; 5.835  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50                    ; 5.835  ; 5.835  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50                    ; 5.855  ; 5.855  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50                    ; 5.855  ; 5.855  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50                    ; 5.845  ; 5.845  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50                    ; 5.845  ; 5.845  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50                    ; 5.809  ; 5.809  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50                    ; 5.819  ; 5.819  ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50                    ; 5.820  ; 5.820  ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50                    ; 5.820  ; 5.820  ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50                    ; 5.830  ; 5.830  ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50                    ; 5.830  ; 5.830  ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50                    ; 5.858  ; 5.858  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50                    ; 7.820  ; 7.820  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                    ; 7.521  ; 7.521  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                    ; 7.521  ; 7.521  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                    ; 7.524  ; 7.524  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                    ; 7.514  ; 7.514  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                    ; 7.820  ; 7.820  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                    ; 7.810  ; 7.810  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                    ; 7.801  ; 7.801  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                    ; 7.801  ; 7.801  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                    ; 7.791  ; 7.791  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                    ; 7.791  ; 7.791  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                    ; 3.447  ; 3.447  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ; 3.388  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                    ; 7.534  ; 7.534  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                    ; 7.534  ; 7.534  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                    ; 7.534  ; 7.534  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                    ; 7.292  ; 7.292  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                    ; 7.292  ; 7.292  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                    ; 7.302  ; 7.302  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                    ; 7.302  ; 7.302  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                    ; 7.466  ; 7.466  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                    ; 7.486  ; 7.486  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                    ; 7.496  ; 7.496  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                    ; 7.496  ; 7.496  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                    ; 3.457  ; 3.457  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                    ; 7.989  ; 7.989  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                    ; 7.989  ; 7.989  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                    ; 7.805  ; 7.805  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                    ; 7.805  ; 7.805  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                    ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                    ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                    ; 7.738  ; 7.738  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                    ; 7.718  ; 7.718  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                    ; 7.728  ; 7.728  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                    ; 7.675  ; 7.675  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                    ; 7.675  ; 7.675  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                    ; 3.436  ; 3.436  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ;        ; 3.388  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; slow_clocks:sc|clock_1000ms ; 8.801  ; 8.801  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[0]  ; slow_clocks:sc|clock_1000ms ; 8.550  ; 8.550  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[1]  ; slow_clocks:sc|clock_1000ms ; 8.516  ; 8.516  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[2]  ; slow_clocks:sc|clock_1000ms ; 8.541  ; 8.541  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[3]  ; slow_clocks:sc|clock_1000ms ; 8.799  ; 8.799  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[4]  ; slow_clocks:sc|clock_1000ms ; 8.801  ; 8.801  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[5]  ; slow_clocks:sc|clock_1000ms ; 8.794  ; 8.794  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[6]  ; slow_clocks:sc|clock_1000ms ; 8.784  ; 8.784  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX1[*]   ; slow_clocks:sc|clock_1000ms ; 10.511 ; 10.511 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[0]  ; slow_clocks:sc|clock_1000ms ; 9.701  ; 9.701  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[1]  ; slow_clocks:sc|clock_1000ms ; 10.511 ; 10.511 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[2]  ; slow_clocks:sc|clock_1000ms ; 8.328  ; 8.328  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[3]  ; slow_clocks:sc|clock_1000ms ; 9.573  ; 9.573  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[4]  ; slow_clocks:sc|clock_1000ms ; 8.773  ; 8.773  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[5]  ; slow_clocks:sc|clock_1000ms ; 9.896  ; 9.896  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[6]  ; slow_clocks:sc|clock_1000ms ; 9.266  ; 9.266  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX2[*]   ; slow_clocks:sc|clock_1000ms ; 10.097 ; 10.097 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[0]  ; slow_clocks:sc|clock_1000ms ; 9.230  ; 9.230  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[1]  ; slow_clocks:sc|clock_1000ms ; 9.387  ; 9.387  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[2]  ; slow_clocks:sc|clock_1000ms ; 10.097 ; 10.097 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[3]  ; slow_clocks:sc|clock_1000ms ; 9.736  ; 9.736  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[4]  ; slow_clocks:sc|clock_1000ms ; 9.182  ; 9.182  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[5]  ; slow_clocks:sc|clock_1000ms ; 9.427  ; 9.427  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[6]  ; slow_clocks:sc|clock_1000ms ; 9.434  ; 9.434  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX3[*]   ; slow_clocks:sc|clock_1000ms ; 10.621 ; 10.621 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[0]  ; slow_clocks:sc|clock_1000ms ; 9.674  ; 9.674  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[1]  ; slow_clocks:sc|clock_1000ms ; 10.621 ; 10.621 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[2]  ; slow_clocks:sc|clock_1000ms ; 9.089  ; 9.089  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[3]  ; slow_clocks:sc|clock_1000ms ; 9.617  ; 9.617  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[4]  ; slow_clocks:sc|clock_1000ms ; 9.579  ; 9.579  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[5]  ; slow_clocks:sc|clock_1000ms ; 10.297 ; 10.297 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[6]  ; slow_clocks:sc|clock_1000ms ; 8.834  ; 8.834  ; Rise       ; slow_clocks:sc|clock_1000ms           ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+
; HEX4[*]   ; CLOCK_50                    ; 4.262 ; 4.262 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50                    ; 4.274 ; 4.274 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50                    ; 4.576 ; 4.576 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50                    ; 4.292 ; 4.292 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50                    ; 4.262 ; 4.262 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50                    ; 4.572 ; 4.572 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50                    ; 4.568 ; 4.568 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50                    ; 4.262 ; 4.262 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50                    ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50                    ; 4.255 ; 4.255 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50                    ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50                    ; 4.228 ; 4.228 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50                    ; 4.494 ; 4.494 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50                    ; 4.549 ; 4.549 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50                    ; 4.510 ; 4.510 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50                    ; 4.390 ; 4.390 ; Rise       ; CLOCK_50                              ;
; HEX6[*]   ; CLOCK_50                    ; 4.477 ; 4.477 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]  ; CLOCK_50                    ; 4.477 ; 4.477 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]  ; CLOCK_50                    ; 4.479 ; 4.479 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]  ; CLOCK_50                    ; 4.478 ; 4.478 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]  ; CLOCK_50                    ; 4.754 ; 4.754 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]  ; CLOCK_50                    ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]  ; CLOCK_50                    ; 4.749 ; 4.749 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]  ; CLOCK_50                    ; 4.744 ; 4.744 ; Rise       ; CLOCK_50                              ;
; HEX7[*]   ; CLOCK_50                    ; 4.709 ; 4.709 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]  ; CLOCK_50                    ; 4.943 ; 4.943 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]  ; CLOCK_50                    ; 4.738 ; 4.738 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]  ; CLOCK_50                    ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]  ; CLOCK_50                    ; 4.721 ; 4.721 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]  ; CLOCK_50                    ; 4.709 ; 4.709 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]  ; CLOCK_50                    ; 4.744 ; 4.744 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]  ; CLOCK_50                    ; 4.745 ; 4.745 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50                    ; 3.367 ; 3.367 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50                    ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50                    ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50                    ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50                    ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50                    ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50                    ; 3.427 ; 3.427 ; Rise       ; CLOCK_50                              ;
;  LEDG[6]  ; CLOCK_50                    ; 3.417 ; 3.417 ; Rise       ; CLOCK_50                              ;
;  LEDG[7]  ; CLOCK_50                    ; 3.367 ; 3.367 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50                    ; 3.372 ; 3.372 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50                    ; 3.429 ; 3.429 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50                    ; 3.399 ; 3.399 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50                    ; 3.399 ; 3.399 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50                    ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50                    ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50                    ; 3.409 ; 3.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50                    ; 3.409 ; 3.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50                    ; 3.372 ; 3.372 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50                    ; 3.382 ; 3.382 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50                    ; 3.384 ; 3.384 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50                    ; 3.384 ; 3.384 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50                    ; 3.394 ; 3.394 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50                    ; 3.394 ; 3.394 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50                    ; 3.416 ; 3.416 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50                    ; 3.325 ; 3.325 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                    ; 3.334 ; 3.334 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                    ; 3.334 ; 3.334 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                    ; 3.335 ; 3.335 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                    ; 3.325 ; 3.325 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                    ; 3.502 ; 3.502 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                    ; 3.492 ; 3.492 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                    ; 3.479 ; 3.479 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                    ; 3.479 ; 3.479 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                    ; 3.469 ; 3.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                    ; 3.469 ; 3.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                    ; 1.789 ; 1.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ; 1.793 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                    ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                    ; 3.241 ; 3.241 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                    ; 3.241 ; 3.241 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                    ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                    ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                    ; 3.133 ; 3.133 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                    ; 3.133 ; 3.133 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                    ; 3.186 ; 3.186 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                    ; 3.206 ; 3.206 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                    ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                    ; 3.216 ; 3.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                    ; 1.799 ; 1.799 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                    ; 2.967 ; 2.967 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                    ; 3.138 ; 3.138 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                    ; 3.047 ; 3.047 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                    ; 3.047 ; 3.047 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                    ; 3.057 ; 3.057 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                    ; 3.057 ; 3.057 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                    ; 3.020 ; 3.020 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                    ; 2.999 ; 2.999 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                    ; 3.009 ; 3.009 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                    ; 2.967 ; 2.967 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                    ; 2.967 ; 2.967 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                    ; 1.778 ; 1.778 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                    ;       ; 1.793 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; slow_clocks:sc|clock_1000ms ; 4.379 ; 4.379 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[0]  ; slow_clocks:sc|clock_1000ms ; 4.409 ; 4.409 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[1]  ; slow_clocks:sc|clock_1000ms ; 4.379 ; 4.379 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[2]  ; slow_clocks:sc|clock_1000ms ; 4.395 ; 4.395 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[3]  ; slow_clocks:sc|clock_1000ms ; 4.534 ; 4.534 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[4]  ; slow_clocks:sc|clock_1000ms ; 4.535 ; 4.535 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[5]  ; slow_clocks:sc|clock_1000ms ; 4.519 ; 4.519 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX0[6]  ; slow_clocks:sc|clock_1000ms ; 4.513 ; 4.513 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX1[*]   ; slow_clocks:sc|clock_1000ms ; 4.469 ; 4.469 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[0]  ; slow_clocks:sc|clock_1000ms ; 5.100 ; 5.100 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[1]  ; slow_clocks:sc|clock_1000ms ; 5.548 ; 5.548 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[2]  ; slow_clocks:sc|clock_1000ms ; 4.469 ; 4.469 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[3]  ; slow_clocks:sc|clock_1000ms ; 5.094 ; 5.094 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[4]  ; slow_clocks:sc|clock_1000ms ; 4.674 ; 4.674 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[5]  ; slow_clocks:sc|clock_1000ms ; 5.130 ; 5.130 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX1[6]  ; slow_clocks:sc|clock_1000ms ; 4.863 ; 4.863 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX2[*]   ; slow_clocks:sc|clock_1000ms ; 4.863 ; 4.863 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[0]  ; slow_clocks:sc|clock_1000ms ; 4.891 ; 4.891 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[1]  ; slow_clocks:sc|clock_1000ms ; 4.914 ; 4.914 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[2]  ; slow_clocks:sc|clock_1000ms ; 5.253 ; 5.253 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[3]  ; slow_clocks:sc|clock_1000ms ; 5.103 ; 5.103 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[4]  ; slow_clocks:sc|clock_1000ms ; 4.863 ; 4.863 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[5]  ; slow_clocks:sc|clock_1000ms ; 4.954 ; 4.954 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX2[6]  ; slow_clocks:sc|clock_1000ms ; 4.945 ; 4.945 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
; HEX3[*]   ; slow_clocks:sc|clock_1000ms ; 4.352 ; 4.352 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[0]  ; slow_clocks:sc|clock_1000ms ; 4.692 ; 4.692 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[1]  ; slow_clocks:sc|clock_1000ms ; 5.201 ; 5.201 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[2]  ; slow_clocks:sc|clock_1000ms ; 4.352 ; 4.352 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[3]  ; slow_clocks:sc|clock_1000ms ; 4.682 ; 4.682 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[4]  ; slow_clocks:sc|clock_1000ms ; 4.935 ; 4.935 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[5]  ; slow_clocks:sc|clock_1000ms ; 4.903 ; 4.903 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
;  HEX3[6]  ; slow_clocks:sc|clock_1000ms ; 4.631 ; 4.631 ; Rise       ; slow_clocks:sc|clock_1000ms           ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 974843   ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; slow_clocks:sc|clock_1000ms           ; 1056     ; 0        ; 0        ; 0        ;
; slow_clocks:sc|clock_1000ms           ; slow_clocks:sc|clock_1000ms           ; 200      ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 974843   ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; slow_clocks:sc|clock_1000ms           ; 1056     ; 0        ; 0        ; 0        ;
; slow_clocks:sc|clock_1000ms           ; slow_clocks:sc|clock_1000ms           ; 200      ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 1868  ; 1868 ;
; Unconstrained Output Ports      ; 116   ; 116  ;
; Unconstrained Output Port Paths ; 494   ; 494  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Apr 02 21:39:08 2018
Info: Command: quartus_sta TankShooter -c TankShooter
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TankShooter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name slow_clocks:sc|clock_1000ms slow_clocks:sc|clock_1000ms
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.358       -67.796 slow_clocks:sc|clock_1000ms 
    Info (332119):     6.553         0.000 CLOCK_50 
    Info (332119):    33.058         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 slow_clocks:sc|clock_1000ms 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -16.000 slow_clocks:sc|clock_1000ms 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.558       -24.004 slow_clocks:sc|clock_1000ms 
    Info (332119):    13.360         0.000 CLOCK_50 
    Info (332119):    36.848         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 slow_clocks:sc|clock_1000ms 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -16.000 slow_clocks:sc|clock_1000ms 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Mon Apr 02 21:39:10 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


