### Inception of Open-Source EDA, OpenLANE, and Sky130 PDK

---

### ğŸ’¬ 1. Talking to Computers

Computers understand only **electrical signals** represented by binary logic (**1s and 0s**).

To communicate with them, humans use **layers of abstraction** that gradually translate high-level concepts into hardware-understandable instructions.

ğŸ§  **Flow of Translation:**

- High-level programs (C, Python)
    
    â†“
    
- Compiled to **Assembly code** (specific to ISA)
    
    â†“
    
- Converted to **Machine code (binary)**
    
    â†“
    
- Executed by **Logic gates & transistors**

Each level bridges the gap between **human-written logic** and **electronic hardware**, forming the fundamental communication chain of computation.

---

### âš™ï¸ 2. Chip and Package Fundamentals

Modern processors and SoCs are built on a small **silicon die**, later enclosed inside a **package** for protection and connectivity.

A common example is the **QFN-48 (Quad Flat No-Lead)** package with 48 electrical contacts.

ğŸ” **Inside the package:**

- **Die/Core** â†’ performs computation
- **Pads** â†’ metal terminals for input/output
- **Bond wires** â†’ connect die pads to package leads
- **Leads** â†’ metallic pads soldered to the PCB

From the top-down view:

**Board â†’ Chip â†’ Die â†’ Core â†’ IP**, each layer adds specific functionality.

| Term | Description |
| --- | --- |
| **Package** | Protective housing that connects silicon to PCB |
| **Die/Chip** | Actual semiconductor area fabricated using CMOS |
| **Core** | Central processing logic |
| **Pads** | Metal contacts on die for electrical connection |
| **IP Block** | Reusable functional module like UART, GPIO, or RISC-V core |

---

### ğŸ§  3. RISC-V Architecture

**RISC-V (Reduced Instruction Set Computer â€“ Version 5)** is an **open-source ISA** that defines how software interacts with hardware through instructions and registers â€” **royalty-free and highly modular**.

âš™ï¸ **Execution Chain:**

High-Level Code

â†“

RISC-V Assembly

â†“

Machine Code (Binary)

â†“

Processor Hardware (Logic Gates & Transistors)

ğŸ”© Hardware implementations (like **PicoRV32**) are written in **Verilog/VHDL**.

This RTL code is then transformed into a **physical chip** through the **RTL-to-GDSII flow**, enabling fabrication using open tools like OpenLANE and Sky130.

---

### ğŸ’» 4. From Software Applications to Hardware

Applications such as calculators or stopwatches rely on a **software-to-hardware stack** that bridges human code and physical signals.

ğŸ§© **System Software Components:**

- **Operating System (OS)** â†’ manages memory, I/O, and scheduling
- **Compiler** â†’ converts high-level programs into assembly
- **Assembler** â†’ translates assembly into binary machine code

ğŸ“œ **Architecture-specific Assembly Styles:**

| Architecture | Assembly Style |
| --- | --- |
| Intel x86 | x86 Assembly |
| ARM | ARM Assembly |
| MIPS | MIPS Assembly |
| RISC-V | RISC-V Assembly |

When the binary is loaded into memory, the **processor fetches, decodes, and executes** each instruction â€” turning software into hardware activity.

---

### ğŸ—ï¸ 5. Open-Source Digital ASIC Design Ecosystem

To build an open-source ASIC, three major components must work together:

1. ğŸ§¾ **Open-Source RTL Designs** â€“ logical description (Verilog/VHDL)
2. ğŸ§° **Open-Source EDA Tools** â€“ automate synthesis, placement, and verification
3. âš™ï¸ **Open-Source PDK** â€“ defines the process technology and design rules

When all three are open, a complete **reproducible ASIC flow** can be achieved.

ğŸ“˜ **Examples:**

- **RTL Design Repositories:** OpenCores, LibreCores, GitHub SoC projects
- **EDA Tools:** OpenROAD, Qflow, Magic
- **PDK:** SkyWater Sky130 (130nm, released in 2020 by Google & SkyWater)

This open ecosystem democratizes chip design by removing the need for proprietary tools.

---

### ğŸ”¬ 6. Importance of Sky130 Technology

Although **130 nm** is considered mature, it remains **reliable and affordable**, perfect for **IoT, embedded, and analog applications**.

ğŸ“Š **Highlights:**

- Holds ~6% of global semiconductor market (~$4.5B)
- Used in **Intel Pentium 4 (3.5 GHz)** and **RISC-V CPUs** from OSU
- The open release of **Sky130 PDK** ignited the global **open-silicon movement**, making fabrication accessible to students and innovators.

---

### ğŸ”„ 7. Simplified RTL-to-GDSII Flow

This flow converts Verilog RTL into a **fabrication-ready layout (GDSII)**.

| Stage | Description |
| --- | --- |
| **Synthesis** | RTL â†’ Gate-level netlist using standard cells |
| **Floorplanning** | Defines die/core area and power grid |
| **Placement** | Arranges cells for optimal area/timing |
| **Clock Tree Synthesis (CTS)** | Builds balanced clock distribution |
| **Routing** | Connects cells using metal interconnects |
| **Sign-off** | DRC, LVS, and STA verification before tape-out |

ğŸ“‘ **Key Checks:**

- âœ… **DRC:** Verifies layout constraints
- âœ… **LVS:** Matches layout with schematic
- âœ… **STA:** Ensures timing closure

Outputs include **GDSII layout, netlists, and timing/power reports** â€” ready for fabrication.

---

### ğŸ§© 8. OpenLANE and Strive Chipsets

**OpenLANE** is a **fully automated RTL-to-GDSII flow** built around **OpenROAD** and integrated with the **Sky130 PDK**.

ğŸ§  **Tool Integration Overview:**

| Function | Tool |
| --- | --- |
| Logic Synthesis | Yosys |
| Floorplan & Placement | OpenROAD / RePlAce |
| CTS | TritonCTS |
| Routing | FastRoute / TritonRoute |
| DRC Check | Magic |
| LVS Check | Netgen |
| Timing Analysis | OpenSTA |
| GDS Export & View | KLayout, Magic |

**Strive Chipsets** are open-source SoCs fabricated via **OpenLANE + Sky130**, containing RISC-V cores, SRAM, and I/O pads â€” serving as reference platforms for open-source design.

---

### ğŸ—‚ï¸ 9. OpenLANE Flow and Directory Structure

The OpenLANE directory ensures organized and reproducible chip design.

```
OpenLANE/
â”œâ”€â”€ designs/      â†’  Design folders (with config.tcl)
â”œâ”€â”€ flow/         â†’  Automation scripts & Makefiles
â”œâ”€â”€ scripts/      â†’  Stage-specific TCL scripts
â”œâ”€â”€ pdks/         â†’  Installed process kits (e.g., sky130A)
â”œâ”€â”€ openroad/     â†’  Core EDA engine
â”œâ”€â”€ runs/         â†’  Generated results & logs
â””â”€â”€ tools/        â†’  External binaries

```

ğŸ§¾ **Command Flow:**

```bash
cd OpenLane/
make mount
./flow.tcl -design <design_name> -tag <run_name>

```

ğŸ“ **Generated Outputs:**

- `reports/` â†’ timing, power, area data
- `results/` â†’ final LEF, DEF, and GDS files
- `logs/` â†’ step-by-step tool outputs

---

### ğŸ§¾ 10. Summary

**Week 6 â€“ Day 1** establishes the foundation of **open-source VLSI design** and connects software abstraction with silicon realization.

ğŸªœ **Key Takeaways:**

- Understanding how computers interpret binary logic
- Differentiating between package, die, and core
- Exploring the open RISC-V ISA
- Learning about RTL, EDA, and PDK integration
- Understanding the RTL-to-GDSII pipeline and OpenLANE automation

Together with the **Sky130 PDK**, these tools make **chip design and fabrication truly open**, empowering researchers, students, and innovators worldwide ğŸŒ.
