(assume nst3.0 (not (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))))
(assume nst3.1 (not (not (and (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (in$0 (read$0 next$0 d_init$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))))
(assume t2 (or (not (and (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (in$0 (read$0 next$0 d_init$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))) (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))))
(step t2' (cl (not (and (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (in$0 (read$0 next$0 d_init$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))) (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))) :rule or :premises (t2))
(step st3 (cl (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (and (or (= prv_5$0 (read$0 next$0 d_init$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (in$0 (read$0 next$0 d_init$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) :rule reordering :premises (t2'))
(step t.end (cl) :rule resolution :premises (nst3.0 nst3.1 st3))
