{"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/slave/hca_slave_monitor.sv":{"language":"System Verilog","code":235,"comment":65,"blank":18},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/slave/hca_slave_sequencer.sv":{"language":"System Verilog","code":16,"comment":32,"blank":6},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/slave/hca_slave_driver.sv":{"language":"System Verilog","code":230,"comment":100,"blank":24},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/slave/hca_slave_agent.sv":{"language":"System Verilog","code":29,"comment":43,"blank":8},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/test/test_direct_param.sv":{"language":"System Verilog","code":817,"comment":178,"blank":100},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/test/test_direct.sv":{"language":"System Verilog","code":811,"comment":91,"blank":86},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/test/test_config.sv":{"language":"System Verilog","code":269,"comment":92,"blank":28},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/sequence/test_hcr_seq.sv":{"language":"System Verilog","code":36,"comment":40,"blank":7},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/test/hca_config_agent.sv":{"language":"System Verilog","code":280,"comment":54,"blank":22},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/sequence/hca_config_sequence.sv":{"language":"System Verilog","code":435,"comment":62,"blank":27},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/sequence/test_db_seq.sv":{"language":"System Verilog","code":6,"comment":22,"blank":4},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/sequence/hca_slave_sequence.sv":{"language":"System Verilog","code":216,"comment":45,"blank":20},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/sequence/hca_comm_sequence.sv":{"language":"System Verilog","code":42,"comment":43,"blank":8},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/regs/hca_reg_block_hcr.sv":{"language":"System Verilog","code":63,"comment":74,"blank":18},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/regs/hca_reg_block_db.sv":{"language":"System Verilog","code":42,"comment":61,"blank":9},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/sample.sv":{"language":"System Verilog","code":45,"comment":0,"blank":12},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/hca_master_sequencer.sv":{"language":"System Verilog","code":13,"comment":33,"blank":5},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/regs/hca_reg2pcie_adapter.sv":{"language":"System Verilog","code":84,"comment":41,"blank":9},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/hca_master_driver.sv":{"language":"System Verilog","code":294,"comment":126,"blank":43},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/hca_master_monitor.sv":{"language":"System Verilog","code":11,"comment":27,"blank":5},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/master/hca_master_agent.sv":{"language":"System Verilog","code":24,"comment":41,"blank":8},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_vsequence.sv":{"language":"System Verilog","code":134,"comment":42,"blank":17},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_vsequencer.sv":{"language":"System Verilog","code":27,"comment":35,"blank":9},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_ref_model.sv":{"language":"System Verilog","code":597,"comment":507,"blank":98},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_sub_env.sv":{"language":"System Verilog","code":25,"comment":38,"blank":8},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_env.sv":{"language":"System Verilog","code":70,"comment":61,"blank":27},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_scoreboard.sv":{"language":"System Verilog","code":226,"comment":59,"blank":28},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_interface.sv":{"language":"System Verilog","code":100,"comment":71,"blank":21},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/hca_defines.sv":{"language":"System Verilog","code":399,"comment":104,"blank":71},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_virt_addr.sv":{"language":"System Verilog","code":17,"comment":22,"blank":8},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_queue_pair.sv":{"language":"System Verilog","code":557,"comment":166,"blank":43},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_queue_list.sv":{"language":"System Verilog","code":32,"comment":27,"blank":9},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_mem_info.sv":{"language":"System Verilog","code":16,"comment":27,"blank":9},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_math_func.sv":{"language":"System Verilog","code":20,"comment":37,"blank":11},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_global_comp.sv":{"language":"System Verilog","code":0,"comment":0,"blank":1},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_memory.sv":{"language":"System Verilog","code":205,"comment":131,"blank":51},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_event_generator.sv":{"language":"System Verilog","code":11,"comment":0,"blank":3},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_fifo.sv":{"language":"System Verilog","code":112,"comment":115,"blank":27},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_pcie_item.sv":{"language":"System Verilog","code":377,"comment":96,"blank":47},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_comp_queue.sv":{"language":"System Verilog","code":18,"comment":28,"blank":10},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_addr_table.sv":{"language":"System Verilog","code":92,"comment":45,"blank":18},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_icm_vaddr.sv":{"language":"System Verilog","code":38,"comment":27,"blank":16},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_addr_align.sv":{"language":"System Verilog","code":77,"comment":84,"blank":18},"file:///d%3A/%E7%B3%BB%E7%BB%9F%E4%BA%92%E8%BF%9E%E7%BB%84%E5%86%85%E5%B7%A5%E4%BD%9C/InfiniBand%E7%BD%91%E5%8D%A1/Code/hcatest_gitlab/sv/common/hca_check_mem_list.sv":{"language":"System Verilog","code":14,"comment":27,"blank":9}}