{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 21:45:23 2016 " "Info: Processing started: Mon May 30 21:45:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculator EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"calculator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[7\] " "Info: Pin segmentdisplay\[7\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[7] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[6\] " "Info: Pin segmentdisplay\[6\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[6] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[5\] " "Info: Pin segmentdisplay\[5\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[5] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[4\] " "Info: Pin segmentdisplay\[4\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[4] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[3\] " "Info: Pin segmentdisplay\[3\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[3] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[2\] " "Info: Pin segmentdisplay\[2\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[2] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[1\] " "Info: Pin segmentdisplay\[1\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[1] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segmentdisplay\[0\] " "Info: Pin segmentdisplay\[0\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { segmentdisplay[0] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { -8 864 1062 8 "segmentdisplay\[7..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { segmentdisplay[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug " "Info: Pin debug not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { debug } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 304 416 584 320 "debug" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN1\[3\] " "Info: Pin DIN1\[3\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { DIN1[3] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 8 160 328 24 "DIN1\[3..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN1\[2\] " "Info: Pin DIN1\[2\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { DIN1[2] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 8 160 328 24 "DIN1\[3..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN1\[1\] " "Info: Pin DIN1\[1\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { DIN1[1] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 8 160 328 24 "DIN1\[3..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN1\[0\] " "Info: Pin DIN1\[0\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { DIN1[0] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 8 160 328 24 "DIN1\[3..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { clk } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 0 -136 32 16 "clk" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOP1\[2\] " "Info: Pin MOP1\[2\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { MOP1[2] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 112 -128 40 128 "MOP1\[2..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOP1\[0\] " "Info: Pin MOP1\[0\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { MOP1[0] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 112 -128 40 128 "MOP1\[2..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOP1\[1\] " "Info: Pin MOP1\[1\] not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { MOP1[1] } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 112 -128 40 128 "MOP1\[2..0\]" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RunFSM " "Info: Pin RunFSM not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { RunFSM } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 96 -128 40 112 "RunFSM" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { RunFSM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "e:/vhdl/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/vhdl/quartus/bin/pin_planner.ppl" { pin_name } } } { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 80 -128 40 96 "pin_name" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|ALUop\[1\]\|combout " "Warning: Node \"inst1\|ALUop\[1\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Reset\|combout " "Warning: Node \"inst1\|Reset\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Load_A\|combout " "Warning: Node \"inst1\|Load_A\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Input_Select\[2\]\|combout " "Warning: Node \"inst1\|Input_Select\[2\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Input_Select\[1\]\|combout " "Warning: Node \"inst1\|Input_Select\[1\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Input_Select\[0\]\|combout " "Warning: Node \"inst1\|Input_Select\[0\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Load_B\|combout " "Warning: Node \"inst1\|Load_B\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|ALUop\[2\]\|combout " "Warning: Node \"inst1\|ALUop\[2\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|ALUop\[0\]\|combout " "Warning: Node \"inst1\|ALUop\[0\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|out_state\[0\]\|combout " "Warning: Node \"inst1\|out_state\[0\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|out_state\[1\]\|combout " "Warning: Node \"inst1\|out_state\[1\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|out_state\[2\]\|combout " "Warning: Node \"inst1\|out_state\[2\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: dataa  to: combout " "Info: Cell: inst1\|Mux1~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst1\|presentState\[1\] " "Info: Destination node FSM:inst1\|presentState\[1\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst1|presentState[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst1\|presentState\[2\] " "Info: Destination node FSM:inst1\|presentState\[2\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst1|presentState[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst1\|presentState\[3\] " "Info: Destination node FSM:inst1\|presentState\[3\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst1|presentState[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst1\|presentState\[4\] " "Info: Destination node FSM:inst1\|presentState\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst1|presentState[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 0 -136 32 16 "clk" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM:inst1\|Mux1~2  " "Info: Automatically promoted node FSM:inst1\|Mux1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst1\|Mux3~0 " "Info: Destination node FSM:inst1\|Mux3~0" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 23 -1 0 } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst1|Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 23 -1 0 } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst1|Mux1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin_name~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node pin_name~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 80 -128 40 96 "pin_name" "" } } } } { "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 9 8 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y20 X41_Y29 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 21:45:26 2016 " "Info: Processing ended: Mon May 30 21:45:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
