// Seed: 2449476559
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input logic id_4
);
  assign id_5 = 1;
  assign id_5 = 1 != 1;
  type_9(
      id_2, 1, id_2, 1'h0, 1, id_4, id_1, id_2, 1 - 1
  );
endmodule
