[13:42:52.937] <TB0>     INFO: *** Welcome to pxar ***
[13:42:52.937] <TB0>     INFO: *** Today: 2016/05/05
[13:42:52.944] <TB0>     INFO: *** Version: b2a7-dirty
[13:42:52.944] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C15.dat
[13:42:52.945] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:42:52.945] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//defaultMaskFile.dat
[13:42:52.945] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters_C15.dat
[13:42:53.019] <TB0>     INFO:         clk: 4
[13:42:53.019] <TB0>     INFO:         ctr: 4
[13:42:53.019] <TB0>     INFO:         sda: 19
[13:42:53.019] <TB0>     INFO:         tin: 9
[13:42:53.020] <TB0>     INFO:         level: 15
[13:42:53.020] <TB0>     INFO:         triggerdelay: 0
[13:42:53.020] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:42:53.020] <TB0>     INFO: Log level: DEBUG
[13:42:53.030] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:42:53.042] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:42:53.046] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:42:53.048] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:42:54.600] <TB0>     INFO: DUT info: 
[13:42:54.600] <TB0>     INFO: The DUT currently contains the following objects:
[13:42:54.600] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:42:54.600] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:42:54.600] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:42:54.600] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:42:54.600] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.600] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.601] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.601] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.601] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.601] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.601] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:42:54.601] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:42:54.602] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:42:54.603] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:42:54.606] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33234944
[13:42:54.606] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24f0f90
[13:42:54.606] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2465770
[13:42:54.606] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc54dd94010
[13:42:54.606] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc553fff510
[13:42:54.606] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33300480 fPxarMemory = 0x7fc54dd94010
[13:42:54.607] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[13:42:54.609] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[13:42:54.609] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:42:54.609] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:42:55.010] <TB0>     INFO: enter 'restricted' command line mode
[13:42:55.010] <TB0>     INFO: enter test to run
[13:42:55.010] <TB0>     INFO:   test: FPIXTest no parameter change
[13:42:55.010] <TB0>     INFO:   running: fpixtest
[13:42:55.010] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:42:55.013] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:42:55.013] <TB0>     INFO: ######################################################################
[13:42:55.013] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:42:55.013] <TB0>     INFO: ######################################################################
[13:42:55.016] <TB0>     INFO: ######################################################################
[13:42:55.016] <TB0>     INFO: PixTestPretest::doTest()
[13:42:55.016] <TB0>     INFO: ######################################################################
[13:42:55.019] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:55.019] <TB0>     INFO:    PixTestPretest::programROC() 
[13:42:55.019] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:13.037] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:13.037] <TB0>     INFO: IA differences per ROC:  16.9 17.7 17.7 16.9 16.9 16.9 20.1 18.5 17.7 16.9 20.1 17.7 20.1 16.1 18.5 18.5
[13:43:13.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:13.104] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:13.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:13.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:43:13.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[13:43:13.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[13:43:13.509] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[13:43:13.610] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[13:43:13.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[13:43:13.811] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[13:43:13.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[13:43:14.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 23.7188 mA
[13:43:14.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  87 Ia 24.5188 mA
[13:43:14.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.7188 mA
[13:43:14.315] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.5188 mA
[13:43:14.416] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 23.7188 mA
[13:43:14.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[13:43:14.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 25.3187 mA
[13:43:14.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 23.7188 mA
[13:43:14.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  84 Ia 23.7188 mA
[13:43:14.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  86 Ia 24.5188 mA
[13:43:15.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.5188 mA
[13:43:15.123] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  82 Ia 23.7188 mA
[13:43:15.224] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  84 Ia 23.7188 mA
[13:43:15.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  86 Ia 24.5188 mA
[13:43:15.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  84 Ia 23.7188 mA
[13:43:15.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 24.5188 mA
[13:43:15.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 23.7188 mA
[13:43:15.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[13:43:15.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[13:43:15.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5188 mA
[13:43:16.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7188 mA
[13:43:16.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[13:43:16.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 24.5188 mA
[13:43:16.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  83 Ia 23.7188 mA
[13:43:16.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 24.5188 mA
[13:43:16.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 23.7188 mA
[13:43:16.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 24.5188 mA
[13:43:16.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 23.7188 mA
[13:43:16.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 24.5188 mA
[13:43:16.938] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.3187 mA
[13:43:17.039] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  94 Ia 25.3187 mA
[13:43:17.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 23.7188 mA
[13:43:17.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  89 Ia 24.5188 mA
[13:43:17.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  87 Ia 23.7188 mA
[13:43:17.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  89 Ia 24.5188 mA
[13:43:17.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 24.5188 mA
[13:43:17.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 23.7188 mA
[13:43:17.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.5188 mA
[13:43:17.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.7188 mA
[13:43:17.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 24.5188 mA
[13:43:18.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 23.7188 mA
[13:43:18.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[13:43:18.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 24.5188 mA
[13:43:18.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 24.5188 mA
[13:43:18.452] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 23.7188 mA
[13:43:18.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  92 Ia 24.5188 mA
[13:43:18.654] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  90 Ia 23.7188 mA
[13:43:18.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  92 Ia 24.5188 mA
[13:43:18.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  90 Ia 23.7188 mA
[13:43:18.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  92 Ia 24.5188 mA
[13:43:19.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 23.7188 mA
[13:43:19.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  92 Ia 24.5188 mA
[13:43:19.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  90 Ia 23.7188 mA
[13:43:19.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.3187 mA
[13:43:19.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 24.5188 mA
[13:43:19.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  92 Ia 23.7188 mA
[13:43:19.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  94 Ia 24.5188 mA
[13:43:19.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  92 Ia 23.7188 mA
[13:43:19.864] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  94 Ia 24.5188 mA
[13:43:19.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  92 Ia 24.5188 mA
[13:43:20.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  90 Ia 23.7188 mA
[13:43:20.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  92 Ia 23.7188 mA
[13:43:20.267] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  94 Ia 24.5188 mA
[13:43:20.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  92 Ia 24.5188 mA
[13:43:20.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  90 Ia 23.7188 mA
[13:43:20.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.5188 mA
[13:43:20.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  76 Ia 23.7188 mA
[13:43:20.771] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 25.3187 mA
[13:43:20.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  71 Ia 23.7188 mA
[13:43:20.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  73 Ia 22.9188 mA
[13:43:21.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 25.3187 mA
[13:43:21.174] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  73 Ia 23.7188 mA
[13:43:21.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  75 Ia 23.7188 mA
[13:43:21.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  77 Ia 24.5188 mA
[13:43:21.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.7188 mA
[13:43:21.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  77 Ia 24.5188 mA
[13:43:21.678] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  75 Ia 23.7188 mA
[13:43:21.779] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.7188 mA
[13:43:21.880] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  80 Ia 24.5188 mA
[13:43:21.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 23.7188 mA
[13:43:22.081] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 24.5188 mA
[13:43:22.182] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.7188 mA
[13:43:22.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 24.5188 mA
[13:43:22.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.7188 mA
[13:43:22.485] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  80 Ia 24.5188 mA
[13:43:22.586] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.7188 mA
[13:43:22.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 24.5188 mA
[13:43:22.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 23.7188 mA
[13:43:22.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  80 Ia 24.5188 mA
[13:43:22.991] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[13:43:23.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5188 mA
[13:43:23.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5188 mA
[13:43:23.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 23.7188 mA
[13:43:23.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  87 Ia 24.5188 mA
[13:43:23.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 23.7188 mA
[13:43:23.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  87 Ia 24.5188 mA
[13:43:23.694] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 23.7188 mA
[13:43:23.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  87 Ia 24.5188 mA
[13:43:23.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.7188 mA
[13:43:23.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  87 Ia 24.5188 mA
[13:43:24.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 24.5188 mA
[13:43:24.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.3187 mA
[13:43:24.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  94 Ia 25.3187 mA
[13:43:24.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 23.7188 mA
[13:43:24.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  89 Ia 24.5188 mA
[13:43:24.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  87 Ia 24.5188 mA
[13:43:24.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 23.7188 mA
[13:43:24.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  87 Ia 24.5188 mA
[13:43:24.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 23.7188 mA
[13:43:25.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 23.7188 mA
[13:43:25.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  89 Ia 24.5188 mA
[13:43:25.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  87 Ia 23.7188 mA
[13:43:25.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  89 Ia 23.7188 mA
[13:43:25.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5188 mA
[13:43:25.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.7188 mA
[13:43:25.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 24.5188 mA
[13:43:25.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  76 Ia 23.7188 mA
[13:43:25.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 24.5188 mA
[13:43:25.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  76 Ia 23.7188 mA
[13:43:26.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.5188 mA
[13:43:26.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 24.5188 mA
[13:43:26.215] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  74 Ia 23.7188 mA
[13:43:26.316] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  76 Ia 24.5188 mA
[13:43:26.417] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  74 Ia 23.7188 mA
[13:43:26.517] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  76 Ia 24.5188 mA
[13:43:26.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[13:43:26.720] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5188 mA
[13:43:26.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.7188 mA
[13:43:26.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  89 Ia 23.7188 mA
[13:43:27.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  91 Ia 24.5188 mA
[13:43:27.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 24.5188 mA
[13:43:27.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  87 Ia 23.7188 mA
[13:43:27.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.7188 mA
[13:43:27.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  91 Ia 24.5188 mA
[13:43:27.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  89 Ia 24.5188 mA
[13:43:27.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  87 Ia 23.7188 mA
[13:43:27.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 23.7188 mA
[13:43:27.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.5188 mA
[13:43:27.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  76 Ia 23.7188 mA
[13:43:28.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 23.7188 mA
[13:43:28.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[13:43:28.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 24.5188 mA
[13:43:28.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  76 Ia 23.7188 mA
[13:43:28.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.7188 mA
[13:43:28.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 25.3187 mA
[13:43:28.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  73 Ia 22.9188 mA
[13:43:28.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 24.5188 mA
[13:43:28.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 24.5188 mA
[13:43:28.938] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  76 Ia 23.7188 mA
[13:43:29.039] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 19.7188 mA
[13:43:29.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana 104 Ia 25.3187 mA
[13:43:29.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  97 Ia 23.7188 mA
[13:43:29.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  99 Ia 24.5188 mA
[13:43:29.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  97 Ia 23.7188 mA
[13:43:29.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  99 Ia 24.5188 mA
[13:43:29.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  97 Ia 24.5188 mA
[13:43:29.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  95 Ia 23.7188 mA
[13:43:29.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  97 Ia 23.7188 mA
[13:43:29.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  99 Ia 24.5188 mA
[13:43:30.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  97 Ia 23.7188 mA
[13:43:30.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  99 Ia 24.5188 mA
[13:43:30.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[13:43:30.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[13:43:30.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 22.9188 mA
[13:43:30.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 25.3187 mA
[13:43:30.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 22.9188 mA
[13:43:30.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 25.3187 mA
[13:43:30.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 22.9188 mA
[13:43:30.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 25.3187 mA
[13:43:31.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 22.9188 mA
[13:43:31.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 25.3187 mA
[13:43:31.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 22.9188 mA
[13:43:31.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 25.3187 mA
[13:43:31.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[13:43:31.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.5188 mA
[13:43:31.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 24.5188 mA
[13:43:31.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.7188 mA
[13:43:31.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.7188 mA
[13:43:31.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.5188 mA
[13:43:32.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.7188 mA
[13:43:32.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.5188 mA
[13:43:32.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.7188 mA
[13:43:32.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.5188 mA
[13:43:32.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 23.7188 mA
[13:43:32.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 24.5188 mA
[13:43:32.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:43:32.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[13:43:32.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  90
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[13:43:32.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  89
[13:43:32.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  76
[13:43:32.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[13:43:32.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  76
[13:43:32.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  99
[13:43:32.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[13:43:32.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[13:43:34.426] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[13:43:34.426] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.9  20.1
[13:43:34.463] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:34.463] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:43:34.463] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:34.598] <TB0>     INFO: Expecting 231680 events.
[13:43:42.681] <TB0>     INFO: 231680 events read in total (7366ms).
[13:43:42.838] <TB0>     INFO: Test took 8372ms.
[13:43:43.038] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:43:43.042] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 65
[13:43:43.046] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:43:43.049] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 85 and Delta(CalDel) = 59
[13:43:43.053] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:43:43.056] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:43:43.060] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:43:43.063] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:43:43.067] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 85 and Delta(CalDel) = 61
[13:43:43.071] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:43:43.075] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 61
[13:43:43.079] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 60
[13:43:43.082] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:43:43.086] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:43:43.089] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 110 and Delta(CalDel) = 62
[13:43:43.095] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:43:43.138] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:43:43.172] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:43.172] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:43:43.172] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:43.307] <TB0>     INFO: Expecting 231680 events.
[13:43:51.374] <TB0>     INFO: 231680 events read in total (7352ms).
[13:43:51.379] <TB0>     INFO: Test took 8204ms.
[13:43:51.401] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[13:43:51.720] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[13:43:51.725] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:43:51.728] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 28.5
[13:43:51.732] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:43:51.736] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:43:51.740] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[13:43:51.744] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[13:43:51.747] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[13:43:51.751] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[13:43:51.755] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:43:51.758] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:43:51.762] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[13:43:51.765] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:43:51.769] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:43:51.772] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[13:43:51.809] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:43:51.809] <TB0>     INFO: CalDel:      147   158   143   135   143   131   153   148   142   125   130   132   153   144   133   142
[13:43:51.809] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:43:51.813] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C0.dat
[13:43:51.813] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C1.dat
[13:43:51.813] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C2.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C3.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C4.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C5.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C6.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C7.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C8.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C9.dat
[13:43:51.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C10.dat
[13:43:51.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C11.dat
[13:43:51.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C12.dat
[13:43:51.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C13.dat
[13:43:51.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C14.dat
[13:43:51.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:51.815] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:43:51.815] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:51.815] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:43:51.816] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:43:51.912] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:43:51.912] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:43:51.912] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:43:51.912] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:43:51.915] <TB0>     INFO: ######################################################################
[13:43:51.915] <TB0>     INFO: PixTestTiming::doTest()
[13:43:51.915] <TB0>     INFO: ######################################################################
[13:43:51.915] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:51.915] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:43:51.915] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:51.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:43:53.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:43:56.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:43:58.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:00.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:02.911] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:05.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:09.170] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:13.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:14.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:16.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:18.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:19.970] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:21.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:23.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:27.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:29.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:30.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:32.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:33.569] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:35.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:36.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:38.132] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:43.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:45.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:46.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:48.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:50.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:51.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:53.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:54.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:59.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:45:01.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:45:02.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:45:04.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:45:06.011] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:45:07.531] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:45:09.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:10.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:16.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:17.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:20.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:22.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:24.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:26.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:29.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:31.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:36.590] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:38.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:41.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:43.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:45.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:47.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:50.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:52.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:58.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:46:00.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:46:03.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:46:05.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:46:07.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:09.906] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:46:12.179] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:14.452] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:20.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:23.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:25.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:27.586] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:29.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:32.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:34.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:36.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:44.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:46.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:48.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:51.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:53.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:55.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:58.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:47:00.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:47:24.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:47:26.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:30.709] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:32.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:34.313] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:35.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:37.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:39.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:48:00.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:48:02.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:48:04.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:48:05.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:48:19.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:48:21.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:48:22.714] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:48:24.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:48:53.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:48:55.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:48:56.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:48:58.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:48:59.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:49:01.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:49:02.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:49:04.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:49:08.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:49:10.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:49:12.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:49:14.882] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:49:17.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:49:19.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:49:21.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:49:23.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:49:38.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:49:40.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:49:42.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:49:44.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:49:47.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:49:49.399] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:49:51.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:49:53.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:49:58.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:50:01.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:50:03.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:50:05.674] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:50:07.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:50:10.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:50:12.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:50:14.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:50:20.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:50:23.182] <TB0>     INFO: TBM Phase Settings: 200
[13:50:23.182] <TB0>     INFO: 400MHz Phase: 2
[13:50:23.182] <TB0>     INFO: 160MHz Phase: 6
[13:50:23.182] <TB0>     INFO: Functional Phase Area: 4
[13:50:23.186] <TB0>     INFO: Test took 391271 ms.
[13:50:23.186] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:50:23.186] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:23.186] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:50:23.186] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:23.186] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:50:26.584] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:50:28.104] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:50:29.625] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:50:31.145] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:50:33.041] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:50:34.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:50:36.083] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:50:37.791] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:50:41.573] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:50:43.094] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:50:44.613] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:50:46.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:50:47.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:50:49.176] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:50:50.713] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:50:52.796] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:50:56.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:50:58.853] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:51:01.126] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:51:03.399] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:51:05.672] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:51:07.946] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:51:10.220] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:51:11.739] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:51:15.514] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:51:17.791] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:51:20.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:51:22.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:51:24.624] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:51:26.901] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:51:29.174] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:51:30.693] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:51:34.469] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:51:36.747] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:51:39.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:51:41.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:51:43.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:51:45.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:51:48.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:51:49.640] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:51:53.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:51:55.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:51:57.962] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:52:00.236] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:52:02.509] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:52:04.782] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:52:07.055] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:52:08.574] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:52:12.350] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:52:13.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:52:15.391] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:52:16.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:52:18.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:52:19.956] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:52:21.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:52:22.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:52:26.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:52:28.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:52:29.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:52:31.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:52:33.038] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:52:34.560] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:52:36.079] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:52:37.980] <TB0>     INFO: ROC Delay Settings: 219
[13:52:37.981] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:52:37.981] <TB0>     INFO: ROC Port 0 Delay: 3
[13:52:37.981] <TB0>     INFO: ROC Port 1 Delay: 3
[13:52:37.981] <TB0>     INFO: Functional ROC Area: 4
[13:52:37.984] <TB0>     INFO: Test took 134798 ms.
[13:52:37.984] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:52:37.984] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:37.984] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:52:37.984] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:39.123] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80b1 4609 4609 4609 4609 4609 4609 4608 4609 e062 c000 
[13:52:39.123] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 80c0 4608 4608 4608 4608 4609 4609 4608 4608 e022 c000 
[13:52:39.123] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a103 8000 4608 4608 4609 4609 4608 4608 4608 4608 e022 c000 
[13:52:39.123] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:52:53.217] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:53.217] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:53:07.562] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:07.563] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:53:21.821] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:21.821] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:53:36.248] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:36.252] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:53:50.637] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:50.638] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:54:04.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:04.927] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:54:19.098] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:19.099] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:54:33.218] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:33.218] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:54:47.483] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:47.483] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:55:01.819] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:02.201] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:02.214] <TB0>     INFO: Decoding statistics:
[13:55:02.214] <TB0>     INFO:   General information:
[13:55:02.214] <TB0>     INFO: 	 16bit words read:         240000000
[13:55:02.214] <TB0>     INFO: 	 valid events total:       20000000
[13:55:02.214] <TB0>     INFO: 	 empty events:             20000000
[13:55:02.214] <TB0>     INFO: 	 valid events with pixels: 0
[13:55:02.214] <TB0>     INFO: 	 valid pixel hits:         0
[13:55:02.214] <TB0>     INFO:   Event errors: 	           0
[13:55:02.214] <TB0>     INFO: 	 start marker:             0
[13:55:02.214] <TB0>     INFO: 	 stop marker:              0
[13:55:02.214] <TB0>     INFO: 	 overflow:                 0
[13:55:02.214] <TB0>     INFO: 	 invalid 5bit words:       0
[13:55:02.214] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:55:02.214] <TB0>     INFO:   TBM errors: 		           0
[13:55:02.214] <TB0>     INFO: 	 flawed TBM headers:       0
[13:55:02.214] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:55:02.214] <TB0>     INFO: 	 event ID mismatches:      0
[13:55:02.214] <TB0>     INFO:   ROC errors: 		           0
[13:55:02.214] <TB0>     INFO: 	 missing ROC header(s):    0
[13:55:02.214] <TB0>     INFO: 	 misplaced readback start: 0
[13:55:02.214] <TB0>     INFO:   Pixel decoding errors:	   0
[13:55:02.214] <TB0>     INFO: 	 pixel data incomplete:    0
[13:55:02.214] <TB0>     INFO: 	 pixel address:            0
[13:55:02.214] <TB0>     INFO: 	 pulse height fill bit:    0
[13:55:02.214] <TB0>     INFO: 	 buffer corruption:        0
[13:55:02.214] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.214] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:55:02.214] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.214] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.214] <TB0>     INFO:    Read back bit status: 1
[13:55:02.214] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.214] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.215] <TB0>     INFO:    Timings are good!
[13:55:02.215] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.215] <TB0>     INFO: Test took 144231 ms.
[13:55:02.215] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:55:02.215] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:55:02.215] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:02.215] <TB0>     INFO: PixTestTiming::doTest took 670303 ms.
[13:55:02.215] <TB0>     INFO: PixTestTiming::doTest() done
[13:55:02.215] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:55:02.215] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:55:02.215] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:55:02.215] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:55:02.215] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:55:02.216] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:55:02.216] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:55:02.568] <TB0>     INFO: ######################################################################
[13:55:02.568] <TB0>     INFO: PixTestAlive::doTest()
[13:55:02.568] <TB0>     INFO: ######################################################################
[13:55:02.571] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.571] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:02.571] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:02.572] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:02.917] <TB0>     INFO: Expecting 41600 events.
[13:55:06.984] <TB0>     INFO: 41600 events read in total (3352ms).
[13:55:06.984] <TB0>     INFO: Test took 4412ms.
[13:55:06.992] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:06.992] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:55:06.992] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:55:07.368] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:55:07.369] <TB0>     INFO: number of dead pixels (per ROC):     0    0    3    0    0    0    0    0    0    0    0    0    1    0    0    0
[13:55:07.369] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    3    0    0    0    0    0    0    0    0    0    1    0    0    0
[13:55:07.372] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:07.372] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:07.372] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:07.373] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:07.715] <TB0>     INFO: Expecting 41600 events.
[13:55:10.683] <TB0>     INFO: 41600 events read in total (2253ms).
[13:55:10.684] <TB0>     INFO: Test took 3311ms.
[13:55:10.684] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:10.684] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:55:10.684] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:55:10.685] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:55:11.089] <TB0>     INFO: PixTestAlive::maskTest() done
[13:55:11.089] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:55:11.092] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:11.092] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:11.092] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:11.093] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:11.443] <TB0>     INFO: Expecting 41600 events.
[13:55:15.508] <TB0>     INFO: 41600 events read in total (3350ms).
[13:55:15.509] <TB0>     INFO: Test took 4416ms.
[13:55:15.517] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:15.517] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:55:15.517] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:55:15.891] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:55:15.891] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:55:15.892] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:55:15.892] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:55:15.900] <TB0>     INFO: ######################################################################
[13:55:15.900] <TB0>     INFO: PixTestTrim::doTest()
[13:55:15.900] <TB0>     INFO: ######################################################################
[13:55:15.903] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:15.903] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:55:15.903] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:15.979] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:55:15.979] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:55:16.033] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:16.034] <TB0>     INFO:     run 1 of 1
[13:55:16.034] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:16.376] <TB0>     INFO: Expecting 5025280 events.
[13:55:59.983] <TB0>     INFO: 1358616 events read in total (42893ms).
[13:56:43.159] <TB0>     INFO: 2700712 events read in total (86069ms).
[13:57:26.777] <TB0>     INFO: 4053112 events read in total (129687ms).
[13:57:57.762] <TB0>     INFO: 5025280 events read in total (160672ms).
[13:57:57.812] <TB0>     INFO: Test took 161778ms.
[13:57:57.880] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:57.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:59.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:00.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:02.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:03.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:04.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:06.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:07.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:09.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:10.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:11.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:13.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:14.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:15.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:17.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:18.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:20.067] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241721344
[13:58:20.070] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2349 minThrLimit = 82.1958 minThrNLimit = 109.834 -> result = 82.2349 -> 82
[13:58:20.070] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1485 minThrLimit = 87.1116 minThrNLimit = 114.817 -> result = 87.1485 -> 87
[13:58:20.071] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6132 minThrLimit = 95.6131 minThrNLimit = 121.433 -> result = 95.6132 -> 95
[13:58:20.071] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9746 minThrLimit = 80.9676 minThrNLimit = 110.25 -> result = 80.9746 -> 80
[13:58:20.072] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0931 minThrLimit = 89.0685 minThrNLimit = 118.556 -> result = 89.0931 -> 89
[13:58:20.072] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2974 minThrLimit = 86.2727 minThrNLimit = 118.93 -> result = 86.2974 -> 86
[13:58:20.073] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1629 minThrLimit = 98.152 minThrNLimit = 123.094 -> result = 98.1629 -> 98
[13:58:20.073] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6672 minThrLimit = 88.6651 minThrNLimit = 115.726 -> result = 88.6672 -> 88
[13:58:20.073] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0562 minThrLimit = 87.0219 minThrNLimit = 115.463 -> result = 87.0562 -> 87
[13:58:20.074] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9664 minThrLimit = 98.962 minThrNLimit = 125.815 -> result = 98.9664 -> 98
[13:58:20.074] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4144 minThrLimit = 91.4015 minThrNLimit = 127.549 -> result = 91.4144 -> 91
[13:58:20.075] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.787 minThrLimit = 83.7555 minThrNLimit = 112.893 -> result = 83.787 -> 83
[13:58:20.075] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.5836 minThrLimit = 82.5769 minThrNLimit = 108.582 -> result = 82.5836 -> 82
[13:58:20.076] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9713 minThrLimit = 80.9607 minThrNLimit = 104.908 -> result = 80.9713 -> 80
[13:58:20.076] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.512 minThrLimit = 109.369 minThrNLimit = 145.987 -> result = 109.512 -> 109
[13:58:20.076] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8981 minThrLimit = 89.8681 minThrNLimit = 117.854 -> result = 89.8981 -> 89
[13:58:20.076] <TB0>     INFO: ROC 0 VthrComp = 82
[13:58:20.077] <TB0>     INFO: ROC 1 VthrComp = 87
[13:58:20.077] <TB0>     INFO: ROC 2 VthrComp = 95
[13:58:20.077] <TB0>     INFO: ROC 3 VthrComp = 80
[13:58:20.077] <TB0>     INFO: ROC 4 VthrComp = 89
[13:58:20.077] <TB0>     INFO: ROC 5 VthrComp = 86
[13:58:20.077] <TB0>     INFO: ROC 6 VthrComp = 98
[13:58:20.078] <TB0>     INFO: ROC 7 VthrComp = 88
[13:58:20.078] <TB0>     INFO: ROC 8 VthrComp = 87
[13:58:20.078] <TB0>     INFO: ROC 9 VthrComp = 98
[13:58:20.078] <TB0>     INFO: ROC 10 VthrComp = 91
[13:58:20.078] <TB0>     INFO: ROC 11 VthrComp = 83
[13:58:20.078] <TB0>     INFO: ROC 12 VthrComp = 82
[13:58:20.078] <TB0>     INFO: ROC 13 VthrComp = 80
[13:58:20.078] <TB0>     INFO: ROC 14 VthrComp = 109
[13:58:20.078] <TB0>     INFO: ROC 15 VthrComp = 89
[13:58:20.078] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:58:20.078] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:58:20.092] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:20.092] <TB0>     INFO:     run 1 of 1
[13:58:20.092] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:20.435] <TB0>     INFO: Expecting 5025280 events.
[13:58:56.067] <TB0>     INFO: 880352 events read in total (34917ms).
[13:59:31.507] <TB0>     INFO: 1759864 events read in total (70357ms).
[14:00:06.075] <TB0>     INFO: 2639024 events read in total (104925ms).
[14:00:40.993] <TB0>     INFO: 3510184 events read in total (139843ms).
[14:01:16.090] <TB0>     INFO: 4377888 events read in total (174940ms).
[14:01:41.913] <TB0>     INFO: 5025280 events read in total (200763ms).
[14:01:41.989] <TB0>     INFO: Test took 201897ms.
[14:01:42.170] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:42.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:44.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:45.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:47.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:49.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:50.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:52.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:54.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:55.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:57.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:59.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:00.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:02.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:03.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:05.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:07.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:08.903] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241168384
[14:02:08.906] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.5997 for pixel 0/2 mean/min/max = 43.5841/32.433/54.7353
[14:02:08.907] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.9482 for pixel 0/46 mean/min/max = 42.9932/31.6973/54.2891
[14:02:08.907] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1363 for pixel 16/4 mean/min/max = 44.9729/32.7491/57.1966
[14:02:08.908] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.1494 for pixel 17/79 mean/min/max = 43.9405/33.4808/54.4002
[14:02:08.908] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4814 for pixel 33/3 mean/min/max = 44.504/32.9418/56.0662
[14:02:08.908] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.1331 for pixel 0/4 mean/min/max = 42.7249/32.202/53.2478
[14:02:08.909] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.8673 for pixel 22/2 mean/min/max = 44.2647/31.436/57.0934
[14:02:08.909] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.2157 for pixel 8/17 mean/min/max = 44.9965/34.7548/55.2382
[14:02:08.909] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.9 for pixel 9/79 mean/min/max = 43.404/31.4479/55.3602
[14:02:08.910] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.4052 for pixel 14/15 mean/min/max = 43.9847/32.4373/55.5321
[14:02:08.910] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.1733 for pixel 3/2 mean/min/max = 44.2838/33.2583/55.3093
[14:02:08.910] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.4591 for pixel 0/52 mean/min/max = 43.9894/32.6976/55.2811
[14:02:08.911] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.3701 for pixel 2/79 mean/min/max = 43.5377/32.615/54.4604
[14:02:08.911] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4894 for pixel 0/28 mean/min/max = 44.4304/33.3539/55.5068
[14:02:08.911] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.0335 for pixel 18/3 mean/min/max = 46.1975/35.3349/57.0602
[14:02:08.912] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8468 for pixel 6/15 mean/min/max = 44.9092/33.6398/56.1787
[14:02:08.912] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:09.043] <TB0>     INFO: Expecting 411648 events.
[14:02:16.686] <TB0>     INFO: 411648 events read in total (6928ms).
[14:02:16.692] <TB0>     INFO: Expecting 411648 events.
[14:02:24.378] <TB0>     INFO: 411648 events read in total (7018ms).
[14:02:24.388] <TB0>     INFO: Expecting 411648 events.
[14:02:32.016] <TB0>     INFO: 411648 events read in total (6965ms).
[14:02:32.027] <TB0>     INFO: Expecting 411648 events.
[14:02:39.623] <TB0>     INFO: 411648 events read in total (6938ms).
[14:02:39.637] <TB0>     INFO: Expecting 411648 events.
[14:02:47.343] <TB0>     INFO: 411648 events read in total (7048ms).
[14:02:47.360] <TB0>     INFO: Expecting 411648 events.
[14:02:55.121] <TB0>     INFO: 411648 events read in total (7110ms).
[14:02:55.141] <TB0>     INFO: Expecting 411648 events.
[14:03:02.753] <TB0>     INFO: 411648 events read in total (6965ms).
[14:03:02.776] <TB0>     INFO: Expecting 411648 events.
[14:03:10.384] <TB0>     INFO: 411648 events read in total (6959ms).
[14:03:10.410] <TB0>     INFO: Expecting 411648 events.
[14:03:18.007] <TB0>     INFO: 411648 events read in total (6958ms).
[14:03:18.034] <TB0>     INFO: Expecting 411648 events.
[14:03:25.674] <TB0>     INFO: 411648 events read in total (6992ms).
[14:03:25.705] <TB0>     INFO: Expecting 411648 events.
[14:03:33.417] <TB0>     INFO: 411648 events read in total (7076ms).
[14:03:33.451] <TB0>     INFO: Expecting 411648 events.
[14:03:41.071] <TB0>     INFO: 411648 events read in total (6988ms).
[14:03:41.108] <TB0>     INFO: Expecting 411648 events.
[14:03:48.658] <TB0>     INFO: 411648 events read in total (6918ms).
[14:03:48.696] <TB0>     INFO: Expecting 411648 events.
[14:03:56.360] <TB0>     INFO: 411648 events read in total (7026ms).
[14:03:56.402] <TB0>     INFO: Expecting 411648 events.
[14:04:03.970] <TB0>     INFO: 411648 events read in total (6936ms).
[14:04:04.017] <TB0>     INFO: Expecting 411648 events.
[14:04:11.630] <TB0>     INFO: 411648 events read in total (6994ms).
[14:04:11.676] <TB0>     INFO: Test took 122764ms.
[14:04:12.189] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3211 < 35 for itrim+1 = 98; old thr = 34.7275 ... break
[14:04:12.228] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6558 < 35 for itrim+1 = 89; old thr = 34.6145 ... break
[14:04:12.269] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0491 < 35 for itrim = 106; old thr = 34.7175 ... break
[14:04:12.312] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3896 < 35 for itrim = 95; old thr = 34.1993 ... break
[14:04:12.361] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2881 < 35 for itrim+1 = 101; old thr = 34.9061 ... break
[14:04:12.411] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.21 < 35 for itrim = 106; old thr = 34.1499 ... break
[14:04:12.452] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.3374 < 35 for itrim = 102; old thr = 33.4933 ... break
[14:04:12.500] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2628 < 35 for itrim+1 = 115; old thr = 34.8976 ... break
[14:04:12.542] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5855 < 35 for itrim+1 = 95; old thr = 34.6685 ... break
[14:04:12.584] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0579 < 35 for itrim = 104; old thr = 34.8879 ... break
[14:04:12.639] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.469 < 35 for itrim = 119; old thr = 34.5128 ... break
[14:04:12.682] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1022 < 35 for itrim = 102; old thr = 34.7117 ... break
[14:04:12.717] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4171 < 35 for itrim+1 = 91; old thr = 34.5882 ... break
[14:04:12.753] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.649 < 35 for itrim = 97; old thr = 34.0827 ... break
[14:04:12.802] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4814 < 35 for itrim = 118; old thr = 33.834 ... break
[14:04:12.845] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2821 < 35 for itrim+1 = 111; old thr = 34.9109 ... break
[14:04:12.922] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:04:12.934] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:12.934] <TB0>     INFO:     run 1 of 1
[14:04:12.934] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:13.280] <TB0>     INFO: Expecting 5025280 events.
[14:04:48.845] <TB0>     INFO: 869280 events read in total (34850ms).
[14:05:23.842] <TB0>     INFO: 1737688 events read in total (69847ms).
[14:05:58.157] <TB0>     INFO: 2605904 events read in total (104162ms).
[14:06:32.926] <TB0>     INFO: 3465504 events read in total (138931ms).
[14:07:07.565] <TB0>     INFO: 4321576 events read in total (173570ms).
[14:07:35.325] <TB0>     INFO: 5025280 events read in total (201331ms).
[14:07:35.392] <TB0>     INFO: Test took 202458ms.
[14:07:35.563] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:35.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:37.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:38.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:40.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:42.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:43.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:45.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:46.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:48.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:49.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:51.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:52.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:54.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:55.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:57.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:58.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:00.477] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405704704
[14:08:00.478] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.874067 .. 120.441666
[14:08:00.555] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 130 (-1/-1) hits flags = 528 (plus default)
[14:08:00.566] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:00.566] <TB0>     INFO:     run 1 of 1
[14:08:00.566] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:00.908] <TB0>     INFO: Expecting 4359680 events.
[14:08:38.446] <TB0>     INFO: 905024 events read in total (36813ms).
[14:09:14.482] <TB0>     INFO: 1810328 events read in total (72850ms).
[14:09:50.387] <TB0>     INFO: 2713896 events read in total (108755ms).
[14:10:26.584] <TB0>     INFO: 3612584 events read in total (144951ms).
[14:10:56.638] <TB0>     INFO: 4359680 events read in total (175005ms).
[14:10:56.703] <TB0>     INFO: Test took 176138ms.
[14:10:56.862] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:57.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:58.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:00.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:01.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:03.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:04.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:06.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:07.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:09.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:10.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:12.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:13.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:15.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:16.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:18.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:19.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:21.157] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298618880
[14:11:21.239] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.908242 .. 44.323339
[14:11:21.327] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:11:21.337] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:21.337] <TB0>     INFO:     run 1 of 1
[14:11:21.337] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:21.693] <TB0>     INFO: Expecting 1630720 events.
[14:12:03.027] <TB0>     INFO: 1170792 events read in total (40618ms).
[14:12:19.418] <TB0>     INFO: 1630720 events read in total (57009ms).
[14:12:19.441] <TB0>     INFO: Test took 58104ms.
[14:12:19.479] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:19.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:20.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:21.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:22.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:23.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:24.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:25.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:26.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:27.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:28.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:29.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:30.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:31.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:31.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:32.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:33.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:34.864] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314470400
[14:12:34.948] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.110012 .. 42.436381
[14:12:35.023] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:12:35.034] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:35.034] <TB0>     INFO:     run 1 of 1
[14:12:35.034] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:35.376] <TB0>     INFO: Expecting 1397760 events.
[14:13:17.091] <TB0>     INFO: 1153072 events read in total (41000ms).
[14:13:26.106] <TB0>     INFO: 1397760 events read in total (50016ms).
[14:13:26.127] <TB0>     INFO: Test took 51094ms.
[14:13:26.161] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:26.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:27.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:28.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:29.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:29.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:30.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:31.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:32.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:33.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:34.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:35.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:36.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:37.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:38.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:39.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:40.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:41.283] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251334656
[14:13:41.366] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.001901 .. 42.997471
[14:13:41.443] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:13:41.453] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:41.454] <TB0>     INFO:     run 1 of 1
[14:13:41.454] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:41.795] <TB0>     INFO: Expecting 1331200 events.
[14:14:23.525] <TB0>     INFO: 1136000 events read in total (41015ms).
[14:14:31.205] <TB0>     INFO: 1331200 events read in total (48696ms).
[14:14:31.223] <TB0>     INFO: Test took 49769ms.
[14:14:31.254] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:31.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:32.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:33.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:34.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:35.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:36.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:37.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:37.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:38.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:39.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:40.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:41.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:42.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:43.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:44.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:45.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:46.681] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310128640
[14:14:46.770] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:14:46.770] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:14:46.782] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:46.782] <TB0>     INFO:     run 1 of 1
[14:14:46.782] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:47.145] <TB0>     INFO: Expecting 1364480 events.
[14:15:27.977] <TB0>     INFO: 1074920 events read in total (40118ms).
[14:15:38.864] <TB0>     INFO: 1364480 events read in total (51004ms).
[14:15:38.877] <TB0>     INFO: Test took 52095ms.
[14:15:38.911] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:38.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:40.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:41.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:42.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:43.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:44.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:45.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:46.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:47.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:48.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:49.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:49.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:50.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:51.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:52.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:53.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:54.967] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360775680
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C0.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C1.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C2.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C3.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C4.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C5.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C6.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C7.dat
[14:15:54.001] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C8.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C9.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C10.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C11.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C12.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C13.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C14.dat
[14:15:54.002] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C15.dat
[14:15:54.002] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C0.dat
[14:15:55.010] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C1.dat
[14:15:55.017] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C2.dat
[14:15:55.024] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C3.dat
[14:15:55.030] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C4.dat
[14:15:55.037] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C5.dat
[14:15:55.044] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C6.dat
[14:15:55.051] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C7.dat
[14:15:55.057] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C8.dat
[14:15:55.064] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C9.dat
[14:15:55.071] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C10.dat
[14:15:55.078] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C11.dat
[14:15:55.084] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C12.dat
[14:15:55.091] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C13.dat
[14:15:55.098] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C14.dat
[14:15:55.105] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C15.dat
[14:15:55.111] <TB0>     INFO: PixTestTrim::trimTest() done
[14:15:55.111] <TB0>     INFO: vtrim:      98  89 106  95 101 106 102 115  95 104 119 102  91  97 118 111 
[14:15:55.111] <TB0>     INFO: vthrcomp:   82  87  95  80  89  86  98  88  87  98  91  83  82  80 109  89 
[14:15:55.111] <TB0>     INFO: vcal mean:  34.96  34.92  34.97  34.97  34.97  34.93  34.98  34.94  34.95  34.96  34.96  34.95  34.93  34.97  34.95  34.97 
[14:15:55.111] <TB0>     INFO: vcal RMS:    0.76   0.82   1.15   0.75   0.79   0.76   0.84   0.78   0.81   0.83   0.76   0.77   0.95   0.80   0.83   0.80 
[14:15:55.111] <TB0>     INFO: bits mean:   9.96  10.19   9.56   9.59   9.54  10.43   9.89   9.47   9.86   9.83   9.86   9.61   9.93   9.59   9.15   9.59 
[14:15:55.111] <TB0>     INFO: bits RMS:    2.56   2.58   2.66   2.54   2.61   2.38   2.65   2.39   2.75   2.57   2.44   2.63   2.53   2.58   2.41   2.45 
[14:15:55.122] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:55.122] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:15:55.122] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:55.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:15:55.125] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:15:55.135] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:55.135] <TB0>     INFO:     run 1 of 1
[14:15:55.135] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:55.478] <TB0>     INFO: Expecting 4160000 events.
[14:16:41.062] <TB0>     INFO: 1077005 events read in total (44869ms).
[14:17:25.625] <TB0>     INFO: 2147865 events read in total (89432ms).
[14:18:08.519] <TB0>     INFO: 3209430 events read in total (132326ms).
[14:18:47.959] <TB0>     INFO: 4160000 events read in total (171766ms).
[14:18:48.025] <TB0>     INFO: Test took 172891ms.
[14:18:48.176] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:48.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:50.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:52.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:54.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:56.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:58.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:00.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:02.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:04.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:06.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:08.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:09.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:11.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:13.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:15.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:17.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:19.875] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336990208
[14:19:19.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:19:19.952] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:19:19.952] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:19:19.962] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:19.962] <TB0>     INFO:     run 1 of 1
[14:19:19.963] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:20.309] <TB0>     INFO: Expecting 3432000 events.
[14:20:07.143] <TB0>     INFO: 1130200 events read in total (46119ms).
[14:20:55.669] <TB0>     INFO: 2249050 events read in total (94645ms).
[14:21:41.419] <TB0>     INFO: 3360045 events read in total (140395ms).
[14:21:44.735] <TB0>     INFO: 3432000 events read in total (143711ms).
[14:21:44.788] <TB0>     INFO: Test took 144825ms.
[14:21:44.900] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:45.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:46.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:48.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:50.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:52.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:53.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:55.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:57.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:58.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:00.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:02.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:04.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:05.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:07.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:09.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:10.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:12.629] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301584384
[14:22:12.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:22:12.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:22:12.705] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:22:12.716] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:12.716] <TB0>     INFO:     run 1 of 1
[14:22:12.716] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:13.058] <TB0>     INFO: Expecting 3182400 events.
[14:23:00.789] <TB0>     INFO: 1175220 events read in total (47016ms).
[14:23:47.212] <TB0>     INFO: 2333835 events read in total (93439ms).
[14:24:21.174] <TB0>     INFO: 3182400 events read in total (127401ms).
[14:24:21.222] <TB0>     INFO: Test took 128506ms.
[14:24:21.312] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:21.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:23.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:24.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:26.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:28.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:29.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:31.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:33.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:34.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:36.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:37.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:39.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:41.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:42.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:44.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:46.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:47.835] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348094464
[14:24:47.836] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:24:47.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:24:47.911] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:24:47.921] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:47.921] <TB0>     INFO:     run 1 of 1
[14:24:47.921] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:48.265] <TB0>     INFO: Expecting 3203200 events.
[14:25:35.918] <TB0>     INFO: 1170865 events read in total (46938ms).
[14:26:22.191] <TB0>     INFO: 2324765 events read in total (93211ms).
[14:26:57.615] <TB0>     INFO: 3203200 events read in total (128636ms).
[14:26:57.660] <TB0>     INFO: Test took 129740ms.
[14:26:57.755] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:57.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:59.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:01.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:02.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:04.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:06.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:07.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:09.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:11.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:12.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:14.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:16.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:17.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:19.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:21.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:22.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:24.245] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312545280
[14:27:24.246] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:27:24.320] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:27:24.320] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:27:24.330] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:24.331] <TB0>     INFO:     run 1 of 1
[14:27:24.331] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:24.678] <TB0>     INFO: Expecting 3203200 events.
[14:28:12.561] <TB0>     INFO: 1170230 events read in total (47168ms).
[14:28:59.266] <TB0>     INFO: 2323265 events read in total (93873ms).
[14:29:34.991] <TB0>     INFO: 3203200 events read in total (129599ms).
[14:29:35.088] <TB0>     INFO: Test took 130758ms.
[14:29:35.189] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:35.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:37.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:38.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:40.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:42.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:43.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:45.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:46.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:48.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:50.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:51.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:53.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:55.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:56.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:58.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:00.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:01.878] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300871680
[14:30:01.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.08224, thr difference RMS: 1.24912
[14:30:01.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.86114, thr difference RMS: 1.20299
[14:30:01.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.8726, thr difference RMS: 1.58149
[14:30:01.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.27987, thr difference RMS: 1.3661
[14:30:01.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.07953, thr difference RMS: 1.16923
[14:30:01.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.83343, thr difference RMS: 1.16361
[14:30:01.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.45107, thr difference RMS: 1.65264
[14:30:01.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.51149, thr difference RMS: 1.24557
[14:30:01.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.37559, thr difference RMS: 1.1839
[14:30:01.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.42496, thr difference RMS: 1.55294
[14:30:01.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.37586, thr difference RMS: 1.19102
[14:30:01.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.58378, thr difference RMS: 1.22775
[14:30:01.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.2783, thr difference RMS: 1.17277
[14:30:01.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77274, thr difference RMS: 1.25599
[14:30:01.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.70715, thr difference RMS: 1.6168
[14:30:01.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.60618, thr difference RMS: 1.28727
[14:30:01.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.07444, thr difference RMS: 1.21435
[14:30:01.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.01181, thr difference RMS: 1.19047
[14:30:01.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.89917, thr difference RMS: 1.57176
[14:30:01.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.24519, thr difference RMS: 1.35233
[14:30:01.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.10753, thr difference RMS: 1.16592
[14:30:01.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.70908, thr difference RMS: 1.15809
[14:30:01.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.45125, thr difference RMS: 1.68942
[14:30:01.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.4984, thr difference RMS: 1.22336
[14:30:01.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.37278, thr difference RMS: 1.17528
[14:30:01.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.41183, thr difference RMS: 1.53615
[14:30:01.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.42073, thr difference RMS: 1.20646
[14:30:01.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.53913, thr difference RMS: 1.21113
[14:30:01.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.3383, thr difference RMS: 1.20184
[14:30:01.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.79708, thr difference RMS: 1.26341
[14:30:01.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.73403, thr difference RMS: 1.60411
[14:30:01.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.61846, thr difference RMS: 1.29843
[14:30:01.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.16293, thr difference RMS: 1.20483
[14:30:01.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.16327, thr difference RMS: 1.16827
[14:30:01.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.98127, thr difference RMS: 1.53598
[14:30:01.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.31659, thr difference RMS: 1.34957
[14:30:01.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.26375, thr difference RMS: 1.17607
[14:30:01.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.72495, thr difference RMS: 1.17505
[14:30:01.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.56118, thr difference RMS: 1.69633
[14:30:01.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.54283, thr difference RMS: 1.23115
[14:30:01.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.49854, thr difference RMS: 1.18444
[14:30:01.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.49776, thr difference RMS: 1.54377
[14:30:01.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.4607, thr difference RMS: 1.19774
[14:30:01.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.48678, thr difference RMS: 1.20628
[14:30:01.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.43991, thr difference RMS: 1.19681
[14:30:01.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.97739, thr difference RMS: 1.23514
[14:30:01.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.81994, thr difference RMS: 1.60988
[14:30:01.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.62446, thr difference RMS: 1.29244
[14:30:01.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.19459, thr difference RMS: 1.24139
[14:30:01.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.35269, thr difference RMS: 1.1871
[14:30:01.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.1352, thr difference RMS: 1.55466
[14:30:01.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.36309, thr difference RMS: 1.35438
[14:30:01.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.48848, thr difference RMS: 1.15976
[14:30:01.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.73211, thr difference RMS: 1.16085
[14:30:01.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.55543, thr difference RMS: 1.70407
[14:30:01.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.75255, thr difference RMS: 1.21376
[14:30:01.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.6772, thr difference RMS: 1.1646
[14:30:01.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.51801, thr difference RMS: 1.50996
[14:30:01.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.45707, thr difference RMS: 1.21308
[14:30:01.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.48852, thr difference RMS: 1.21605
[14:30:01.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.54686, thr difference RMS: 1.19971
[14:30:01.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.0541, thr difference RMS: 1.24384
[14:30:01.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.87074, thr difference RMS: 1.59616
[14:30:01.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.68164, thr difference RMS: 1.27364
[14:30:01.001] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:30:01.004] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2086 seconds
[14:30:01.004] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:30:02.708] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:30:02.708] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:30:02.714] <TB0>     INFO: ######################################################################
[14:30:02.714] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:30:02.714] <TB0>     INFO: ######################################################################
[14:30:02.714] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:02.714] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:30:02.714] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:02.714] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:30:02.726] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:30:02.726] <TB0>     INFO:     run 1 of 1
[14:30:02.726] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:03.069] <TB0>     INFO: Expecting 59072000 events.
[14:30:31.874] <TB0>     INFO: 1073000 events read in total (28090ms).
[14:31:00.133] <TB0>     INFO: 2141400 events read in total (56349ms).
[14:31:28.678] <TB0>     INFO: 3210200 events read in total (84894ms).
[14:31:55.707] <TB0>     INFO: 4282000 events read in total (111923ms).
[14:32:24.019] <TB0>     INFO: 5350800 events read in total (140235ms).
[14:32:52.384] <TB0>     INFO: 6421000 events read in total (168600ms).
[14:33:20.820] <TB0>     INFO: 7491800 events read in total (197036ms).
[14:33:49.135] <TB0>     INFO: 8560200 events read in total (225351ms).
[14:34:17.540] <TB0>     INFO: 9629800 events read in total (253756ms).
[14:34:45.995] <TB0>     INFO: 10701200 events read in total (282211ms).
[14:35:14.400] <TB0>     INFO: 11769800 events read in total (310616ms).
[14:35:42.765] <TB0>     INFO: 12840400 events read in total (338981ms).
[14:36:11.201] <TB0>     INFO: 13910800 events read in total (367417ms).
[14:36:39.581] <TB0>     INFO: 14979400 events read in total (395797ms).
[14:37:07.980] <TB0>     INFO: 16050600 events read in total (424196ms).
[14:37:36.332] <TB0>     INFO: 17120800 events read in total (452548ms).
[14:38:04.688] <TB0>     INFO: 18189200 events read in total (480904ms).
[14:38:33.098] <TB0>     INFO: 19260400 events read in total (509314ms).
[14:39:01.507] <TB0>     INFO: 20329400 events read in total (537723ms).
[14:39:29.933] <TB0>     INFO: 21398000 events read in total (566149ms).
[14:39:58.386] <TB0>     INFO: 22469200 events read in total (594602ms).
[14:40:26.867] <TB0>     INFO: 23539000 events read in total (623083ms).
[14:40:55.311] <TB0>     INFO: 24607600 events read in total (651527ms).
[14:41:23.627] <TB0>     INFO: 25679200 events read in total (679843ms).
[14:41:52.065] <TB0>     INFO: 26748600 events read in total (708281ms).
[14:42:20.765] <TB0>     INFO: 27817000 events read in total (736981ms).
[14:42:49.127] <TB0>     INFO: 28888800 events read in total (765343ms).
[14:43:18.264] <TB0>     INFO: 29957800 events read in total (794480ms).
[14:43:46.529] <TB0>     INFO: 31026000 events read in total (822745ms).
[14:44:14.002] <TB0>     INFO: 32097600 events read in total (851218ms).
[14:44:43.366] <TB0>     INFO: 33166800 events read in total (879582ms).
[14:45:11.751] <TB0>     INFO: 34235400 events read in total (907967ms).
[14:45:40.106] <TB0>     INFO: 35306800 events read in total (936322ms).
[14:46:08.377] <TB0>     INFO: 36376000 events read in total (964593ms).
[14:46:36.714] <TB0>     INFO: 37444200 events read in total (992930ms).
[14:47:05.129] <TB0>     INFO: 38515600 events read in total (1021345ms).
[14:47:33.483] <TB0>     INFO: 39585000 events read in total (1049699ms).
[14:48:01.768] <TB0>     INFO: 40652800 events read in total (1077984ms).
[14:48:30.045] <TB0>     INFO: 41722400 events read in total (1106261ms).
[14:48:58.321] <TB0>     INFO: 42793000 events read in total (1134537ms).
[14:49:26.604] <TB0>     INFO: 43860800 events read in total (1162820ms).
[14:49:54.964] <TB0>     INFO: 44928800 events read in total (1191180ms).
[14:50:23.327] <TB0>     INFO: 46000600 events read in total (1219543ms).
[14:50:51.449] <TB0>     INFO: 47068400 events read in total (1247665ms).
[14:51:19.657] <TB0>     INFO: 48136200 events read in total (1275873ms).
[14:51:47.913] <TB0>     INFO: 49205800 events read in total (1304129ms).
[14:52:16.136] <TB0>     INFO: 50276200 events read in total (1332352ms).
[14:52:43.286] <TB0>     INFO: 51344000 events read in total (1359502ms).
[14:53:11.652] <TB0>     INFO: 52412000 events read in total (1387868ms).
[14:53:39.990] <TB0>     INFO: 53484400 events read in total (1416206ms).
[14:54:08.321] <TB0>     INFO: 54552600 events read in total (1444537ms).
[14:54:36.534] <TB0>     INFO: 55620400 events read in total (1472750ms).
[14:55:04.876] <TB0>     INFO: 56691000 events read in total (1501092ms).
[14:55:33.192] <TB0>     INFO: 57760200 events read in total (1529408ms).
[14:56:01.632] <TB0>     INFO: 58828600 events read in total (1557848ms).
[14:56:08.327] <TB0>     INFO: 59072000 events read in total (1564543ms).
[14:56:08.347] <TB0>     INFO: Test took 1565621ms.
[14:56:08.404] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:08.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:08.524] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:09.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:09.727] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:10.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:10.948] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:12.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:12.161] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:13.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:13.370] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:14.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:14.578] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:15.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:15.780] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:16.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:16.995] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:18.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:18.207] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:19.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:19.428] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:20.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:20.642] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:21.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:21.842] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:23.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:23.030] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:24.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:24.243] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:25.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:25.465] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:26.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:26.670] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:27.894] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501178368
[14:56:27.924] <TB0>     INFO: PixTestScurves::scurves() done 
[14:56:27.924] <TB0>     INFO: Vcal mean:  35.07  35.08  35.09  35.08  35.07  35.08  35.07  35.09  35.04  35.09  35.06  35.06  35.09  35.12  35.11  35.07 
[14:56:27.924] <TB0>     INFO: Vcal RMS:    0.62   0.71   1.04   0.61   0.64   0.63   0.69   0.65   0.66   0.68   0.62   0.62   0.83   0.65   0.69   0.66 
[14:56:27.924] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:56:27.996] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:56:27.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:56:27.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:56:27.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:56:27.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:56:27.996] <TB0>     INFO: ######################################################################
[14:56:27.996] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:56:27.996] <TB0>     INFO: ######################################################################
[14:56:27.999] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:56:28.347] <TB0>     INFO: Expecting 41600 events.
[14:56:32.448] <TB0>     INFO: 41600 events read in total (3372ms).
[14:56:32.449] <TB0>     INFO: Test took 4450ms.
[14:56:32.457] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:32.457] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:56:32.457] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:56:32.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 28, 5] has eff 0/10
[14:56:32.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 28, 5]
[14:56:32.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 28, 7] has eff 0/10
[14:56:32.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 28, 7]
[14:56:32.463] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 1, 79] has eff 0/10
[14:56:32.463] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 1, 79]
[14:56:32.463] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 51, 75] has eff 0/10
[14:56:32.463] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 51, 75]
[14:56:32.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:56:32.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:56:32.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:56:32.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:56:32.801] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:56:33.145] <TB0>     INFO: Expecting 41600 events.
[14:56:37.264] <TB0>     INFO: 41600 events read in total (3404ms).
[14:56:37.265] <TB0>     INFO: Test took 4464ms.
[14:56:37.273] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:37.273] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:56:37.273] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:56:37.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.897
[14:56:37.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:56:37.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.254
[14:56:37.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.819
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 190
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.328
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 185
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.283
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.102
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.318
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 168
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.921
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.082
[14:56:37.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.269
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 180
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.639
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.935
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.184
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.369
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 175
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.255
[14:56:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:56:37.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.641
[14:56:37.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:56:37.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:56:37.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:56:37.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:56:37.369] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:56:37.712] <TB0>     INFO: Expecting 41600 events.
[14:56:41.863] <TB0>     INFO: 41600 events read in total (3436ms).
[14:56:41.863] <TB0>     INFO: Test took 4494ms.
[14:56:41.871] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:41.871] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:56:41.871] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:56:41.875] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:56:41.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 9
[14:56:41.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.0041
[14:56:41.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 90
[14:56:41.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7316
[14:56:41.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 78
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7723
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,43] phvalue 81
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4919
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 85
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9018
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 82
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3894
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 87
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.1414
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 63
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0933
[14:56:41.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4054
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 78
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.929
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.0525
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 91
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0263
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 87
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.2836
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 91
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8278
[14:56:41.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:56:41.879] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5264
[14:56:41.879] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 82
[14:56:41.879] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7195
[14:56:41.879] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 72
[14:56:41.880] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 0 0
[14:56:42.290] <TB0>     INFO: Expecting 2560 events.
[14:56:43.250] <TB0>     INFO: 2560 events read in total (245ms).
[14:56:43.250] <TB0>     INFO: Test took 1370ms.
[14:56:43.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:43.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 1 1
[14:56:43.757] <TB0>     INFO: Expecting 2560 events.
[14:56:44.716] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:44.718] <TB0>     INFO: Test took 1468ms.
[14:56:44.718] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:44.718] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 43, 2 2
[14:56:45.224] <TB0>     INFO: Expecting 2560 events.
[14:56:46.183] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:46.183] <TB0>     INFO: Test took 1465ms.
[14:56:46.183] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 3 3
[14:56:46.691] <TB0>     INFO: Expecting 2560 events.
[14:56:47.646] <TB0>     INFO: 2560 events read in total (241ms).
[14:56:47.646] <TB0>     INFO: Test took 1462ms.
[14:56:47.647] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:47.647] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 4 4
[14:56:48.154] <TB0>     INFO: Expecting 2560 events.
[14:56:49.109] <TB0>     INFO: 2560 events read in total (240ms).
[14:56:49.109] <TB0>     INFO: Test took 1462ms.
[14:56:49.110] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:49.110] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 5 5
[14:56:49.618] <TB0>     INFO: Expecting 2560 events.
[14:56:50.574] <TB0>     INFO: 2560 events read in total (241ms).
[14:56:50.575] <TB0>     INFO: Test took 1465ms.
[14:56:50.575] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:50.575] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 6 6
[14:56:51.084] <TB0>     INFO: Expecting 2560 events.
[14:56:52.042] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:52.042] <TB0>     INFO: Test took 1467ms.
[14:56:52.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:52.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[14:56:52.550] <TB0>     INFO: Expecting 2560 events.
[14:56:53.509] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:53.509] <TB0>     INFO: Test took 1466ms.
[14:56:53.509] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:53.509] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 8 8
[14:56:54.017] <TB0>     INFO: Expecting 2560 events.
[14:56:54.975] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:54.975] <TB0>     INFO: Test took 1466ms.
[14:56:54.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:54.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[14:56:55.483] <TB0>     INFO: Expecting 2560 events.
[14:56:56.442] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:56.442] <TB0>     INFO: Test took 1467ms.
[14:56:56.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:56.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 10 10
[14:56:56.951] <TB0>     INFO: Expecting 2560 events.
[14:56:57.908] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:57.909] <TB0>     INFO: Test took 1466ms.
[14:56:57.909] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:57.909] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 11 11
[14:56:58.417] <TB0>     INFO: Expecting 2560 events.
[14:56:59.374] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:59.374] <TB0>     INFO: Test took 1465ms.
[14:56:59.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:59.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[14:56:59.882] <TB0>     INFO: Expecting 2560 events.
[14:57:00.842] <TB0>     INFO: 2560 events read in total (245ms).
[14:57:00.842] <TB0>     INFO: Test took 1467ms.
[14:57:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:00.843] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[14:57:01.352] <TB0>     INFO: Expecting 2560 events.
[14:57:02.309] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:02.309] <TB0>     INFO: Test took 1466ms.
[14:57:02.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:02.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 14 14
[14:57:02.817] <TB0>     INFO: Expecting 2560 events.
[14:57:03.774] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:03.774] <TB0>     INFO: Test took 1464ms.
[14:57:03.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:03.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[14:57:04.282] <TB0>     INFO: Expecting 2560 events.
[14:57:05.239] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:05.239] <TB0>     INFO: Test took 1465ms.
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:57:05.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:57:05.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:57:05.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:57:05.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:57:05.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:57:05.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:57:05.242] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:05.749] <TB0>     INFO: Expecting 655360 events.
[14:57:17.497] <TB0>     INFO: 655360 events read in total (11034ms).
[14:57:17.509] <TB0>     INFO: Expecting 655360 events.
[14:57:29.144] <TB0>     INFO: 655360 events read in total (11063ms).
[14:57:29.159] <TB0>     INFO: Expecting 655360 events.
[14:57:40.792] <TB0>     INFO: 655360 events read in total (11067ms).
[14:57:40.811] <TB0>     INFO: Expecting 655360 events.
[14:57:52.431] <TB0>     INFO: 655360 events read in total (11058ms).
[14:57:52.455] <TB0>     INFO: Expecting 655360 events.
[14:58:04.041] <TB0>     INFO: 655360 events read in total (11029ms).
[14:58:04.068] <TB0>     INFO: Expecting 655360 events.
[14:58:15.558] <TB0>     INFO: 655360 events read in total (10935ms).
[14:58:15.590] <TB0>     INFO: Expecting 655360 events.
[14:58:27.028] <TB0>     INFO: 655360 events read in total (10889ms).
[14:58:27.065] <TB0>     INFO: Expecting 655360 events.
[14:58:38.645] <TB0>     INFO: 655360 events read in total (11037ms).
[14:58:38.691] <TB0>     INFO: Expecting 655360 events.
[14:58:50.325] <TB0>     INFO: 655360 events read in total (11103ms).
[14:58:50.369] <TB0>     INFO: Expecting 655360 events.
[14:59:01.976] <TB0>     INFO: 655360 events read in total (11074ms).
[14:59:02.026] <TB0>     INFO: Expecting 655360 events.
[14:59:13.678] <TB0>     INFO: 655360 events read in total (11123ms).
[14:59:13.739] <TB0>     INFO: Expecting 655360 events.
[14:59:25.380] <TB0>     INFO: 655360 events read in total (11115ms).
[14:59:25.440] <TB0>     INFO: Expecting 655360 events.
[14:59:37.051] <TB0>     INFO: 655360 events read in total (11085ms).
[14:59:37.113] <TB0>     INFO: Expecting 655360 events.
[14:59:48.827] <TB0>     INFO: 655360 events read in total (11187ms).
[14:59:48.895] <TB0>     INFO: Expecting 655360 events.
[15:00:00.614] <TB0>     INFO: 655360 events read in total (11193ms).
[15:00:00.684] <TB0>     INFO: Expecting 655360 events.
[15:00:12.420] <TB0>     INFO: 655360 events read in total (11210ms).
[15:00:12.501] <TB0>     INFO: Test took 187259ms.
[15:00:12.597] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:12.902] <TB0>     INFO: Expecting 655360 events.
[15:00:24.787] <TB0>     INFO: 655360 events read in total (11171ms).
[15:00:24.798] <TB0>     INFO: Expecting 655360 events.
[15:00:36.511] <TB0>     INFO: 655360 events read in total (11152ms).
[15:00:36.526] <TB0>     INFO: Expecting 655360 events.
[15:00:48.226] <TB0>     INFO: 655360 events read in total (11132ms).
[15:00:48.246] <TB0>     INFO: Expecting 655360 events.
[15:00:59.918] <TB0>     INFO: 655360 events read in total (11110ms).
[15:00:59.942] <TB0>     INFO: Expecting 655360 events.
[15:01:11.671] <TB0>     INFO: 655360 events read in total (11174ms).
[15:01:11.699] <TB0>     INFO: Expecting 655360 events.
[15:01:23.396] <TB0>     INFO: 655360 events read in total (11144ms).
[15:01:23.428] <TB0>     INFO: Expecting 655360 events.
[15:01:35.099] <TB0>     INFO: 655360 events read in total (11120ms).
[15:01:35.135] <TB0>     INFO: Expecting 655360 events.
[15:01:46.777] <TB0>     INFO: 655360 events read in total (11099ms).
[15:01:46.823] <TB0>     INFO: Expecting 655360 events.
[15:01:58.570] <TB0>     INFO: 655360 events read in total (11209ms).
[15:01:58.614] <TB0>     INFO: Expecting 655360 events.
[15:02:10.351] <TB0>     INFO: 655360 events read in total (11200ms).
[15:02:10.400] <TB0>     INFO: Expecting 655360 events.
[15:02:22.100] <TB0>     INFO: 655360 events read in total (11169ms).
[15:02:22.160] <TB0>     INFO: Expecting 655360 events.
[15:02:33.870] <TB0>     INFO: 655360 events read in total (11184ms).
[15:02:33.929] <TB0>     INFO: Expecting 655360 events.
[15:02:45.641] <TB0>     INFO: 655360 events read in total (11186ms).
[15:02:45.701] <TB0>     INFO: Expecting 655360 events.
[15:02:57.368] <TB0>     INFO: 655360 events read in total (11140ms).
[15:02:57.434] <TB0>     INFO: Expecting 655360 events.
[15:03:08.748] <TB0>     INFO: 655360 events read in total (10787ms).
[15:03:08.824] <TB0>     INFO: Expecting 655360 events.
[15:03:20.153] <TB0>     INFO: 655360 events read in total (10802ms).
[15:03:20.234] <TB0>     INFO: Test took 187637ms.
[15:03:20.411] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:03:20.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:03:20.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.413] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:03:20.413] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.413] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:03:20.413] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.413] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:03:20.413] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:03:20.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:03:20.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:03:20.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:03:20.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:03:20.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:03:20.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:03:20.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:03:20.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:03:20.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:03:20.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:20.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:03:20.418] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.426] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.434] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.441] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.449] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.456] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:03:20.463] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:03:20.470] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:03:20.477] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:03:20.485] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:03:20.492] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.499] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.506] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.513] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.521] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.528] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.535] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.542] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.550] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.557] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.564] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:20.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C0.dat
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C1.dat
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C2.dat
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C3.dat
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C4.dat
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C5.dat
[15:03:20.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C6.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C7.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C8.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C9.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C10.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C11.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C12.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C13.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C14.dat
[15:03:20.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C15.dat
[15:03:20.960] <TB0>     INFO: Expecting 41600 events.
[15:03:24.777] <TB0>     INFO: 41600 events read in total (3102ms).
[15:03:24.777] <TB0>     INFO: Test took 4170ms.
[15:03:25.433] <TB0>     INFO: Expecting 41600 events.
[15:03:29.235] <TB0>     INFO: 41600 events read in total (3087ms).
[15:03:29.236] <TB0>     INFO: Test took 4148ms.
[15:03:29.887] <TB0>     INFO: Expecting 41600 events.
[15:03:33.698] <TB0>     INFO: 41600 events read in total (3096ms).
[15:03:33.699] <TB0>     INFO: Test took 4155ms.
[15:03:34.008] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:34.141] <TB0>     INFO: Expecting 2560 events.
[15:03:35.097] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:35.097] <TB0>     INFO: Test took 1089ms.
[15:03:35.101] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:35.606] <TB0>     INFO: Expecting 2560 events.
[15:03:36.568] <TB0>     INFO: 2560 events read in total (247ms).
[15:03:36.569] <TB0>     INFO: Test took 1469ms.
[15:03:36.571] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:37.078] <TB0>     INFO: Expecting 2560 events.
[15:03:38.037] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:38.037] <TB0>     INFO: Test took 1466ms.
[15:03:38.040] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:38.546] <TB0>     INFO: Expecting 2560 events.
[15:03:39.507] <TB0>     INFO: 2560 events read in total (246ms).
[15:03:39.507] <TB0>     INFO: Test took 1467ms.
[15:03:39.510] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:40.016] <TB0>     INFO: Expecting 2560 events.
[15:03:40.974] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:40.976] <TB0>     INFO: Test took 1466ms.
[15:03:40.978] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:41.483] <TB0>     INFO: Expecting 2560 events.
[15:03:42.443] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:42.443] <TB0>     INFO: Test took 1465ms.
[15:03:42.445] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:42.952] <TB0>     INFO: Expecting 2560 events.
[15:03:43.911] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:43.912] <TB0>     INFO: Test took 1467ms.
[15:03:43.914] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:44.420] <TB0>     INFO: Expecting 2560 events.
[15:03:45.379] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:45.379] <TB0>     INFO: Test took 1465ms.
[15:03:45.382] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:45.888] <TB0>     INFO: Expecting 2560 events.
[15:03:46.846] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:46.847] <TB0>     INFO: Test took 1466ms.
[15:03:46.849] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:47.355] <TB0>     INFO: Expecting 2560 events.
[15:03:48.313] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:48.314] <TB0>     INFO: Test took 1466ms.
[15:03:48.316] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:48.822] <TB0>     INFO: Expecting 2560 events.
[15:03:49.781] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:49.781] <TB0>     INFO: Test took 1465ms.
[15:03:49.785] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:50.290] <TB0>     INFO: Expecting 2560 events.
[15:03:51.250] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:51.251] <TB0>     INFO: Test took 1466ms.
[15:03:51.253] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:51.759] <TB0>     INFO: Expecting 2560 events.
[15:03:52.718] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:52.719] <TB0>     INFO: Test took 1466ms.
[15:03:52.721] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:53.227] <TB0>     INFO: Expecting 2560 events.
[15:03:54.187] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:54.187] <TB0>     INFO: Test took 1466ms.
[15:03:54.189] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:54.696] <TB0>     INFO: Expecting 2560 events.
[15:03:55.655] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:55.656] <TB0>     INFO: Test took 1467ms.
[15:03:55.659] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:56.164] <TB0>     INFO: Expecting 2560 events.
[15:03:57.123] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:57.124] <TB0>     INFO: Test took 1465ms.
[15:03:57.126] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:57.631] <TB0>     INFO: Expecting 2560 events.
[15:03:58.593] <TB0>     INFO: 2560 events read in total (246ms).
[15:03:58.593] <TB0>     INFO: Test took 1467ms.
[15:03:58.595] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:59.101] <TB0>     INFO: Expecting 2560 events.
[15:04:00.061] <TB0>     INFO: 2560 events read in total (245ms).
[15:04:00.061] <TB0>     INFO: Test took 1466ms.
[15:04:00.063] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:00.570] <TB0>     INFO: Expecting 2560 events.
[15:04:01.529] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:01.529] <TB0>     INFO: Test took 1466ms.
[15:04:01.531] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:02.038] <TB0>     INFO: Expecting 2560 events.
[15:04:02.997] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:02.997] <TB0>     INFO: Test took 1466ms.
[15:04:02.999] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:03.506] <TB0>     INFO: Expecting 2560 events.
[15:04:04.465] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:04.466] <TB0>     INFO: Test took 1467ms.
[15:04:04.468] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:04.974] <TB0>     INFO: Expecting 2560 events.
[15:04:05.932] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:05.933] <TB0>     INFO: Test took 1465ms.
[15:04:05.934] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:06.441] <TB0>     INFO: Expecting 2560 events.
[15:04:07.398] <TB0>     INFO: 2560 events read in total (242ms).
[15:04:07.399] <TB0>     INFO: Test took 1465ms.
[15:04:07.402] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:07.907] <TB0>     INFO: Expecting 2560 events.
[15:04:08.866] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:08.867] <TB0>     INFO: Test took 1466ms.
[15:04:08.869] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:09.375] <TB0>     INFO: Expecting 2560 events.
[15:04:10.333] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:10.333] <TB0>     INFO: Test took 1465ms.
[15:04:10.335] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:10.842] <TB0>     INFO: Expecting 2560 events.
[15:04:11.800] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:11.800] <TB0>     INFO: Test took 1465ms.
[15:04:11.802] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:12.309] <TB0>     INFO: Expecting 2560 events.
[15:04:13.272] <TB0>     INFO: 2560 events read in total (248ms).
[15:04:13.273] <TB0>     INFO: Test took 1471ms.
[15:04:13.275] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:13.781] <TB0>     INFO: Expecting 2560 events.
[15:04:14.739] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:14.740] <TB0>     INFO: Test took 1465ms.
[15:04:14.742] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:15.248] <TB0>     INFO: Expecting 2560 events.
[15:04:16.206] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:16.207] <TB0>     INFO: Test took 1465ms.
[15:04:16.209] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:16.715] <TB0>     INFO: Expecting 2560 events.
[15:04:17.674] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:17.675] <TB0>     INFO: Test took 1466ms.
[15:04:17.677] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:18.183] <TB0>     INFO: Expecting 2560 events.
[15:04:19.141] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:19.142] <TB0>     INFO: Test took 1465ms.
[15:04:19.144] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:19.650] <TB0>     INFO: Expecting 2560 events.
[15:04:20.608] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:20.608] <TB0>     INFO: Test took 1464ms.
[15:04:21.626] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:04:21.626] <TB0>     INFO: PH scale (per ROC):    79  84  87  86  80  84  77  88  88  93  92  92  87  82  80  90
[15:04:21.626] <TB0>     INFO: PH offset (per ROC):  158 166 163 160 165 159 184 174 164 176 152 157 156 167 165 171
[15:04:21.796] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:04:21.799] <TB0>     INFO: ######################################################################
[15:04:21.799] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:04:21.799] <TB0>     INFO: ######################################################################
[15:04:21.799] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:04:21.811] <TB0>     INFO: scanning low vcal = 10
[15:04:22.154] <TB0>     INFO: Expecting 41600 events.
[15:04:25.874] <TB0>     INFO: 41600 events read in total (3006ms).
[15:04:25.875] <TB0>     INFO: Test took 4064ms.
[15:04:25.877] <TB0>     INFO: scanning low vcal = 20
[15:04:26.383] <TB0>     INFO: Expecting 41600 events.
[15:04:30.110] <TB0>     INFO: 41600 events read in total (3012ms).
[15:04:30.110] <TB0>     INFO: Test took 4233ms.
[15:04:30.113] <TB0>     INFO: scanning low vcal = 30
[15:04:30.619] <TB0>     INFO: Expecting 41600 events.
[15:04:34.343] <TB0>     INFO: 41600 events read in total (3010ms).
[15:04:34.343] <TB0>     INFO: Test took 4230ms.
[15:04:34.345] <TB0>     INFO: scanning low vcal = 40
[15:04:34.847] <TB0>     INFO: Expecting 41600 events.
[15:04:39.105] <TB0>     INFO: 41600 events read in total (3543ms).
[15:04:39.105] <TB0>     INFO: Test took 4759ms.
[15:04:39.108] <TB0>     INFO: scanning low vcal = 50
[15:04:39.530] <TB0>     INFO: Expecting 41600 events.
[15:04:43.778] <TB0>     INFO: 41600 events read in total (3534ms).
[15:04:43.779] <TB0>     INFO: Test took 4671ms.
[15:04:43.782] <TB0>     INFO: scanning low vcal = 60
[15:04:44.205] <TB0>     INFO: Expecting 41600 events.
[15:04:48.471] <TB0>     INFO: 41600 events read in total (3551ms).
[15:04:48.472] <TB0>     INFO: Test took 4690ms.
[15:04:48.475] <TB0>     INFO: scanning low vcal = 70
[15:04:48.895] <TB0>     INFO: Expecting 41600 events.
[15:04:53.176] <TB0>     INFO: 41600 events read in total (3566ms).
[15:04:53.177] <TB0>     INFO: Test took 4702ms.
[15:04:53.180] <TB0>     INFO: scanning low vcal = 80
[15:04:53.601] <TB0>     INFO: Expecting 41600 events.
[15:04:57.852] <TB0>     INFO: 41600 events read in total (3536ms).
[15:04:57.853] <TB0>     INFO: Test took 4673ms.
[15:04:57.856] <TB0>     INFO: scanning low vcal = 90
[15:04:58.279] <TB0>     INFO: Expecting 41600 events.
[15:05:02.526] <TB0>     INFO: 41600 events read in total (3532ms).
[15:05:02.526] <TB0>     INFO: Test took 4670ms.
[15:05:02.530] <TB0>     INFO: scanning low vcal = 100
[15:05:02.952] <TB0>     INFO: Expecting 41600 events.
[15:05:07.324] <TB0>     INFO: 41600 events read in total (3658ms).
[15:05:07.325] <TB0>     INFO: Test took 4795ms.
[15:05:07.329] <TB0>     INFO: scanning low vcal = 110
[15:05:07.751] <TB0>     INFO: Expecting 41600 events.
[15:05:11.003] <TB0>     INFO: 41600 events read in total (3537ms).
[15:05:11.004] <TB0>     INFO: Test took 4674ms.
[15:05:12.007] <TB0>     INFO: scanning low vcal = 120
[15:05:12.432] <TB0>     INFO: Expecting 41600 events.
[15:05:16.673] <TB0>     INFO: 41600 events read in total (3526ms).
[15:05:16.675] <TB0>     INFO: Test took 4667ms.
[15:05:16.678] <TB0>     INFO: scanning low vcal = 130
[15:05:17.100] <TB0>     INFO: Expecting 41600 events.
[15:05:21.363] <TB0>     INFO: 41600 events read in total (3548ms).
[15:05:21.364] <TB0>     INFO: Test took 4686ms.
[15:05:21.367] <TB0>     INFO: scanning low vcal = 140
[15:05:21.787] <TB0>     INFO: Expecting 41600 events.
[15:05:26.070] <TB0>     INFO: 41600 events read in total (3568ms).
[15:05:26.070] <TB0>     INFO: Test took 4703ms.
[15:05:26.073] <TB0>     INFO: scanning low vcal = 150
[15:05:26.495] <TB0>     INFO: Expecting 41600 events.
[15:05:30.769] <TB0>     INFO: 41600 events read in total (3559ms).
[15:05:30.770] <TB0>     INFO: Test took 4697ms.
[15:05:30.772] <TB0>     INFO: scanning low vcal = 160
[15:05:31.195] <TB0>     INFO: Expecting 41600 events.
[15:05:35.440] <TB0>     INFO: 41600 events read in total (3530ms).
[15:05:35.440] <TB0>     INFO: Test took 4667ms.
[15:05:35.443] <TB0>     INFO: scanning low vcal = 170
[15:05:35.865] <TB0>     INFO: Expecting 41600 events.
[15:05:40.120] <TB0>     INFO: 41600 events read in total (3541ms).
[15:05:40.120] <TB0>     INFO: Test took 4677ms.
[15:05:40.125] <TB0>     INFO: scanning low vcal = 180
[15:05:40.546] <TB0>     INFO: Expecting 41600 events.
[15:05:44.761] <TB0>     INFO: 41600 events read in total (3500ms).
[15:05:44.762] <TB0>     INFO: Test took 4637ms.
[15:05:44.765] <TB0>     INFO: scanning low vcal = 190
[15:05:45.190] <TB0>     INFO: Expecting 41600 events.
[15:05:49.404] <TB0>     INFO: 41600 events read in total (3499ms).
[15:05:49.405] <TB0>     INFO: Test took 4640ms.
[15:05:49.408] <TB0>     INFO: scanning low vcal = 200
[15:05:49.834] <TB0>     INFO: Expecting 41600 events.
[15:05:54.044] <TB0>     INFO: 41600 events read in total (3494ms).
[15:05:54.045] <TB0>     INFO: Test took 4637ms.
[15:05:54.048] <TB0>     INFO: scanning low vcal = 210
[15:05:54.474] <TB0>     INFO: Expecting 41600 events.
[15:05:58.683] <TB0>     INFO: 41600 events read in total (3494ms).
[15:05:58.684] <TB0>     INFO: Test took 4636ms.
[15:05:58.687] <TB0>     INFO: scanning low vcal = 220
[15:05:59.112] <TB0>     INFO: Expecting 41600 events.
[15:06:03.324] <TB0>     INFO: 41600 events read in total (3497ms).
[15:06:03.324] <TB0>     INFO: Test took 4637ms.
[15:06:03.328] <TB0>     INFO: scanning low vcal = 230
[15:06:03.754] <TB0>     INFO: Expecting 41600 events.
[15:06:08.035] <TB0>     INFO: 41600 events read in total (3567ms).
[15:06:08.036] <TB0>     INFO: Test took 4708ms.
[15:06:08.039] <TB0>     INFO: scanning low vcal = 240
[15:06:08.461] <TB0>     INFO: Expecting 41600 events.
[15:06:12.719] <TB0>     INFO: 41600 events read in total (3543ms).
[15:06:12.720] <TB0>     INFO: Test took 4681ms.
[15:06:12.723] <TB0>     INFO: scanning low vcal = 250
[15:06:13.145] <TB0>     INFO: Expecting 41600 events.
[15:06:17.417] <TB0>     INFO: 41600 events read in total (3557ms).
[15:06:17.418] <TB0>     INFO: Test took 4695ms.
[15:06:17.422] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:06:17.843] <TB0>     INFO: Expecting 41600 events.
[15:06:22.123] <TB0>     INFO: 41600 events read in total (3565ms).
[15:06:22.123] <TB0>     INFO: Test took 4701ms.
[15:06:22.127] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:06:22.550] <TB0>     INFO: Expecting 41600 events.
[15:06:26.812] <TB0>     INFO: 41600 events read in total (3547ms).
[15:06:26.812] <TB0>     INFO: Test took 4685ms.
[15:06:26.816] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:06:27.237] <TB0>     INFO: Expecting 41600 events.
[15:06:31.503] <TB0>     INFO: 41600 events read in total (3551ms).
[15:06:31.503] <TB0>     INFO: Test took 4687ms.
[15:06:31.507] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:06:31.930] <TB0>     INFO: Expecting 41600 events.
[15:06:36.182] <TB0>     INFO: 41600 events read in total (3537ms).
[15:06:36.183] <TB0>     INFO: Test took 4676ms.
[15:06:36.186] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:06:36.610] <TB0>     INFO: Expecting 41600 events.
[15:06:40.893] <TB0>     INFO: 41600 events read in total (3568ms).
[15:06:40.894] <TB0>     INFO: Test took 4708ms.
[15:06:41.425] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:06:41.428] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:06:41.428] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:06:41.428] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:06:41.428] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:06:41.428] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:06:41.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:06:41.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:06:41.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:06:41.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:06:41.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:06:41.430] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:06:41.430] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:06:41.430] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:06:41.430] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:06:41.430] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:06:41.430] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:07:19.563] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:07:19.563] <TB0>     INFO: non-linearity mean:  0.952 0.959 0.963 0.953 0.959 0.953 0.959 0.956 0.953 0.963 0.959 0.960 0.953 0.955 0.956 0.958
[15:07:19.563] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.005 0.006 0.008 0.006 0.006 0.005 0.006 0.005 0.006 0.006 0.006 0.006
[15:07:19.563] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:07:19.587] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:07:19.610] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:07:19.632] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:07:19.655] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:07:19.678] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:07:19.700] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:07:19.723] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:07:19.746] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:07:19.768] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:07:19.791] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:07:19.813] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:07:19.835] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:07:19.858] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:07:19.880] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:07:19.902] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-19_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:07:19.925] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:07:19.925] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:07:19.932] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:07:19.932] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:07:19.935] <TB0>     INFO: ######################################################################
[15:07:19.935] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:07:19.935] <TB0>     INFO: ######################################################################
[15:07:19.938] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:07:19.948] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:19.948] <TB0>     INFO:     run 1 of 1
[15:07:19.948] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:20.290] <TB0>     INFO: Expecting 3120000 events.
[15:08:09.389] <TB0>     INFO: 1207585 events read in total (48384ms).
[15:08:56.311] <TB0>     INFO: 2406495 events read in total (95307ms).
[15:09:23.668] <TB0>     INFO: 3120000 events read in total (122664ms).
[15:09:23.723] <TB0>     INFO: Test took 123776ms.
[15:09:23.816] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:23.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:25.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:26.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:28.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:29.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:31.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:32.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:34.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:35.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:37.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:38.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:40.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:41.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:43.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:44.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:46.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:47.658] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397348864
[15:09:47.690] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:09:47.690] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.6906, RMS = 1.73352
[15:09:47.690] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[15:09:47.690] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:09:47.690] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.2282, RMS = 1.75194
[15:09:47.691] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[15:09:47.692] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:09:47.692] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.0777, RMS = 1.87391
[15:09:47.692] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[15:09:47.692] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:09:47.692] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.17, RMS = 1.92062
[15:09:47.692] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:09:47.693] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:09:47.693] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.6328, RMS = 2.74904
[15:09:47.693] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:09:47.693] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:09:47.693] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4605, RMS = 2.72758
[15:09:47.693] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:09:47.694] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:09:47.694] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.9346, RMS = 2.06685
[15:09:47.694] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[15:09:47.694] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:09:47.694] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.2172, RMS = 1.97129
[15:09:47.694] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:09:47.696] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:09:47.696] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.1709, RMS = 2.44436
[15:09:47.696] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:09:47.696] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:09:47.696] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1679, RMS = 2.53138
[15:09:47.696] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:09:47.697] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:09:47.697] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5607, RMS = 1.71995
[15:09:47.697] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:09:47.697] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:09:47.697] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9624, RMS = 1.6375
[15:09:47.697] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:09:47.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:09:47.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7012, RMS = 1.51857
[15:09:47.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:09:47.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:09:47.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.209, RMS = 1.534
[15:09:47.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:09:47.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:09:47.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.8578, RMS = 1.94092
[15:09:47.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[15:09:47.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:09:47.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.9906, RMS = 1.77445
[15:09:47.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:09:47.700] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:09:47.700] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.515, RMS = 1.84857
[15:09:47.700] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:09:47.700] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:09:47.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.7827, RMS = 2.20732
[15:09:47.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[15:09:47.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:09:47.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1056, RMS = 1.57551
[15:09:47.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:09:47.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:09:47.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8283, RMS = 2.64878
[15:09:47.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:09:47.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:09:47.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5628, RMS = 2.52955
[15:09:47.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:09:47.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:09:47.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.0352, RMS = 2.64944
[15:09:47.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:09:47.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:09:47.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5677, RMS = 1.93129
[15:09:47.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:09:47.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:09:47.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.9173, RMS = 1.88194
[15:09:47.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:09:47.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:09:47.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.0734, RMS = 1.79802
[15:09:47.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:09:47.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:09:47.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.4125, RMS = 1.73641
[15:09:47.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:09:47.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:09:47.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.2822, RMS = 1.83823
[15:09:47.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[15:09:47.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:09:47.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.6463, RMS = 1.7342
[15:09:47.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[15:09:47.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:09:47.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6222, RMS = 2.98384
[15:09:47.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[15:09:47.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:09:47.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1765, RMS = 3.1263
[15:09:47.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[15:09:47.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:09:47.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3748, RMS = 2.48627
[15:09:47.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:09:47.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:09:47.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.5803, RMS = 2.42774
[15:09:47.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:09:47.712] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:09:47.712] <TB0>     INFO: number of dead bumps (per ROC):     0    0    2    0    0    0    0    0    0    0    0    1    6    2    0    1
[15:09:47.712] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:09:47.807] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:09:47.807] <TB0>     INFO: enter test to run
[15:09:47.807] <TB0>     INFO:   test:  no parameter change
[15:09:47.807] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[15:09:47.808] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:09:47.808] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:09:47.808] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:09:48.302] <TB0>    QUIET: Connection to board 133 closed.
[15:09:48.303] <TB0>     INFO: pXar: this is the end, my friend
[15:09:48.303] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
