{  "sdc_files": ["src/constraints.sdc"]
    "DESIGN_NAME": "cpu_core",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "CLK",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "FP_CORE_UTIL": 50,
    "PL_BASIC_PLACEMENT": true,
    "PL_TARGET_DENSITY": 0.6,
    "GRT_ADJUSTMENT": 0.3,
    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_BUFFERING": true,
    "SYNTH_SIZING": true,
    "FP_PDN_MULTILAYER": false,
    "QUIT_ON_TIMING_VIOLATIONS": false,
    "QUIT_ON_SYNTH_CHECKS": false,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10.0
        }
    }
}
