Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 22 17:00:44 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 217 register/latch pins with no clock driven by root clock pin: I_clk_100M (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: I_hard_mode (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: I_rst_n (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sc_inst/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 511 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.096        0.000                      0                 2320        0.155        0.000                      0                 2320        3.000        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_25m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_25m         20.096        0.000                      0                 2320        0.155        0.000                      0                 2320       19.020        0.000                       0                   406  
  clkfbout_clk_25m                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25m/inst/clk_in1
  To Clock:  clk_25m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       20.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.096ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        19.158ns  (logic 4.535ns (23.672%)  route 14.623ns (76.328%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[10])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          6.439    20.778    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.778    
  -------------------------------------------------------------------
                         slack                                 20.096    

Slack (MET) :             20.354ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.900ns  (logic 4.535ns (23.995%)  route 14.365ns (76.005%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[9])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[9]
                         net (fo=57, routed)          6.180    20.520    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.520    
  -------------------------------------------------------------------
                         slack                                 20.354    

Slack (MET) :             20.357ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.897ns  (logic 4.535ns (23.998%)  route 14.362ns (76.002%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[1]
                         net (fo=57, routed)          6.178    20.517    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.517    
  -------------------------------------------------------------------
                         slack                                 20.357    

Slack (MET) :             20.437ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.820ns  (logic 4.535ns (24.097%)  route 14.285ns (75.903%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 41.541 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[10])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          6.101    20.440    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.541    41.541    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.541    
                         clock uncertainty           -0.098    41.444    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.878    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                 20.437    

Slack (MET) :             20.448ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 4.535ns (24.114%)  route 14.272ns (75.886%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[3]
                         net (fo=57, routed)          6.087    20.427    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 20.448    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.803ns  (logic 4.535ns (24.119%)  route 14.268ns (75.881%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[11]
                         net (fo=58, routed)          6.083    20.423    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.423    
  -------------------------------------------------------------------
                         slack                                 20.451    

Slack (MET) :             20.452ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.802ns  (logic 4.535ns (24.120%)  route 14.267ns (75.880%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[2])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[2]
                         net (fo=57, routed)          6.083    20.423    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.423    
  -------------------------------------------------------------------
                         slack                                 20.452    

Slack (MET) :             20.503ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.946ns  (logic 4.535ns (23.937%)  route 14.411ns (76.063%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[8])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[8]
                         net (fo=57, routed)          6.227    20.566    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y3          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.724    41.724    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.732    
                         clock uncertainty           -0.098    41.635    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    41.069    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.069    
                         arrival time                         -20.566    
  -------------------------------------------------------------------
                         slack                                 20.503    

Slack (MET) :             20.644ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.610ns  (logic 4.535ns (24.369%)  route 14.075ns (75.631%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[7])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[7]
                         net (fo=57, routed)          5.891    20.230    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.230    
  -------------------------------------------------------------------
                         slack                                 20.644    

Slack (MET) :             20.654ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.600ns  (logic 4.535ns (24.381%)  route 14.065ns (75.619%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620     1.620    vga_inst/clk_out1
    SLICE_X59Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     2.076 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=20, routed)          1.226     3.302    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.426 r  vga_inst/pixel_y_easy2_carry__0_i_7/O
                         net (fo=8, routed)           0.750     4.177    vga_inst/pixel_y_easy2_carry__0_i_7_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124     4.301 f  vga_inst/O_read_addr_i_36/O
                         net (fo=11, routed)          0.588     4.889    vga_inst/O_read_addr_i_36_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  vga_inst/i___0_carry_i_2/O
                         net (fo=37, routed)          1.006     6.019    vga_inst/W_pixel_y[0]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.143 r  vga_inst/O_red[3]_i_4/O
                         net (fo=2, routed)           1.055     7.198    vga_inst/O_red[3]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.322 r  vga_inst/O_read_addr_i_35/O
                         net (fo=13, routed)          1.067     8.389    gamectrl_inst/R_v_cnt_reg[4]
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.513 r  gamectrl_inst/i__carry_i_9/O
                         net (fo=6, routed)           0.439     8.952    vga_inst/O_pos_d_reg[0]_C
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.076 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.076    pctrl_inst/ptran_inst/R_h_cnt_reg[7][1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.626 r  pctrl_inst/ptran_inst/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.626    pctrl_inst/ptran_inst/_inferred__3/i__carry_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  pctrl_inst/ptran_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=2, routed)           0.609    10.457    vga_inst/pixel_x_easy1[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.291    10.748 r  vga_inst/O_read_addr_i_41/O
                         net (fo=2, routed)           0.661    11.409    vga_inst/O_read_addr_i_41_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I4_O)        0.328    11.737 r  vga_inst/O_read_addr_i_12/O
                         net (fo=1, routed)           0.782    12.520    pctrl_inst/C[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.340 r  pctrl_inst/O_read_addr/P[4]
                         net (fo=57, routed)          5.881    20.221    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -20.221    
  -------------------------------------------------------------------
                         slack                                 20.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.556     0.556    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X68Y71         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.089     0.785    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X68Y71         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.826     0.826    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X68Y71         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.270     0.556    
    SLICE_X68Y71         FDRE (Hold_fdre_C_D)         0.075     0.631    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 gamectrl_inst/O_pos_b_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/O_pos_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.590     0.590    gamectrl_inst/clk_out1
    SLICE_X75Y66         FDPE                                         r  gamectrl_inst/O_pos_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.731 r  gamectrl_inst/O_pos_b_reg[0]/Q
                         net (fo=21, routed)          0.122     0.853    gamectrl_inst/rand_pos_inst/lfsr_inst/O_pos_b_reg[0]_0[0]
    SLICE_X74Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.898 r  gamectrl_inst/rand_pos_inst/lfsr_inst/O_pos_c[0]_i_1/O
                         net (fo=1, routed)           0.000     0.898    gamectrl_inst/rand_pos_inst_n_0
    SLICE_X74Y66         FDCE                                         r  gamectrl_inst/O_pos_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.861     0.861    gamectrl_inst/clk_out1
    SLICE_X74Y66         FDCE                                         r  gamectrl_inst/O_pos_c_reg[0]/C
                         clock pessimism             -0.258     0.603    
    SLICE_X74Y66         FDCE (Hold_fdce_C_D)         0.120     0.723    gamectrl_inst/O_pos_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/O_pixel_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.248ns (76.227%)  route 0.077ns (23.773%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.556     0.556    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y72         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=16, routed)          0.077     0.774    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.819    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X62Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.881 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.881    imc_inst/W_read_data[5]
    SLICE_X62Y72         FDCE                                         r  imc_inst/O_pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.824     0.824    imc_inst/clk_out1
    SLICE_X62Y72         FDCE                                         r  imc_inst/O_pixel_data_reg[5]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y72         FDCE (Hold_fdce_C_D)         0.134     0.703    imc_inst/O_pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.858%)  route 0.172ns (51.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.556     0.556    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X66Y71         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22]/Q
                         net (fo=2, routed)           0.172     0.891    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg_n_0_[22]
    SLICE_X70Y71         SRL16E                                       r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.826     0.826    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X70Y71         SRL16E                                       r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X70Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.709    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ass_left/t_locked2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/O_pos_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.585     0.585    ass_left/clk_out1
    SLICE_X72Y69         FDCE                                         r  ass_left/t_locked2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  ass_left/t_locked2_reg/Q
                         net (fo=9, routed)           0.111     0.837    gamectrl_inst/rand_mv_inst/t_locked2_2
    SLICE_X73Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  gamectrl_inst/rand_mv_inst/O_pos_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.882    gamectrl_inst/rand_mv_inst_n_18
    SLICE_X73Y69         FDPE                                         r  gamectrl_inst/O_pos_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.855     0.855    gamectrl_inst/clk_out1
    SLICE_X73Y69         FDPE                                         r  gamectrl_inst/O_pos_i_reg[1]/C
                         clock pessimism             -0.257     0.598    
    SLICE_X73Y69         FDPE (Hold_fdpe_C_D)         0.092     0.690    gamectrl_inst/O_pos_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gamectrl_inst/O_pos_e_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/O_pos_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.460%)  route 0.137ns (39.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.558     0.558    gamectrl_inst/clk_out1
    SLICE_X70Y69         FDCE                                         r  gamectrl_inst/O_pos_e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y69         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  gamectrl_inst/O_pos_e_reg[3]/Q
                         net (fo=20, routed)          0.137     0.858    gamectrl_inst/O_pos_h_reg[3]_0[3]
    SLICE_X70Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.903 r  gamectrl_inst/O_pos_f[3]_i_2/O
                         net (fo=1, routed)           0.000     0.903    gamectrl_inst/O_pos_f[3]_i_2_n_0
    SLICE_X70Y67         FDCE                                         r  gamectrl_inst/O_pos_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.830     0.830    gamectrl_inst/clk_out1
    SLICE_X70Y67         FDCE                                         r  gamectrl_inst/O_pos_f_reg[3]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X70Y67         FDCE (Hold_fdce_C_D)         0.121     0.695    gamectrl_inst/O_pos_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ass_left/t_locked1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ass_left/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.250ns (69.505%)  route 0.110ns (30.495%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.556     0.556    ass_left/clk_out1
    SLICE_X71Y78         FDCE                                         r  ass_left/t_locked1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ass_left/t_locked1_reg/Q
                         net (fo=22, routed)          0.110     0.806    ass_left/t_locked1
    SLICE_X70Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  ass_left/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.851    ass_left/count[8]_i_2_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.915 r  ass_left/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.915    ass_left/count_reg[8]_i_1__0_n_4
    SLICE_X70Y78         FDCE                                         r  ass_left/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.826     0.826    ass_left/clk_out1
    SLICE_X70Y78         FDCE                                         r  ass_left/count_reg[11]/C
                         clock pessimism             -0.257     0.569    
    SLICE_X70Y78         FDCE (Hold_fdce_C_D)         0.134     0.703    ass_left/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ass_left/t_locked1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ass_left/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.206%)  route 0.112ns (30.794%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.556     0.556    ass_left/clk_out1
    SLICE_X71Y78         FDCE                                         r  ass_left/t_locked1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ass_left/t_locked1_reg/Q
                         net (fo=22, routed)          0.112     0.808    ass_left/t_locked1
    SLICE_X70Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.853 r  ass_left/count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.853    ass_left/count[8]_i_3_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.918 r  ass_left/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.918    ass_left/count_reg[8]_i_1__0_n_5
    SLICE_X70Y78         FDCE                                         r  ass_left/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.826     0.826    ass_left/clk_out1
    SLICE_X70Y78         FDCE                                         r  ass_left/count_reg[10]/C
                         clock pessimism             -0.257     0.569    
    SLICE_X70Y78         FDCE (Hold_fdce_C_D)         0.134     0.703    ass_left/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_inst/R_v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.869%)  route 0.166ns (47.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.558     0.558    vga_inst/clk_out1
    SLICE_X59Y67         FDCE                                         r  vga_inst/R_v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  vga_inst/R_v_cnt_reg[8]/Q
                         net (fo=15, routed)          0.166     0.864    vga_inst/R_v_cnt_reg_n_0_[8]
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.909 r  vga_inst/R_v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.909    vga_inst/R_v_cnt[9]_i_2_n_0
    SLICE_X58Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.828     0.828    vga_inst/clk_out1
    SLICE_X58Y66         FDCE                                         r  vga_inst/R_v_cnt_reg[9]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X58Y66         FDCE (Hold_fdce_C_D)         0.121     0.694    vga_inst/R_v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_inst/R_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.646%)  route 0.177ns (48.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.560     0.560    vga_inst/clk_out1
    SLICE_X59Y63         FDCE                                         r  vga_inst/R_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_inst/R_h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.177     0.878    vga_inst/R_h_cnt_reg_n_0_[3]
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.048     0.926 r  vga_inst/R_h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.926    vga_inst/R_h_cnt[4]_i_1_n_0
    SLICE_X60Y64         FDCE                                         r  vga_inst/R_h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.830     0.830    vga_inst/clk_out1
    SLICE_X60Y64         FDCE                                         r  vga_inst/R_h_cnt_reg[4]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X60Y64         FDCE (Hold_fdce_C_D)         0.133     0.708    vga_inst/R_h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X66Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X66Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     rx_inst/RxD_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y71     ass_down/t_locked2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y80     ass_left/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y80     ass_left/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y80     ass_left/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y80     ass_left/count_reg[19]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X66Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X66Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y71     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y69     pctrl_inst/pixel_black_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y67     pctrl_inst/pixel_black_tmp_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     ass_down/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y91     rx_inst/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y91     rx_inst/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y91     rx_inst/FSM_sequential_RxD_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



