	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 09003395"
	.compiler_invocation	"ctc -f cc16244a --dep-file=Mcal\\EB_Cfg\\src\\.Icu_17_TimerIp_PBcfg.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --fp-model=+float -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Lib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\App_Func -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\demo -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Adc_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Gtm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\AscLin_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Can_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\EthV2_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Stm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Main -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\APP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\BswM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanSm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Com -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\ComM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Common -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Crc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Det -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\DoIP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EcuM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Eth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthSM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FiM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FlsTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\MemIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Nm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\PduR -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\SoAd -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\StbM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\api -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\arch -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv4 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\arpa -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\net -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\sys -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\stdc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\apps -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\priv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\prot -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\UdpNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Cal -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Daq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pag -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pgm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Std -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\XcpOnEth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Library\\Vfx_ComE2E -g2 --make-target=Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.src ..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c"
	.compiler_name		"ctc"
	;source	'..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c'

	
$TC162
	
	.sdecl	'.rodata.Icu_17_TimerIp_kChannelConfigCore_0.Config.Cpu0.Unspecified',data,rom,cluster('Icu_17_TimerIp_kChannelConfigCore_0')
	.sect	'.rodata.Icu_17_TimerIp_kChannelConfigCore_0.Config.Cpu0.Unspecified'
	.align	4
Icu_17_TimerIp_kChannelConfigCore_0:	.type	object
	.size	Icu_17_TimerIp_kChannelConfigCore_0,576
	.word	IcuTimestampNotification_USS_RX1
	.space	8
	.byte	18,15
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	12
	.word	IcuTimestampNotification_USS_RX2
	.space	8
	.byte	18,21
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	1
	.space	3
	.word	IcuTimestampNotification_USS_RX3
	.space	8
	.byte	18,22
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	2
	.space	3
	.word	IcuTimestampNotification_USS_RX4
	.space	8
	.byte	18,23
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	3
	.space	3
	.word	IcuTimestampNotification_USS_RX5
	.space	8
	.byte	18,16
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	4
	.space	3
	.word	IcuTimestampNotification_USS_RX6
	.space	8
	.byte	18,17
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	5
	.space	3
	.word	IcuTimestampNotification_USS_RX7
	.space	8
	.byte	18,18
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	6
	.space	3
	.word	IcuTimestampNotification_USS_RX8
	.space	8
	.byte	18,20
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	7
	.space	3
	.word	IcuTimestampNotification_USS_RX9
	.space	8
	.byte	18,29
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	8
	.space	3
	.word	IcuTimestampNotification_USS_RX10
	.space	8
	.byte	18,8
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	9
	.space	3
	.word	IcuTimestampNotification_USS_RX11
	.space	8
	.byte	18,9
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	10
	.space	3
	.word	IcuTimestampNotification_USS_RX12
	.space	8
	.byte	18,10
	.space	2
	.word	100,100
	.space	8
	.word	81924
	.space	8
	.byte	11
	.space	3
	.sdecl	'.rodata.Icu_17_TimerIp_kConfigCore_0.Config.Cpu0.Unspecified',data,rom,cluster('Icu_17_TimerIp_kConfigCore_0')
	.sect	'.rodata.Icu_17_TimerIp_kConfigCore_0.Config.Cpu0.Unspecified'
	.align	4
Icu_17_TimerIp_kConfigCore_0:	.type	object
	.size	Icu_17_TimerIp_kConfigCore_0,8
	.word	Icu_17_TimerIp_kChannelConfigCore_0
	.byte	12,12
	.space	2
	.sdecl	'.rodata.Icu_17_TimerIp_Config.Config.Cpu0.Unspecified',data,rom,cluster('Icu_17_TimerIp_Config')
	.sect	'.rodata.Icu_17_TimerIp_Config.Config.Cpu0.Unspecified'
	.global	Icu_17_TimerIp_Config
	.align	4
Icu_17_TimerIp_Config:	.type	object
	.size	Icu_17_TimerIp_Config,24
	.word	Icu_17_TimerIp_kConfigCore_0
	.space	20
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX1'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX10'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX11'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX12'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX2'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX3'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX4'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX5'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX6'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX7'
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX8'
	.extern	IcuTimestampNotification_USS_RX1
	.extern	IcuTimestampNotification_USS_RX10
	.extern	IcuTimestampNotification_USS_RX11
	.extern	IcuTimestampNotification_USS_RX12
	.extern	IcuTimestampNotification_USS_RX2
	.extern	IcuTimestampNotification_USS_RX3
	.extern	IcuTimestampNotification_USS_RX4
	.extern	IcuTimestampNotification_USS_RX5
	.extern	IcuTimestampNotification_USS_RX6
	.extern	IcuTimestampNotification_USS_RX7
	.extern	IcuTimestampNotification_USS_RX8
	.extern	IcuTimestampNotification_USS_RX9
	.extern	__INDIRECT__
	.calls	'__INDIRECT__','IcuTimestampNotification_USS_RX9'
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	1896
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L5
	.byte	2
	.byte	'IcuTimestampNotification_USS_RX1',0,1,251,2,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX10',0,1,252,2,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX11',0,1,253,2,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX12',0,1,254,2,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX2',0,1,255,2,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX3',0,1,128,3,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX4',0,1,129,3,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX5',0,1,130,3,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX6',0,1,131,3,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX7',0,1,132,3,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX8',0,1,133,3,13,1,1,1,1,2
	.byte	'IcuTimestampNotification_USS_RX9',0,1,134,3,13,1,1,1,1,3
	.byte	'__INDIRECT__',0,1,1,1,1,1,1,4,1,5
	.word	692
	.byte	6
	.byte	'__codeptr',0,1,1,1
	.word	694
	.byte	7
	.byte	'unsigned char',0,1,8,6
	.byte	'uint8',0,2,106,29
	.word	717
	.byte	7
	.byte	'unsigned short int',0,2,7,6
	.byte	'uint16',0,2,110,29
	.word	748
	.byte	7
	.byte	'unsigned long int',0,4,7,6
	.byte	'uint32',0,2,114,29
	.word	785
	.byte	7
	.byte	'unsigned int',0,4,7,6
	.byte	'unsigned_int',0,3,75,22
	.word	821
	.byte	6
	.byte	'Icu_17_TimerIp_ChannelType',0,4,198,2,15
	.word	717
	.byte	6
	.byte	'Icu_17_TimerIp_ValueType',0,4,230,2,16
	.word	785
	.byte	8,1,1,5
	.word	928
	.byte	6
	.byte	'Icu_17_TimerIp_NotifiPtrType',0,4,178,3,16
	.word	931
	.byte	9,4,243,3,3,32,10
	.byte	'MeasurementMode',0,1
	.word	717
	.byte	3,5,2,35,0,10
	.byte	'DefaultStartEdge',0,1
	.word	717
	.byte	2,3,2,35,0,10
	.byte	'MeasurementProperty',0,1
	.word	717
	.byte	2,1,2,35,0,10
	.byte	'WakeupCapability',0,1
	.word	717
	.byte	1,0,2,35,0,10
	.byte	'AssignedHwUnitNumber',0,4
	.word	821
	.byte	16,8,2,35,0,10
	.byte	'AssignedHwUnit',0,1
	.word	717
	.byte	2,6,2,35,3,10
	.byte	'PinSelection',0,1
	.word	717
	.byte	4,2,2,35,3,10
	.byte	'TimeOutEnabled',0,1
	.word	717
	.byte	1,1,2,35,3,10
	.byte	'IsTimeOutExclusive',0,1
	.word	717
	.byte	1,0,2,35,3,11
	.byte	'TimChFilterTimeForRisingEdge',0
	.word	785
	.byte	4,2,35,4,11
	.byte	'TimChFilterTimeForFallingEdge',0
	.word	785
	.byte	4,2,35,8,11
	.byte	'OverflowISRThreshold',0
	.word	785
	.byte	4,2,35,12,11
	.byte	'InterruptMode',0
	.word	748
	.byte	2,2,35,16,11
	.byte	'TimChannelClockSelect',0
	.word	717
	.byte	1,2,35,18,11
	.byte	'CTRLData',0
	.word	785
	.byte	4,2,35,20,11
	.byte	'TimECTRLData',0
	.word	785
	.byte	4,2,35,24,11
	.byte	'TimTDUVData',0
	.word	785
	.byte	4,2,35,28,0,9,4,227,3,9,48,11
	.byte	'NotificationPointer',0
	.word	936
	.byte	4,2,35,0,11
	.byte	'TimeOutNotificationPointer',0
	.word	936
	.byte	4,2,35,4,11
	.byte	'CntOvflNotificationPointer',0
	.word	936
	.byte	4,2,35,8,11
	.byte	'IcuProperties',0
	.word	974
	.byte	32,2,35,12,11
	.byte	'ModeMappingIndex',0
	.word	717
	.byte	1,2,35,44,0,6
	.byte	'Icu_17_TimerIp_ChannelConfigType',0,4,167,4,3
	.word	1455
	.byte	5
	.word	928
	.byte	12
	.word	1455
	.byte	5
	.word	1659
	.byte	9,4,171,4,9,8,11
	.byte	'ChannelConfigPtr',0
	.word	1664
	.byte	4,2,35,0,11
	.byte	'MaxChannelCore',0
	.word	717
	.byte	1,2,35,4,11
	.byte	'MaxDataChannelCore',0
	.word	717
	.byte	1,2,35,5,0,6
	.byte	'Icu_17_TimerIp_CoreConfigType',0,4,179,4,3
	.word	1669
	.byte	12
	.word	1669
	.byte	5
	.word	1793
	.byte	13,24
	.word	1798
	.byte	14,5,0,9,4,183,4,9,24,11
	.byte	'CoreConfig',0
	.word	1803
	.byte	24,2,35,0,0,6
	.byte	'Icu_17_TimerIp_ConfigType',0,4,194,4,3
	.word	1812
.L12:
	.byte	12
	.word	1812
	.byte	13,192,4
	.word	1455
	.byte	14,11,0
.L13:
	.byte	12
	.word	1879
.L14:
	.byte	12
	.word	1669
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,46,0,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0
	.byte	3,46,0,3,8,58,15,59,15,57,15,54,15,63,12,60,12,0,0,4,21,0,54,15,0,0,5,15,0,73,19,0,0,6,22,0,3,8,58,15
	.byte	59,15,57,15,73,19,0,0,7,36,0,3,8,11,15,62,15,0,0,8,21,0,54,15,39,12,0,0,9,19,1,58,15,59,15,57,15,11,15
	.byte	0,0,10,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,11,13,0,3,8,73,19,11,15,56,9,0,0,12,38,0,73,19,0,0,13
	.byte	1,1,11,15,73,19,0,0,14,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L16-.L15
.L15:
	.half	3
	.word	.L18-.L17
.L17:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc',0
	.byte	0
	.byte	'..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Mcal_Compiler.h',0,2,0,0
	.byte	'Icu_17_TimerIp.h',0,3,0,0,0
.L18:
.L16:
	.sdecl	'.debug_info',debug,cluster('Icu_17_TimerIp_Config')
	.sect	'.debug_info'
.L6:
	.word	201
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Icu_17_TimerIp_Config',0,1,221,8,33
	.word	.L12
	.byte	1,5,3
	.word	Icu_17_TimerIp_Config
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Icu_17_TimerIp_Config')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Icu_17_TimerIp_kChannelConfigCore_0')
	.sect	'.debug_info'
.L8:
	.word	214
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Icu_17_TimerIp_kChannelConfigCore_0',0,1,167,3,47
	.word	.L13
	.byte	5,3
	.word	Icu_17_TimerIp_kChannelConfigCore_0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Icu_17_TimerIp_kChannelConfigCore_0')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Icu_17_TimerIp_kConfigCore_0')
	.sect	'.debug_info'
.L10:
	.word	207
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Icu_17_TimerIp_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Icu_17_TimerIp_kConfigCore_0',0,1,152,8,44
	.word	.L14
	.byte	5,3
	.word	Icu_17_TimerIp_kConfigCore_0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Icu_17_TimerIp_kConfigCore_0')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0

; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     1  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     2  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     3  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     4  ** Copyright (C) Infineon Technologies (2023)                                 **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     5  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     6  ** All rights reserved.                                                       **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     7  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     8  ** This document contains proprietary information belonging to Infineon       **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	     9  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    10  ** of its contents is not permitted without prior written authorization.      **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    11  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    12  ********************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    13  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    14  **  FILENAME  : Icu_17_TimerIp_PBcfg.c                                        **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    15  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    16  **  VERSION   : 26.0.0                                                        **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    17  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    18  **  DATE, TIME: 2024-03-11, 13:38:23             !!!IGNORE-LINE!!!            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    19  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    20  **  GENERATOR : Build b191017-0938               !!!IGNORE-LINE!!!            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    21  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    22  **  BSW MODULE DECRIPTION : NA                                                **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    23  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    24  **  VARIANT   : Variant PB                                                    **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    25  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    26  **  PLATFORM  : Infineon AURIX2G                                              **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    27  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    28  **  AUTHOR    : DL-AUTOSAR-Engineering                                        **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    29  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    30  **  VENDOR    : Infineon Technologies                                         **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    31  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    32  **  DESCRIPTION  : Icu configuration generated out of ECUC file               **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    33  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    34  **  SPECIFICATION(S) : Specification of Icu Driver                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    35  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    36  **  MAY BE CHANGED BY USER : no                                               **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    37  **                                                                            **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    38  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    39  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    40  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    41  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    42  **                       Includes                                             **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    43  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    44  /* Include module header File */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    45  #include "Icu_17_TimerIp.h"
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    46  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    47  **                      Private Macro Definitions                             **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    48  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    49  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    50  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    51  #define ICU_GTM_INTERRUPT_LEVEL_MODE          (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    52  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    53  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    54  #define ICU_GTM_INTERRUPT_PULSE_MODE          (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    55  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    56  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    57  #define ICU_GTM_INTERRUPT_PULSE_NOTIFY_MODE   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    58  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    59  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    60  #define ICU_GTM_INTERRUPT_SINGLE_PULSE_MODE   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    61  /* GTM TBU selections */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    62  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    63  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    64  #define ICU_TIMEBASE_TBU_TS0 (0UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    65  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    66  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    67  #define ICU_TIMEBASE_TBU_TS1 (1UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    68  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    69  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    70  #define ICU_TIMEBASE_TBU_TS2 (2UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    71  /* CCU6 Connections */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    72  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    73  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    74  #define ICU_CCU6_CCINA  (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    75  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    76  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    77  #define ICU_CCU6_CCINB  (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    78  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    79  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    80  #define ICU_CCU6_CCINC  (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    81  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    82  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    83  #define ICU_CCU6_CCIND  (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    84  /* #define for wakeup capable or not */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    85  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    86  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    87  #define ICU_WAKEUPCAPABLE                ((uint8)1)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    88  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    89  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    90  #define ICU_NOT_WAKEUPCAPABLE            ((uint8)0)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    91  /* Configurable Clocks used in pbcfg.h*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    92  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    93  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    94  #define ICU_GTM_CONFIGURABLE_CLOCK_0   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    95  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    96  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    97  #define ICU_GTM_CONFIGURABLE_CLOCK_1   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    98  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	    99  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   100  #define ICU_GTM_CONFIGURABLE_CLOCK_2   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   101  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   102  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   103  #define ICU_GTM_CONFIGURABLE_CLOCK_3   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   104  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   105  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   106  #define ICU_GTM_CONFIGURABLE_CLOCK_4   (4U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   107  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   108  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   109  #define ICU_GTM_CONFIGURABLE_CLOCK_5   (5U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   110  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   111  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   112  #define ICU_GTM_CONFIGURABLE_CLOCK_6   (6U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   113  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   114  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   115  #define ICU_GTM_CONFIGURABLE_CLOCK_7   (7U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   116  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   117  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   118  #define ICU_INPUT_OF_CURRENT_TIM_CHANNEL  (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   119  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   120  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   121  #define ICU_INPUT_OF_PREVIOUS_TIM_CHANNEL  (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   122  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   123  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   124  #define ICU_TDU_RISING_EDGE  (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   125  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   126  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   127  #define ICU_TDU_FALLING_EDGE  (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   128  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   129  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   130  #define ICU_TDU_BOTH_EDGES  (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   131  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   132  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   133  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   134  #define ICU_GPR0_CNTS_SEL  (3UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   135  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   136  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   137  #define ICU_GPR1_CNT_SEL  (3UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   138  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   139  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   140  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   141  #define ICU_ISL_DSL_RISING  (1UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   142  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   143  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   144  #define ICU_ISL_DSL_FALLING  (0UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   145  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   146  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   147  #define ICU_ISL_DSL_IGNORE_DSL  (2UL)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   148  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   149  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   150  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   151  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   152  #define ICU_TDU_START_ON_FIRST_ACTIVE  (7UL<<IFX_GTM_TIM_CH_ECTRL_TDU_START_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   153  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   154  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   155  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   156  #define ICU_TDU_STOP_ON_TIMEOUT  (3UL<<IFX_GTM_TIM_CH_ECTRL_TDU_STOP_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   157  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   158  /*
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   159  Configuration Options:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   160  IcuAssignedHwunit
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   161  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   162  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   163  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   164  #define ICU_ASSIGN_ERS0   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   165  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   166  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   167  #define ICU_ASSIGN_ERS1   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   168  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   169  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   170  #define ICU_ASSIGN_ERS2   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   171  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   172  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   173  #define ICU_ASSIGN_ERS3   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   174  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   175  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   176  #define ICU_ASSIGN_ERS4   (4U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   177  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   178  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   179  #define ICU_ASSIGN_ERS5   (5U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   180  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   181  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   182  #define ICU_ASSIGN_ERS6   (6U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   183  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   184  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   185  #define ICU_ASSIGN_ERS7   (7U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   186  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   187  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   188  #define ICU_ASSIGN_INPUT_CHL_A   (0 << ICU_ERU_EXIS_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   189  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   190  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   191  #define ICU_ASSIGN_INPUT_CHL_B   (1 << ICU_ERU_EXIS_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   192  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   193  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   194  #define ICU_ASSIGN_INPUT_CHL_C   (2 << ICU_ERU_EXIS_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   195  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   196  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   197  #define ICU_ASSIGN_INPUT_CHL_D   (3 << ICU_ERU_EXIS_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   198  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   199  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   200  #define ICU_ASSIGN_INPUT_CHL_E   (4 << ICU_ERU_EXIS_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   201  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   202  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   203  #define ICU_ASSIGN_INPUT_CHL_F   (5 << ICU_ERU_EXIS_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   204  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   205  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   206  #define ICU_ASSIGN_OGU0   (0 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   207  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   208  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   209  #define ICU_ASSIGN_OGU1   (1 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   210  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   211  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   212  #define ICU_ASSIGN_OGU2   (2 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   213  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   214  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   215  #define ICU_ASSIGN_OGU3   (3 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   216  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   217  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   218  #define ICU_ASSIGN_OGU4   (4 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   219  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   220  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   221  #define ICU_ASSIGN_OGU5   (5 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   222  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   223  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   224  #define ICU_ASSIGN_OGU6   (6 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   225  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   226  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   227  #define ICU_ASSIGN_OGU7   (7 << ICU_ERU_OGU_CHNL_BIT_POS)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   228  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   229  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   230  #define ICU_IMMEDIATE_EDGE_PROPAGATION_MODE   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   231  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   232  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   233  #define ICU_DEGLITCH_WITH_HOLD_COUNTER   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   234  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   235  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   236  #define ICU_DEGLITCH_WITH_UPDOWN_COUNTER   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   237  /*
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   238  Define for unused ERU Line 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   239  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   240  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   241  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   242  #define ERU_OGULINE_UNUSED   ((uint16)(0xFFFFU))
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   243  /* CCU defines */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   244  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   245  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   246  #define ICU_CCU60_CC60 0x00U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   247  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   248  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   249  #define ICU_CCU60_CC61 0x10U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   250  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   251  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   252  #define ICU_CCU60_CC62 0x20U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   253  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   254  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   255  #define ICU_CCU61_CC60 0x01U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   256  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   257  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   258  #define ICU_CCU61_CC61 0x11U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   259  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   260  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   261  #define ICU_CCU61_CC62 0x21U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   262  /*
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   263  Define for CCU6 SRC Nodes 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   264  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   265  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   266  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   267  #define ICU_CCU6_NODE_SR0   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   268  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   269  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   270  #define ICU_CCU6_NODE_SR1   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   271  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   272  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   273  #define ICU_CCU6_NODE_SR2   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   274  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   275  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   276  #define ICU_CCU6_NODE_SR3   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   277  /*
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   278  Define for GPT12 Timers 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   279  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   280  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   281  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   282  #define ICU_ASSIGN_GPT12_T2   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   283  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   284  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   285  #define ICU_ASSIGN_GPT12_T3   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   286  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   287  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   288  #define ICU_ASSIGN_GPT12_T4   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   289  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   290  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   291  #define ICU_ASSIGN_GPT12_T5   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   292  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   293  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   294  #define ICU_ASSIGN_GPT12_T6   (4U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   295  /*
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   296  Define for GPT12 Timer Prescalar 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   297  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   298  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   299  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   300  #define ICU_GPT12_BPS1_FGPT_8   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   301  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   302  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   303  #define ICU_GPT12_BPS1_FGPT_4   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   304  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   305  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   306  #define ICU_GPT12_BPS1_FGPT_32   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   307  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   308  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   309  #define ICU_GPT12_BPS1_FGPT_16   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   310  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   311  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   312  #define ICU_GPT12_BPS2_FGPT_4   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   313  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   314  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   315  #define ICU_GPT12_BPS2_FGPT_2   (1U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   316  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   317  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   318  #define ICU_GPT12_BPS2_FGPT_16   (2U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   319  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   320  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   321  #define ICU_GPT12_BPS2_FGPT_8   (3U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   322  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   323  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   324  #define ICU_GPT12_BPSX_NONE   (0xFFU)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   325  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   326  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   327  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   328  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   329  #define ICU_GPT12_COUNTER_MODE  ((uint32)1U << IFX_GPT12_T2CON_T2M_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   330  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   331  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   332  #define ICU_GPT12_INC_INTERFACE_MODE_DIR_INTERRUPT  ((uint32)6U << IFX_GPT12_T2CON_T2M_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   333  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   334  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   335  #define ICU_GPT12_INC_INTERFACE_MODE_EDGE_INTERRUPT  ((uint32)7U << IFX_GPT12_T2CON_T2M_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   336  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   337  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   338  #define ICU_GPT12_UDE_SET  ((uint32)((uint32)IFX_GPT12_T2CON_T2UDE_MSK << IFX_GPT12_T2CON_T2UDE_OFF))
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   339  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   340  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   341  #define ICU_GPT12_TXCON_TXR_POS (IFX_GPT12_T2CON_T2R_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   342  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   343  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   344  #define ICU_GPT12_TX_RUN         (IFX_GPT12_T2CON_T2R_MSK)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   345  /*
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   346  Define for Core identification 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   347  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   348  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   349  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   350  #define ICU_CORE0   (0U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   351  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   352  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   353  #define ICU_CORE1   (0x100U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   354  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   355  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   356  #define ICU_CORE2   (0x200U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   357  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   358  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   359  #define ICU_CORE3   (0x300U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   360  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   361  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   362  #define ICU_CORE4   (0x400U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   363  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   364  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   365  #define ICU_CORE5   (0x500U)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   366  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   367  /*Define for Icu FilerModeMask*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   368  /*MISRA2012_RULE_2_5_JUSTIFICATION:
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   369  Uses depends upon configuration done in configuration tool*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   370  #define ICU_FLT_MODE_MSK (0x3u)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   371  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   372  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   373  **                      Private Function like Macros                          **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   374  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   375  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   376  **                       Function Declarations                                **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   377  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   378  /******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   379  extern void IcuTimestampNotification_USS_RX1 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   380  extern void IcuTimestampNotification_USS_RX10 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   381  extern void IcuTimestampNotification_USS_RX11 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   382  extern void IcuTimestampNotification_USS_RX12 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   383  extern void IcuTimestampNotification_USS_RX2 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   384  extern void IcuTimestampNotification_USS_RX3 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   385  extern void IcuTimestampNotification_USS_RX4 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   386  extern void IcuTimestampNotification_USS_RX5 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   387  extern void IcuTimestampNotification_USS_RX6 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   388  extern void IcuTimestampNotification_USS_RX7 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   389  extern void IcuTimestampNotification_USS_RX8 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   390  extern void IcuTimestampNotification_USS_RX9 (void);
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   391  /******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   392  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   393  **                      Global Constant Definitions                           **
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   394  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   395  /* 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   396  Channel Configuration 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   397  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   398  /***********Start of CORE 0 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   399  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   400  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   401  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   402  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   403  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   404  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   405  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   406  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   407  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   408  #define ICU_17_TIMERIP_START_SEC_CONFIG_DATA_ASIL_B_CORE0_UNSPECIFIED
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   409  /*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   410  guideline.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   411  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   412  guideline. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   413  #include "Icu_17_TimerIp_MemMap.h"
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   414  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   415  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   416  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   417  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   418  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   419  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   420  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   421  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   422  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   423  static const Icu_17_TimerIp_ChannelConfigType Icu_17_TimerIp_kChannelConfigCore_0[ ] =
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   424  {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   425    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   426      /* ICU Channel 0 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   427      &IcuTimestampNotification_USS_RX1,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   428      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   429      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   430      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   431        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   432        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   433        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   434        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   435        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   436        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   437        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   438        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   439        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   440        (uint16)15U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   441        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   442        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   443        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   444        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   445        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   446        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   447        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   448        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   449        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   450        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   451        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   452        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   453        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   454        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   455        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   456        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   457        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   458        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   459        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   460        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   461        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   462        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   463        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   464        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   465        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   466        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   467      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   468      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   469      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   470        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   471      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   472      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   473      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   474      0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   475    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   476    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   477      /* ICU Channel 1 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   478      &IcuTimestampNotification_USS_RX2,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   479      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   480      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   481      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   482        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   483        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   484        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   485        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   486        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   487        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   488        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   489        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   490        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   491        (uint16)21U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   492        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   493        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   494        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   495        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   496        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   497        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   498        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   499        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   500        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   501        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   502        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   503        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   504        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   505        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   506        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   507        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   508        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   509        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   510        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   511        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   512        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   513        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   514        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   515        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   516        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   517        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   518      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   519      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   520      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   521        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   522      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   523      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   524      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   525      1U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   526    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   527    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   528      /* ICU Channel 2 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   529      &IcuTimestampNotification_USS_RX3,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   530      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   531      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   532      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   533        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   534        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   535        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   536        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   537        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   538        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   539        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   540        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   541        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   542        (uint16)22U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   543        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   544        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   545        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   546        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   547        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   548        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   549        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   550        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   551        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   552        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   553        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   554        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   555        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   556        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   557        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   558        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   559        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   560        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   561        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   562        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   563        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   564        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   565        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   566        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   567        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   568        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   569      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   570      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   571      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   572        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   573      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   574      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   575      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   576      2U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   577    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   578    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   579      /* ICU Channel 3 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   580      &IcuTimestampNotification_USS_RX4,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   581      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   582      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   583      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   584        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   585        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   586        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   587        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   588        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   589        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   590        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   591        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   592        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   593        (uint16)23U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   594        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   595        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   596        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   597        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   598        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   599        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   600        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   601        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   602        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   603        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   604        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   605        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   606        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   607        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   608        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   609        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   610        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   611        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   612        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   613        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   614        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   615        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   616        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   617        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   618        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   619        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   620      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   621      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   622      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   623        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   624      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   625      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   626      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   627      3U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   628    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   629    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   630      /* ICU Channel 4 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   631      &IcuTimestampNotification_USS_RX5,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   632      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   633      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   634      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   635        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   636        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   637        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   638        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   639        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   640        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   641        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   642        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   643        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   644        (uint16)16U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   645        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   646        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   647        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   648        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   649        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   650        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   651        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   652        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   653        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   654        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   655        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   656        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   657        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   658        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   659        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   660        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   661        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   662        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   663        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   664        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   665        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   666        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   667        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   668        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   669        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   670        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   671      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   672      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   673      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   674        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   675      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   676      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   677      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   678      4U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   679    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   680    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   681      /* ICU Channel 5 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   682      &IcuTimestampNotification_USS_RX6,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   683      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   684      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   685      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   686        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   687        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   688        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   689        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   690        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   691        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   692        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   693        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   694        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   695        (uint16)17U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   696        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   697        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   698        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   699        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   700        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   701        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   702        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   703        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   704        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   705        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   706        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   707        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   708        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   709        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   710        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   711        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   712        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   713        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   714        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   715        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   716        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   717        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   718        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   719        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   720        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   721        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   722      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   723      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   724      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   725        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   726      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   727      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   728      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   729      5U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   730    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   731    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   732      /* ICU Channel 6 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   733      &IcuTimestampNotification_USS_RX7,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   734      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   735      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   736      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   737        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   738        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   739        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   740        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   741        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   742        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   743        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   744        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   745        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   746        (uint16)18U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   747        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   748        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   749        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   750        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   751        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   752        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   753        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   754        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   755        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   756        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   757        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   758        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   759        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   760        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   761        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   762        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   763        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   764        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   765        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   766        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   767        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   768        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   769        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   770        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   771        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   772        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   773      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   774      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   775      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   776        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   777      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   778      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   779      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   780      6U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   781    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   782    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   783      /* ICU Channel 7 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   784      &IcuTimestampNotification_USS_RX8,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   785      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   786      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   787      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   788        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   789        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   790        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   791        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   792        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   793        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   794        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   795        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   796        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   797        (uint16)20U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   798        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   799        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   800        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   801        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   802        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   803        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   804        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   805        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   806        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   807        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   808        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   809        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   810        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   811        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   812        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   813        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   814        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   815        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   816        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   817        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   818        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   819        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   820        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   821        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   822        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   823        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   824      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   825      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   826      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   827        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   828      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   829      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   830      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   831      7U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   832    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   833    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   834      /* ICU Channel 8 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   835      &IcuTimestampNotification_USS_RX9,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   836      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   837      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   838      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   839        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   840        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   841        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   842        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   843        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   844        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   845        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   846        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   847        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   848        (uint16)29U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   849        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   850        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   851        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   852        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   853        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   854        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   855        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   856        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   857        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   858        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   859        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   860        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   861        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   862        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   863        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   864        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   865        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   866        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   867        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   868        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   869        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   870        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   871        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   872        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   873        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   874        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   875      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   876      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   877      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   878        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   879      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   880      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   881      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   882      8U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   883    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   884    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   885      /* ICU Channel 9 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   886      &IcuTimestampNotification_USS_RX10,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   887      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   888      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   889      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   890        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   891        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   892        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   893        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   894        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   895        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   896        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   897        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   898        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   899        (uint16)8U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   900        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   901        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   902        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   903        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   904        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   905        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   906        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   907        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   908        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   909        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   910        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   911        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   912        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   913        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   914        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   915        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   916        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   917        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   918        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   919        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   920        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   921        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   922        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   923        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   924        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   925        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   926      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   927      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   928      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   929        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   930      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   931      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   932      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   933      9U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   934    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   935    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   936      /* ICU Channel 10 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   937      &IcuTimestampNotification_USS_RX11,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   938      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   939      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   940      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   941        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   942        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   943        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   944        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   945        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   946        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   947        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   948        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   949        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   950        (uint16)9U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   951        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   952        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   953        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   954        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   955        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   956        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   957        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   958        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   959        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   960        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   961        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   962        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   963        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   964        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   965        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   966        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   967        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   968        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   969        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   970        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   971        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   972        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   973        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   974        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   975        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   976        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   977      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   978      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   979      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   980        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   981      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   982      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   983      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   984      10U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   985    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   986    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   987      /* ICU Channel 11 */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   988      &IcuTimestampNotification_USS_RX12,/*Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   989      (Icu_17_TimerIp_NotifiPtrType)0,/*Timeout Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   990      (Icu_17_TimerIp_NotifiPtrType)0,/*GPT12 Counter overflow Notification-function name*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   991      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   992        (uint8)ICU_17_TIMERIP_MODE_TIMESTAMP,/*Measurement Mode*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   993        (uint8)ICU_17_TIMERIP_BOTH_EDGES,/*Default Start Edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   994        (uint8)ICU_17_TIMERIP_LINEAR_BUFFER,/*Measurement Property*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   995        ICU_NOT_WAKEUPCAPABLE,/*Wakeup capability*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   996        /* Assigned Hardware Resource Number */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   997        /* MISRA2012_RULE_10_4_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   998        by violating this MISRA rule.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	   999        /* MISRA2012_RULE_10_1_JUSTIFICATION: No side effects foreseen
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1000        by violating this MISRA rule. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1001        (uint16)10U,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1002        (uint8)ICU_17_TIMERIP_GTM_OPTION, /* Assigned Hw Unit */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1003        0, /* PinSelection */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1004        0U,/* TimeOutEnabled */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1005        0U,/* IsTimeOutExclusives */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1006        100U,/* Filtering time for rising edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1007        100U,/* Filtering time for falling edge */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1008        0U, /* Overflow ISR threshold */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1009        ICU_GTM_INTERRUPT_LEVEL_MODE,/* TIM interrupt mode/ CCU6 Int Node */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1010        ICU_GTM_CONFIGURABLE_CLOCK_0, /* Channel Clock Select */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1011        /* CTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1012        ((ICU_TIMEBASE_TBU_TS0 << IFX_GTM_TIM_CH_CTRL_GPR0_SEL_OFF)|(ICU_GTM_TIM_MODE_TIEM << IFX_GTM_TIM_CH_CTRL_TIM_MODE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1013        (ICU_ISL_DSL_IGNORE_DSL<<IFX_GTM_TIM_CH_CTRL_DSL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1014        ((ICU_INPUT_OF_CURRENT_TIM_CHANNEL&IFX_GTM_TIM_CH_CTRL_CICTRL_MSK)<<IFX_GTM_TIM_CH_CTRL_CICTRL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1015        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_CLK_SEL_MSK)<<IFX_GTM_TIM_CH_CTRL_CLK_SEL_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1016        0U|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1017        ((ICU_GTM_CONFIGURABLE_CLOCK_0&IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_CNT_FRQ_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1018        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_RE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1019        ((ICU_IMMEDIATE_EDGE_PROPAGATION_MODE&ICU_FLT_MODE_MSK)<<IFX_GTM_TIM_CH_CTRL_FLT_MODE_FE_OFF)|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1020        (1UL<<IFX_GTM_TIM_CH_CTRL_FLT_EN_OFF)),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1021        /* ECTRL data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1022        (0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1023        0UL|
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1024        0UL),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1025        /* TDUV Data*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1026        0U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1027        
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1028      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1029      #if (ICU_17_TIMERIP_REPORT_WAKEUP_SOURCE == STD_ON)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1030      {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1031        0U /*Not applicable*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1032      },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1033      #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1034      /* Ram needed for this channel */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1035      11U
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1036    }
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1037  };
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1038  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1039  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1040  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1041  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1042  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1043  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1044  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1045  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1046  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1047  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1048  static const Icu_17_TimerIp_CoreConfigType Icu_17_TimerIp_kConfigCore_0 =
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1049  {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1050    /* Pointer to Channel Configuration structure */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1051    &Icu_17_TimerIp_kChannelConfigCore_0[0],
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1052    /* MaxChannelCore */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1053    12,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1054    /* chunks of union required */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1055    12,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1056  };
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1057  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1058  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1059  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1060  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1061  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1062  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1063  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1064  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1065  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1066  #define ICU_17_TIMERIP_STOP_SEC_CONFIG_DATA_ASIL_B_CORE0_UNSPECIFIED
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1067  /*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1068  guideline.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1069  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1070  guideline. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1071  #include "Icu_17_TimerIp_MemMap.h"
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1072  /***********End of CORE 0 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1073  /* 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1074  Channel Configuration 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1075  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1076  /***********Start of CORE 1 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1077  /***********End of CORE 1 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1078  /* 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1079  Channel Configuration 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1080  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1081  /***********Start of CORE 2 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1082  /***********End of CORE 2 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1083  /* 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1084  Channel Configuration 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1085  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1086  /***********Start of CORE 3 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1087  /***********End of CORE 3 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1088  /* 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1089  Channel Configuration 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1090  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1091  /***********Start of CORE 4 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1092  /***********End of CORE 4 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1093  /* 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1094  Channel Configuration 
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1095  */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1096  /***********Start of CORE 5 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1097  /***********End of CORE 5 configurations**************/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1098  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1099  /* Memory mapping for config data */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1100  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1101  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1102  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1103  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1104  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1105  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1106  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1107  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1108  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1109  #define ICU_17_TIMERIP_START_SEC_CONFIG_DATA_ASIL_B_GLOBAL_UNSPECIFIED
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1110  /*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1111  guideline.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1112  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1113  guideline. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1114  #include "Icu_17_TimerIp_MemMap.h"
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1115  /* MISRA2012_RULE_8_4_JUSTIFICATION: Definition is as per Autosar guidelines */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1116  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1117  const Icu_17_TimerIp_ConfigType Icu_17_TimerIp_Config =
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1118  {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1119    /* Pointer to channel configuration set per core */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1120    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1121      &Icu_17_TimerIp_kConfigCore_0,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1122      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1123      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1124      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1125      NULL_PTR,
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1126      NULL_PTR
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1127    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1128    #if (ICU_17_TIMERIP_SINGLE_CORE == STD_OFF)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1129    {
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1130      (uint16)(ICU_CORE0 | (uint8)0),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1131      (uint16)(ICU_CORE0 | (uint8)1),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1132      (uint16)(ICU_CORE0 | (uint8)2),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1133      (uint16)(ICU_CORE0 | (uint8)3),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1134      (uint16)(ICU_CORE0 | (uint8)4),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1135      (uint16)(ICU_CORE0 | (uint8)5),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1136      (uint16)(ICU_CORE0 | (uint8)6),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1137      (uint16)(ICU_CORE0 | (uint8)7),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1138      (uint16)(ICU_CORE0 | (uint8)8),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1139      (uint16)(ICU_CORE0 | (uint8)9),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1140      (uint16)(ICU_CORE0 | (uint8)10),
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1141      (uint16)(ICU_CORE0 | (uint8)11)
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1142    },
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1143    #endif
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1144  };
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1145  
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1146  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1147  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1148  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1149  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1150  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1151  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1152  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1153  in generated code due to Autosar Naming constraints.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1154  #define ICU_17_TIMERIP_STOP_SEC_CONFIG_DATA_ASIL_B_GLOBAL_UNSPECIFIED
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1155  /*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1156  guideline.*/
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1157  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1158  guideline. */
; ..\Mcal\EB_Cfg\src\Icu_17_TimerIp_PBcfg.c	  1159  #include "Icu_17_TimerIp_MemMap.h"

	; Module end
