<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › powergate.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>powergate.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/powergate/tegra-powergate.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Google, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *	Colin Cross &lt;ccross@google.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#include &lt;mach/clk.h&gt;</span>
<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/powergate.h&gt;</span>

<span class="cp">#include &quot;fuse.h&quot;</span>

<span class="cp">#define PWRGATE_TOGGLE		0x30</span>
<span class="cp">#define  PWRGATE_TOGGLE_START	(1 &lt;&lt; 8)</span>

<span class="cp">#define REMOVE_CLAMPING		0x34</span>

<span class="cp">#define PWRGATE_STATUS		0x38</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">tegra_num_powerdomains</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">tegra_num_cpu_domains</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tegra_cpu_domains</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">tegra30_cpu_domains</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_POWERGATE_CPU0</span><span class="p">,</span>
	<span class="n">TEGRA_POWERGATE_CPU1</span><span class="p">,</span>
	<span class="n">TEGRA_POWERGATE_CPU2</span><span class="p">,</span>
	<span class="n">TEGRA_POWERGATE_CPU3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">tegra_powergate_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pmc</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_PMC_BASE</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">pmc_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">pmc</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmc_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pmc</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_powergate_set</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="n">bool</span> <span class="n">new_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_powergate_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">pmc_read</span><span class="p">(</span><span class="n">PWRGATE_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="n">new_state</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_powergate_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pmc_write</span><span class="p">(</span><span class="n">PWRGATE_TOGGLE_START</span> <span class="o">|</span> <span class="n">id</span><span class="p">,</span> <span class="n">PWRGATE_TOGGLE</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_powergate_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra_powergate_power_on</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="n">tegra_num_powerdomains</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">tegra_powergate_set</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra_powergate_power_off</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="n">tegra_num_powerdomains</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">tegra_powergate_set</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra_powergate_is_powered</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="n">tegra_num_powerdomains</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">pmc_read</span><span class="p">(</span><span class="n">PWRGATE_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">!!</span><span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra_powergate_remove_clamping</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="n">tegra_num_powerdomains</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Tegra 2 has a bug where PCIE and VDE clamping masks are</span>
<span class="cm">	 * swapped relatively to the partition ids</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span>  <span class="n">TEGRA_POWERGATE_VDEC</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA_POWERGATE_PCIE</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span>	<span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">TEGRA_POWERGATE_PCIE</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA_POWERGATE_VDEC</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>

	<span class="n">pmc_write</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">REMOVE_CLAMPING</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Must be called with clk disabled, and returns with clk enabled */</span>
<span class="kt">int</span> <span class="nf">tegra_powergate_sequence_power_up</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">tegra_periph_reset_assert</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra_powergate_power_on</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_power</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_clk</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra_powergate_remove_clamping</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_clamp</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">tegra_periph_reset_deassert</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_clamp:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">err_clk:</span>
	<span class="n">tegra_powergate_power_off</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
<span class="nl">err_power:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra_cpu_powergate_id</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpuid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuid</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">cpuid</span> <span class="o">&lt;</span> <span class="n">tegra_num_cpu_domains</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">tegra_cpu_domains</span><span class="p">[</span><span class="n">cpuid</span><span class="p">];</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_powergate_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">tegra_chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TEGRA20</span>:
		<span class="n">tegra_num_powerdomains</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TEGRA30</span>:
		<span class="n">tegra_num_powerdomains</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
		<span class="n">tegra_num_cpu_domains</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">tegra_cpu_domains</span> <span class="o">=</span> <span class="n">tegra30_cpu_domains</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* Unknown Tegra variant. Disable powergating */</span>
		<span class="n">tegra_num_powerdomains</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_DEBUG_FS</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">powergate_name</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_CPU</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;cpu&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_3D</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;3d&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_VENC</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;venc&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_VDEC</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;vdec&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_PCIE</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;pcie&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_L2</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;l2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">TEGRA_POWERGATE_MPE</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;mpe&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">powergate_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot; powergate powered</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;------------------</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tegra_num_powerdomains</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot; %9s %7s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">powergate_name</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			<span class="n">tegra_powergate_is_powered</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">powergate_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">single_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">powergate_show</span><span class="p">,</span> <span class="n">inode</span><span class="o">-&gt;</span><span class="n">i_private</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">powergate_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">powergate_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">single_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_powergate_debugfs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;powergate&quot;</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">powergate_fops</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
