{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 12:50:53 2018 " "Info: Processing started: Wed Mar 28 12:50:53 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off f_adder_3 -c f_adder_3 --generate_functional_sim_netlist " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off f_adder_3 -c f_adder_3 --generate_functional_sim_netlist" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../h_adder/h_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../h_adder/h_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 H_ADDER " "Info: Found entity 1: H_ADDER" {  } { { "../h_adder/h_adder.v" "" { Text "D:/lyj/h_adder/h_adder.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "X0 f_adder_3.v(5) " "Warning: Verilog HDL net warning at f_adder_3.v(5): created undeclared net \"X0\"" {  } { { "f_adder_3.v" "" { Text "D:/lyj/f_adder_3/f_adder_3.v" 5 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "X1 f_adder_3.v(5) " "Warning: Verilog HDL net warning at f_adder_3.v(5): created undeclared net \"X1\"" {  } { { "f_adder_3.v" "" { Text "D:/lyj/f_adder_3/f_adder_3.v" 5 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "X2 f_adder_3.v(6) " "Warning: Verilog HDL net warning at f_adder_3.v(6): created undeclared net \"X2\"" {  } { { "f_adder_3.v" "" { Text "D:/lyj/f_adder_3/f_adder_3.v" 6 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_adder_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file f_adder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 f_adder_3 " "Info: Found entity 1: f_adder_3" {  } { { "f_adder_3.v" "" { Text "D:/lyj/f_adder_3/f_adder_3.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 12:50:54 2018 " "Info: Processing ended: Wed Mar 28 12:50:54 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  }