--------------- Build Started: 07/15/2018 16:47:37 Project: Fridge, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\lenovo\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\Psoc\Comprehensive_Experiment\Fridge\Fridge.cydsn\Fridge.cyprj -d CY8C5868AXI-LP035 -s E:\Psoc\Comprehensive_Experiment\Fridge\Fridge.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (clock_3's accuracy range '200  Hz -55% +100%, (90  Hz - 400  Hz)' is not within the specified tolerance range '200  Hz +/- 5%, (190  Hz - 210  Hz)'.).
 * E:\Psoc\Comprehensive_Experiment\Fridge\Fridge.cydsn\Fridge.cydwr (clock_3)
 * E:\Psoc\Comprehensive_Experiment\Fridge\Fridge.cydsn\TopDesign\TopDesign.cysch (Instance:clock_3)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\
Analog Placement ...
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Skipped: 07/15/2018 16:48:43 ---------------
