###############################################################################
# Created by write_sdc
###############################################################################
current_design spm
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[32]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[33]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[34]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[35]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[36]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[37]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[38]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[39]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[40]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[41]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[42]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[43]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[44]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[45]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[46]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[47]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[48]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[49]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[50]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[51]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[52]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[53]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[54]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[55]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[56]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[57]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[58]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[59]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[60]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[61]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[62]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[63]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iX[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[32]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[33]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[34]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[35]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[36]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[37]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[38]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[39]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[40]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[41]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[42]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[43]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[44]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[45]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[46]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[47]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[48]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[49]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[50]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[51]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[52]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[53]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[54]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[55]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[56]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[57]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[58]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[59]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[60]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[61]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[62]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[63]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iY[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[100]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[101]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[102]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[103]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[104]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[105]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[106]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[107]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[108]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[109]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[110]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[111]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[112]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[113]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[114]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[115]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[116]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[117]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[118]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[119]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[120]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[121]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[122]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[123]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[124]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[125]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[126]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[127]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[32]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[33]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[34]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[35]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[36]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[37]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[38]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[39]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[40]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[41]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[42]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[43]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[44]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[45]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[46]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[47]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[48]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[49]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[50]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[51]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[52]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[53]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[54]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[55]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[56]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[57]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[58]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[59]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[60]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[61]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[62]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[63]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[64]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[65]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[66]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[67]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[68]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[69]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[70]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[71]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[72]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[73]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[74]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[75]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[76]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[77]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[78]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[79]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[80]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[81]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[82]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[83]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[84]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[85]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[86]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[87]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[88]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[89]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[90]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[91]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[92]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[93]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[94]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[95]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[96]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[97]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[98]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[99]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {oO[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {oO[127]}]
set_load -pin_load 0.0334 [get_ports {oO[126]}]
set_load -pin_load 0.0334 [get_ports {oO[125]}]
set_load -pin_load 0.0334 [get_ports {oO[124]}]
set_load -pin_load 0.0334 [get_ports {oO[123]}]
set_load -pin_load 0.0334 [get_ports {oO[122]}]
set_load -pin_load 0.0334 [get_ports {oO[121]}]
set_load -pin_load 0.0334 [get_ports {oO[120]}]
set_load -pin_load 0.0334 [get_ports {oO[119]}]
set_load -pin_load 0.0334 [get_ports {oO[118]}]
set_load -pin_load 0.0334 [get_ports {oO[117]}]
set_load -pin_load 0.0334 [get_ports {oO[116]}]
set_load -pin_load 0.0334 [get_ports {oO[115]}]
set_load -pin_load 0.0334 [get_ports {oO[114]}]
set_load -pin_load 0.0334 [get_ports {oO[113]}]
set_load -pin_load 0.0334 [get_ports {oO[112]}]
set_load -pin_load 0.0334 [get_ports {oO[111]}]
set_load -pin_load 0.0334 [get_ports {oO[110]}]
set_load -pin_load 0.0334 [get_ports {oO[109]}]
set_load -pin_load 0.0334 [get_ports {oO[108]}]
set_load -pin_load 0.0334 [get_ports {oO[107]}]
set_load -pin_load 0.0334 [get_ports {oO[106]}]
set_load -pin_load 0.0334 [get_ports {oO[105]}]
set_load -pin_load 0.0334 [get_ports {oO[104]}]
set_load -pin_load 0.0334 [get_ports {oO[103]}]
set_load -pin_load 0.0334 [get_ports {oO[102]}]
set_load -pin_load 0.0334 [get_ports {oO[101]}]
set_load -pin_load 0.0334 [get_ports {oO[100]}]
set_load -pin_load 0.0334 [get_ports {oO[99]}]
set_load -pin_load 0.0334 [get_ports {oO[98]}]
set_load -pin_load 0.0334 [get_ports {oO[97]}]
set_load -pin_load 0.0334 [get_ports {oO[96]}]
set_load -pin_load 0.0334 [get_ports {oO[95]}]
set_load -pin_load 0.0334 [get_ports {oO[94]}]
set_load -pin_load 0.0334 [get_ports {oO[93]}]
set_load -pin_load 0.0334 [get_ports {oO[92]}]
set_load -pin_load 0.0334 [get_ports {oO[91]}]
set_load -pin_load 0.0334 [get_ports {oO[90]}]
set_load -pin_load 0.0334 [get_ports {oO[89]}]
set_load -pin_load 0.0334 [get_ports {oO[88]}]
set_load -pin_load 0.0334 [get_ports {oO[87]}]
set_load -pin_load 0.0334 [get_ports {oO[86]}]
set_load -pin_load 0.0334 [get_ports {oO[85]}]
set_load -pin_load 0.0334 [get_ports {oO[84]}]
set_load -pin_load 0.0334 [get_ports {oO[83]}]
set_load -pin_load 0.0334 [get_ports {oO[82]}]
set_load -pin_load 0.0334 [get_ports {oO[81]}]
set_load -pin_load 0.0334 [get_ports {oO[80]}]
set_load -pin_load 0.0334 [get_ports {oO[79]}]
set_load -pin_load 0.0334 [get_ports {oO[78]}]
set_load -pin_load 0.0334 [get_ports {oO[77]}]
set_load -pin_load 0.0334 [get_ports {oO[76]}]
set_load -pin_load 0.0334 [get_ports {oO[75]}]
set_load -pin_load 0.0334 [get_ports {oO[74]}]
set_load -pin_load 0.0334 [get_ports {oO[73]}]
set_load -pin_load 0.0334 [get_ports {oO[72]}]
set_load -pin_load 0.0334 [get_ports {oO[71]}]
set_load -pin_load 0.0334 [get_ports {oO[70]}]
set_load -pin_load 0.0334 [get_ports {oO[69]}]
set_load -pin_load 0.0334 [get_ports {oO[68]}]
set_load -pin_load 0.0334 [get_ports {oO[67]}]
set_load -pin_load 0.0334 [get_ports {oO[66]}]
set_load -pin_load 0.0334 [get_ports {oO[65]}]
set_load -pin_load 0.0334 [get_ports {oO[64]}]
set_load -pin_load 0.0334 [get_ports {oO[63]}]
set_load -pin_load 0.0334 [get_ports {oO[62]}]
set_load -pin_load 0.0334 [get_ports {oO[61]}]
set_load -pin_load 0.0334 [get_ports {oO[60]}]
set_load -pin_load 0.0334 [get_ports {oO[59]}]
set_load -pin_load 0.0334 [get_ports {oO[58]}]
set_load -pin_load 0.0334 [get_ports {oO[57]}]
set_load -pin_load 0.0334 [get_ports {oO[56]}]
set_load -pin_load 0.0334 [get_ports {oO[55]}]
set_load -pin_load 0.0334 [get_ports {oO[54]}]
set_load -pin_load 0.0334 [get_ports {oO[53]}]
set_load -pin_load 0.0334 [get_ports {oO[52]}]
set_load -pin_load 0.0334 [get_ports {oO[51]}]
set_load -pin_load 0.0334 [get_ports {oO[50]}]
set_load -pin_load 0.0334 [get_ports {oO[49]}]
set_load -pin_load 0.0334 [get_ports {oO[48]}]
set_load -pin_load 0.0334 [get_ports {oO[47]}]
set_load -pin_load 0.0334 [get_ports {oO[46]}]
set_load -pin_load 0.0334 [get_ports {oO[45]}]
set_load -pin_load 0.0334 [get_ports {oO[44]}]
set_load -pin_load 0.0334 [get_ports {oO[43]}]
set_load -pin_load 0.0334 [get_ports {oO[42]}]
set_load -pin_load 0.0334 [get_ports {oO[41]}]
set_load -pin_load 0.0334 [get_ports {oO[40]}]
set_load -pin_load 0.0334 [get_ports {oO[39]}]
set_load -pin_load 0.0334 [get_ports {oO[38]}]
set_load -pin_load 0.0334 [get_ports {oO[37]}]
set_load -pin_load 0.0334 [get_ports {oO[36]}]
set_load -pin_load 0.0334 [get_ports {oO[35]}]
set_load -pin_load 0.0334 [get_ports {oO[34]}]
set_load -pin_load 0.0334 [get_ports {oO[33]}]
set_load -pin_load 0.0334 [get_ports {oO[32]}]
set_load -pin_load 0.0334 [get_ports {oO[31]}]
set_load -pin_load 0.0334 [get_ports {oO[30]}]
set_load -pin_load 0.0334 [get_ports {oO[29]}]
set_load -pin_load 0.0334 [get_ports {oO[28]}]
set_load -pin_load 0.0334 [get_ports {oO[27]}]
set_load -pin_load 0.0334 [get_ports {oO[26]}]
set_load -pin_load 0.0334 [get_ports {oO[25]}]
set_load -pin_load 0.0334 [get_ports {oO[24]}]
set_load -pin_load 0.0334 [get_ports {oO[23]}]
set_load -pin_load 0.0334 [get_ports {oO[22]}]
set_load -pin_load 0.0334 [get_ports {oO[21]}]
set_load -pin_load 0.0334 [get_ports {oO[20]}]
set_load -pin_load 0.0334 [get_ports {oO[19]}]
set_load -pin_load 0.0334 [get_ports {oO[18]}]
set_load -pin_load 0.0334 [get_ports {oO[17]}]
set_load -pin_load 0.0334 [get_ports {oO[16]}]
set_load -pin_load 0.0334 [get_ports {oO[15]}]
set_load -pin_load 0.0334 [get_ports {oO[14]}]
set_load -pin_load 0.0334 [get_ports {oO[13]}]
set_load -pin_load 0.0334 [get_ports {oO[12]}]
set_load -pin_load 0.0334 [get_ports {oO[11]}]
set_load -pin_load 0.0334 [get_ports {oO[10]}]
set_load -pin_load 0.0334 [get_ports {oO[9]}]
set_load -pin_load 0.0334 [get_ports {oO[8]}]
set_load -pin_load 0.0334 [get_ports {oO[7]}]
set_load -pin_load 0.0334 [get_ports {oO[6]}]
set_load -pin_load 0.0334 [get_ports {oO[5]}]
set_load -pin_load 0.0334 [get_ports {oO[4]}]
set_load -pin_load 0.0334 [get_ports {oO[3]}]
set_load -pin_load 0.0334 [get_ports {oO[2]}]
set_load -pin_load 0.0334 [get_ports {oO[1]}]
set_load -pin_load 0.0334 [get_ports {oO[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iX[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iY[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
