Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  2 14:47:57 2019
| Host         : e5-01-20 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_intersection_control_sets_placed.rpt
| Design       : traffic_intersection
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            2 |
|      7 |            2 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           22 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------+--------------------------------------+------------------+----------------+
|           Clock Signal           |  Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------+----------------+--------------------------------------+------------------+----------------+
|                                  |                | Count_OneSecDelay_MSD_reg[1]_i_2_n_0 |                1 |              1 |
|  Count_OneSecDelay_MSD_reg[0]/G0 |                |                                      |                1 |              1 |
|  red_led_reg0                    |                | red_led_reg[1]_i_2_n_0               |                1 |              1 |
|  red_led_reg00_out               |                | red_led_reg[0]_i_2_n_0               |                1 |              1 |
|  clk_1Hz_BUFG                    | led6_r_i_1_n_0 |                                      |                1 |              3 |
|  clk_IBUF_BUFG                   |                |                                      |                2 |              3 |
|  clk_1Hz_BUFG                    |                |                                      |                5 |              7 |
|  out_7seg_reg[6]_i_2_n_0         |                |                                      |                4 |              7 |
|  clk_IBUF_BUFG                   |                | count_7seg[0]_i_1_n_0                |                4 |             14 |
|  clk_IBUF_BUFG                   |                | clear                                |                7 |             27 |
|  clk_1Hz_BUFG                    |                | Count_OneSecDelay[30]_i_1_n_0        |                8 |             28 |
+----------------------------------+----------------+--------------------------------------+------------------+----------------+


