Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Apr 22 18:47:31 2023
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.073ns  (logic 4.015ns (66.115%)  route 2.058ns (33.885%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.057     7.317    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y111       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDCE (Prop_fdce_C_Q)         0.459     7.776 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.058     9.834    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.391 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.391    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.491ns  (logic 4.616ns (15.139%)  route 25.875ns (84.861%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.722    -0.970    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y31         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=90, routed)          1.985     1.471    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.595 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.595    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X93Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     1.807 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=30, routed)          1.768     3.575    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.299     3.874 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.132     5.005    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.150     5.155 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           0.966     6.122    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.326     6.448 r  i_ariane/ex_stage_i/csr_buffer_i/i___78_i_13/O
                         net (fo=3, routed)           0.685     7.133    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X59Y33         LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  i_ariane/issue_stage_i/i_scoreboard/i___78_i_5/O
                         net (fo=139, routed)         1.254     8.511    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.150     8.661 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.744     9.405    i_ariane/ex_stage_i/csr_buffer_i/i___78_i_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.332     9.737 f  i_ariane/ex_stage_i/csr_buffer_i/i___78_i_8/O
                         net (fo=1, routed)           0.907    10.644    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y37         LUT5 (Prop_lut5_I1_O)        0.124    10.768 f  i_ariane/issue_stage_i/i_scoreboard/i___78_i_2/O
                         net (fo=35, routed)          1.363    12.131    i_ariane/issue_stage_i/i_scoreboard/i___78_i_2_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.255 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.105    14.360    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y12         LUT5 (Prop_lut5_I1_O)        0.118    14.478 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.085    15.563    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X69Y26         LUT5 (Prop_lut5_I3_O)        0.326    15.889 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.473    17.362    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X95Y16         LUT6 (Prop_lut6_I2_O)        0.124    17.486 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_372/O
                         net (fo=1, routed)           0.000    17.486    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_372_n_0
    SLICE_X95Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    17.698 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_226/O
                         net (fo=2, routed)           0.490    18.189    i_ariane/id_stage_i/operand_a_q[31]_i_51_1
    SLICE_X94Y16         LUT6 (Prop_lut6_I4_O)        0.299    18.488 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.622    19.109    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X90Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.591    19.825    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X90Y21         LUT3 (Prop_lut3_I2_O)        0.124    19.949 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.452    20.401    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X90Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.525 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.349    20.873    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I1_O)        0.124    20.997 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.457    21.454    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X90Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.578 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           1.194    22.772    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.896 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.952    23.848    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.124    23.972 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.597    25.568    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X82Y37         LUT4 (Prop_lut4_I0_O)        0.124    25.692 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          2.030    27.722    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.846 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.674    29.521    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X73Y37         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.555    38.410    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X73Y37         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][28]/C
                         clock pessimism              0.567    38.978    
                         clock uncertainty           -0.089    38.889    
    SLICE_X73Y37         FDCE (Setup_fdce_C_CE)      -0.205    38.684    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][28]
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                         -29.521    
  -------------------------------------------------------------------
                         slack                                  9.163    

Slack (MET) :             36.946ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.718ns (28.384%)  route 1.812ns (71.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 38.530 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.860    -0.832    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y86        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDPE (Prop_fdpe_C_Q)         0.419    -0.413 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     0.475    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y86        LUT3 (Prop_lut3_I2_O)        0.299     0.774 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.923     1.697    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X113Y79        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.675    38.530    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X113Y79        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.607    39.137    
                         clock uncertainty           -0.089    39.048    
    SLICE_X113Y79        FDCE (Recov_fdce_C_CLR)     -0.405    38.643    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                 36.946    




