#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon May 19 15:23:26 2025
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:external_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports external_clk
Executing : get_ports external_clk successfully.
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk successfully.
C: SDC-2025: Clock source 'n:u_led_display_driver/u_led_display_selector/N96' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.093s wall, 0.047s user + 0.016s system = 0.062s CPU (67.1%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst u_led_display_driver/u_led_display_selector/clk_cnt[31:0] at 25 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.200s wall, 0.062s user + 0.000s system = 0.062s CPU (31.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.378s wall, 0.234s user + 0.000s system = 0.234s CPU (61.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.031s wall, 0.031s user + 0.000s system = 0.031s CPU (99.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.213s wall, 0.094s user + 0.016s system = 0.109s CPU (51.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.055s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0
W: Unable to honor max fanout constraint for gtp_inv driven net N0

Cell Usage:
GTP_DFF_C                    50 uses
GTP_DFF_CE                  206 uses
GTP_DFF_PE                  154 uses
GTP_DLATCH                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                     57 uses
GTP_LUT6                     70 uses
GTP_LUT6CARRY                48 uses
GTP_LUT6D                    30 uses
GTP_MUX2LUT7                 42 uses

I/O ports: 18
GTP_INBUF                   2 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 210 of 66600 (0.32%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 210
Total Registers: 410 of 133200 (0.31%)
Total Latches: 8

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 18 of 300 (6.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                50
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                360
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Mon May 19 15:23:34 2025
Action synthesize: Peak memory pool usage is 316 MB
