{
	"cts__timing__setup__tns__pre_repair": -1.42015,
	"cts__timing__setup__ws__pre_repair": -0.133917,
	"cts__clock__skew__setup__pre_repair": 0.00259773,
	"cts__clock__skew__hold__pre_repair": 0.00259773,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.465491,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.888178,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 43,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00122884,
	"cts__power__switching__total__pre_repair": 0.000730154,
	"cts__power__leakage__total__pre_repair": 1.21997e-05,
	"cts__power__total__pre_repair": 0.0019712,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 1071.91,
	"cts__design__core__area__pre_repair": 899.346,
	"cts__design__instance__count__pre_repair": 447,
	"cts__design__instance__area__pre_repair": 550.088,
	"cts__design__instance__count__stdcell__pre_repair": 447,
	"cts__design__instance__area__stdcell__pre_repair": 550.088,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.611653,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.611653,
	"cts__timing__setup__tns__post_repair": -1.42015,
	"cts__timing__setup__ws__post_repair": -0.133917,
	"cts__clock__skew__setup__post_repair": 0.00259773,
	"cts__clock__skew__hold__post_repair": 0.00259773,
	"cts__timing__drv__max_slew_limit__post_repair": 0.465491,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.888178,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 43,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00122884,
	"cts__power__switching__total__post_repair": 0.000730154,
	"cts__power__leakage__total__post_repair": 1.21997e-05,
	"cts__power__total__post_repair": 0.0019712,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 1071.91,
	"cts__design__core__area__post_repair": 899.346,
	"cts__design__instance__count__post_repair": 447,
	"cts__design__instance__area__post_repair": 550.088,
	"cts__design__instance__count__stdcell__post_repair": 447,
	"cts__design__instance__area__stdcell__post_repair": 550.088,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.611653,
	"cts__design__instance__utilization__stdcell__post_repair": 0.611653,
	"cts__design__instance__displacement__total": 9.911,
	"cts__design__instance__displacement__mean": 0.022,
	"cts__design__instance__displacement__max": 2.478,
	"cts__route__wirelength__estimated": 1842.12,
	"cts__design__instance__count__setup_buffer": 19,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 146.132,
	"cts__design__instance__displacement__mean": 0.312,
	"cts__design__instance__displacement__max": 3.81,
	"cts__route__wirelength__estimated": 2153.56,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.477859,
	"cts__timing__setup__ws": -0.0707453,
	"cts__clock__skew__setup": 0.00238812,
	"cts__clock__skew__hold": 0.00238812,
	"cts__timing__drv__max_slew_limit": 0.470385,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.888178,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 20,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00137805,
	"cts__power__switching__total": 0.000867602,
	"cts__power__leakage__total": 1.45421e-05,
	"cts__power__total": 0.00226019,
	"cts__design__io": 54,
	"cts__design__die__area": 1071.91,
	"cts__design__core__area": 899.346,
	"cts__design__instance__count": 468,
	"cts__design__instance__area": 621.376,
	"cts__design__instance__count__stdcell": 468,
	"cts__design__instance__area__stdcell": 621.376,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.69092,
	"cts__design__instance__utilization__stdcell": 0.69092
}