--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top_ml605_extphy.twx top_ml605_extphy.ncd -o
top_ml605_extphy.twr top_ml605_extphy.pcf

Design file:              top_ml605_extphy.ncd
Physical constraint file: top_ml605_extphy.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3195 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.812ns.
--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_6 (SLICE_X53Y118.A4), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_3 (FF)
  Destination:          InstVGA/next_pixel_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (1.340 - 1.472)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_3 to InstVGA/next_pixel_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y105.DQ     Tcko                  0.456   InstVGA/pix_read_addr<3>
                                                       InstVGA/pix_read_addr_3
    SLICE_X49Y106.B1     net (fanout=3)        0.831   InstVGA/pix_read_addr<3>
    SLICE_X49Y106.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11_SW0
    SLICE_X49Y106.A4     net (fanout=1)        0.433   N195
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X52Y85.C1      net (fanout=9)        1.684   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X52Y85.C       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT10
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT141
    SLICE_X53Y118.B6     net (fanout=1)        1.414   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT14
    SLICE_X53Y118.B      Tilo                  0.124   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT142
    SLICE_X53Y118.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT141
    SLICE_X53Y118.CLK    Tas                   0.095   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT143
                                                       InstVGA/next_pixel_6
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (1.559ns logic, 6.086ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (1.340 - 1.471)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.456   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X49Y106.B2     net (fanout=3)        0.824   InstVGA/pix_read_addr<8>
    SLICE_X49Y106.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11_SW0
    SLICE_X49Y106.A4     net (fanout=1)        0.433   N195
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X52Y85.C1      net (fanout=9)        1.684   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X52Y85.C       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT10
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT141
    SLICE_X53Y118.B6     net (fanout=1)        1.414   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT14
    SLICE_X53Y118.B      Tilo                  0.124   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT142
    SLICE_X53Y118.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT141
    SLICE_X53Y118.CLK    Tas                   0.095   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT143
                                                       InstVGA/next_pixel_6
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (1.559ns logic, 6.079ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_5 (FF)
  Destination:          InstVGA/next_pixel_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 6)
  Clock Path Skew:      -0.132ns (1.340 - 1.472)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_5 to InstVGA/next_pixel_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.BQ     Tcko                  0.456   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_5
    SLICE_X49Y106.A1     net (fanout=3)        1.016   InstVGA/pix_read_addr<5>
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X52Y85.C1      net (fanout=9)        1.684   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X52Y85.C       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT10
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT141
    SLICE_X53Y118.B6     net (fanout=1)        1.414   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT14
    SLICE_X53Y118.B      Tilo                  0.124   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT142
    SLICE_X53Y118.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT141
    SLICE_X53Y118.CLK    Tas                   0.095   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT143
                                                       InstVGA/next_pixel_6
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (1.435ns logic, 5.838ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_1 (SLICE_X60Y118.C5), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_3 (FF)
  Destination:          InstVGA/next_pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 7)
  Clock Path Skew:      -0.127ns (1.345 - 1.472)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_3 to InstVGA/next_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y105.DQ     Tcko                  0.456   InstVGA/pix_read_addr<3>
                                                       InstVGA/pix_read_addr_3
    SLICE_X49Y106.B1     net (fanout=3)        0.831   InstVGA/pix_read_addr<3>
    SLICE_X49Y106.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11_SW0
    SLICE_X49Y106.A4     net (fanout=1)        0.433   N195
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X63Y90.A5      net (fanout=9)        1.554   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X63Y90.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT4
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT41
    SLICE_X60Y118.D1     net (fanout=1)        1.700   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT4
    SLICE_X60Y118.D      Tilo                  0.124   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT42
    SLICE_X60Y118.C5     net (fanout=1)        0.282   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT41
    SLICE_X60Y118.CLK    Tas                   0.045   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT43
                                                       InstVGA/next_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (1.509ns logic, 6.091ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (1.345 - 1.471)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.456   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X49Y106.B2     net (fanout=3)        0.824   InstVGA/pix_read_addr<8>
    SLICE_X49Y106.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11_SW0
    SLICE_X49Y106.A4     net (fanout=1)        0.433   N195
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X63Y90.A5      net (fanout=9)        1.554   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X63Y90.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT4
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT41
    SLICE_X60Y118.D1     net (fanout=1)        1.700   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT4
    SLICE_X60Y118.D      Tilo                  0.124   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT42
    SLICE_X60Y118.C5     net (fanout=1)        0.282   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT41
    SLICE_X60Y118.CLK    Tas                   0.045   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT43
                                                       InstVGA/next_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (1.509ns logic, 6.084ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_5 (FF)
  Destination:          InstVGA/next_pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (1.345 - 1.472)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_5 to InstVGA/next_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.BQ     Tcko                  0.456   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_5
    SLICE_X49Y106.A1     net (fanout=3)        1.016   InstVGA/pix_read_addr<5>
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X63Y90.A5      net (fanout=9)        1.554   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X63Y90.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT4
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT41
    SLICE_X60Y118.D1     net (fanout=1)        1.700   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT4
    SLICE_X60Y118.D      Tilo                  0.124   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT42
    SLICE_X60Y118.C5     net (fanout=1)        0.282   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT41
    SLICE_X60Y118.CLK    Tas                   0.045   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT43
                                                       InstVGA/next_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.228ns (1.385ns logic, 5.843ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_2 (SLICE_X51Y119.A4), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_3 (FF)
  Destination:          InstVGA/next_pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 7)
  Clock Path Skew:      -0.055ns (0.776 - 0.831)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_3 to InstVGA/next_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y105.DQ     Tcko                  0.456   InstVGA/pix_read_addr<3>
                                                       InstVGA/pix_read_addr_3
    SLICE_X49Y106.B1     net (fanout=3)        0.831   InstVGA/pix_read_addr<3>
    SLICE_X49Y106.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11_SW0
    SLICE_X49Y106.A4     net (fanout=1)        0.433   N195
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X54Y92.A1      net (fanout=9)        1.472   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X54Y92.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT6
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT61
    SLICE_X51Y119.B1     net (fanout=1)        1.596   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT6
    SLICE_X51Y119.B      Tilo                  0.124   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT62
    SLICE_X51Y119.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT61
    SLICE_X51Y119.CLK    Tas                   0.095   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT63
                                                       InstVGA/next_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.559ns logic, 6.056ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.776 - 0.830)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.456   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X49Y106.B2     net (fanout=3)        0.824   InstVGA/pix_read_addr<8>
    SLICE_X49Y106.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11_SW0
    SLICE_X49Y106.A4     net (fanout=1)        0.433   N195
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X54Y92.A1      net (fanout=9)        1.472   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X54Y92.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT6
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT61
    SLICE_X51Y119.B1     net (fanout=1)        1.596   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT6
    SLICE_X51Y119.B      Tilo                  0.124   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT62
    SLICE_X51Y119.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT61
    SLICE_X51Y119.CLK    Tas                   0.095   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT63
                                                       InstVGA/next_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (1.559ns logic, 6.049ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_5 (FF)
  Destination:          InstVGA/next_pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.776 - 0.831)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_5 to InstVGA/next_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.BQ     Tcko                  0.456   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_5
    SLICE_X49Y106.A1     net (fanout=3)        1.016   InstVGA/pix_read_addr<5>
    SLICE_X49Y106.A      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.D2     net (fanout=4)        0.836   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_11_o11
    SLICE_X50Y105.DMUX   Tilo                  0.388   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A4     net (fanout=1)        0.455   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o321
    SLICE_X50Y105.A      Tilo                  0.124   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_9_o31
                                                       InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o322
    SLICE_X54Y92.A1      net (fanout=9)        1.472   InstVGA/pix_read_addr[18]_GND_824_o_LessThan_13_o32
    SLICE_X54Y92.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT6
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT61
    SLICE_X51Y119.B1     net (fanout=1)        1.596   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT6
    SLICE_X51Y119.B      Tilo                  0.124   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT62
    SLICE_X51Y119.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT61
    SLICE_X51Y119.CLK    Tas                   0.095   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp8[7]_data_outtemp1[7]_mux_21_OUT63
                                                       InstVGA/next_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (1.435ns logic, 5.808ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point InstVGA/VGA_vs (SLICE_X30Y122.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/VGA_vs (FF)
  Destination:          InstVGA/VGA_vs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/VGA_vs to InstVGA/VGA_vs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.DQ     Tcko                  0.164   InstVGA/VGA_vs
                                                       InstVGA/VGA_vs
    SLICE_X30Y122.D3     net (fanout=2)        0.151   InstVGA/VGA_vs
    SLICE_X30Y122.CLK    Tah         (-Th)     0.076   InstVGA/VGA_vs
                                                       InstVGA/GND_824_o_GND_824_o_Select_43_o1
                                                       InstVGA/VGA_vs
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.088ns logic, 0.151ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/VGA_vs (SLICE_X30Y122.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/v_counter_1 (FF)
  Destination:          InstVGA/VGA_vs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.073 - 0.062)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/v_counter_1 to InstVGA/VGA_vs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y120.BQ     Tcko                  0.141   InstVGA/v_counter<3>
                                                       InstVGA/v_counter_1
    SLICE_X30Y122.D6     net (fanout=4)        0.190   InstVGA/v_counter<1>
    SLICE_X30Y122.CLK    Tah         (-Th)     0.076   InstVGA/VGA_vs
                                                       InstVGA/GND_824_o_GND_824_o_Select_43_o1
                                                       InstVGA/VGA_vs
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.065ns logic, 0.190ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/TOP_display (SLICE_X31Y122.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/TOP_display (FF)
  Destination:          InstVGA/TOP_display (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/TOP_display to InstVGA/TOP_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y122.AQ     Tcko                  0.141   InstVGA/TOP_display
                                                       InstVGA/TOP_display
    SLICE_X31Y122.A3     net (fanout=7)        0.170   InstVGA/TOP_display
    SLICE_X31Y122.CLK    Tah         (-Th)     0.046   InstVGA/TOP_display
                                                       InstVGA/GND_824_o_TOP_display_Select_45_o1
                                                       InstVGA/TOP_display
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.095ns logic, 0.170ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: InstColorgen/Mram_n0002/CLKARDCLK
  Logical resource: InstColorgen/Mram_n0002/CLKARDCLK
  Location pin: RAMB18_X1Y51.CLKARDCLK
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk100_BUFGP/BUFG/I0
  Logical resource: clk100_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk100_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: InstVGA/pix_read1<3>/CLK
  Logical resource: InstVGA/pix_read1_0/CK
  Location pin: SLICE_X43Y93.CLK
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.812|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3195 paths, 0 nets, and 423 connections

Design statistics:
   Minimum period:   7.812ns{1}   (Maximum frequency: 128.008MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 20 18:47:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 841 MB



