//*****************************************************************************
//
//  am_mcu_apollo510l_otpinfo1.h
//
//*****************************************************************************

//*****************************************************************************
//
// Copyright (c) 2025, Ambiq Micro, Inc.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// 3. Neither the name of the copyright holder nor the names of its
// contributors may be used to endorse or promote products derived from this
// software without specific prior written permission.
//
// Third party software included in this distribution is subject to the
// additional license terms as defined in the /docs/licenses directory.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
// This is part of revision release_sdk5_2_a_1_1-c2486c8ef of the AmbiqSuite Development Package.
//
//*****************************************************************************

#ifndef AM_REG_OTP_INFO1_H
#define AM_REG_OTP_INFO1_H

#define AM_REG_OTP_INFO1_BASEADDR 0x42006000

#define AM_REG_OTP_INFO1_MRAM_RCVY_CNT0_O 0x00000800
#define AM_REG_OTP_INFO1_MRAM_RCVY_CNT0_ADDR 0x42006800
#define AM_REG_OTP_INFO1_MRAM_RCVY_CNT1_O 0x00000804
#define AM_REG_OTP_INFO1_MRAM_RCVY_CNT1_ADDR 0x42006804
#define AM_REG_OTP_INFO1_MAINPTR_O 0x00000810
#define AM_REG_OTP_INFO1_MAINPTR_ADDR 0x42006810
#define AM_REG_OTP_INFO1_SBLOTA_O 0x00000818
#define AM_REG_OTP_INFO1_SBLOTA_ADDR 0x42006818
#define AM_REG_OTP_INFO1_SOCID0_O 0x00000820
#define AM_REG_OTP_INFO1_SOCID0_ADDR 0x42006820
#define AM_REG_OTP_INFO1_SOCID1_O 0x00000824
#define AM_REG_OTP_INFO1_SOCID1_ADDR 0x42006824
#define AM_REG_OTP_INFO1_SOCID2_O 0x00000828
#define AM_REG_OTP_INFO1_SOCID2_ADDR 0x42006828
#define AM_REG_OTP_INFO1_SOCID3_O 0x0000082c
#define AM_REG_OTP_INFO1_SOCID3_ADDR 0x4200682c
#define AM_REG_OTP_INFO1_SOCID4_O 0x00000830
#define AM_REG_OTP_INFO1_SOCID4_ADDR 0x42006830
#define AM_REG_OTP_INFO1_SOCID5_O 0x00000834
#define AM_REG_OTP_INFO1_SOCID5_ADDR 0x42006834
#define AM_REG_OTP_INFO1_SOCID6_O 0x00000838
#define AM_REG_OTP_INFO1_SOCID6_ADDR 0x42006838
#define AM_REG_OTP_INFO1_SOCID7_O 0x0000083c
#define AM_REG_OTP_INFO1_SOCID7_ADDR 0x4200683c
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_O 0x00000840
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_ADDR 0x42006840
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_O 0x00000844
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_ADDR 0x42006844
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_O 0x00000848
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_ADDR 0x42006848
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_O 0x0000084c
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_ADDR 0x4200684c
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_O 0x00000850
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_ADDR 0x42006850
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_O 0x00000858
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_ADDR 0x42006858
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_O 0x0000085c
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_ADDR 0x4200685c
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_O 0x00000860
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_ADDR 0x42006860
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_O 0x00000864
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_ADDR 0x42006864
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_O 0x00000868
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_ADDR 0x42006868
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_O 0x0000086c
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_ADDR 0x4200686c
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_O 0x00000870
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_ADDR 0x42006870
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_O 0x00000900
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_ADDR 0x42006900
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_O 0x00000904
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_ADDR 0x42006904
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_O 0x00000908
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_ADDR 0x42006908
#define AM_REG_OTP_INFO1_CHIPSUBREV_O 0x0000090c
#define AM_REG_OTP_INFO1_CHIPSUBREV_ADDR 0x4200690c
#define AM_REG_OTP_INFO1_TRIM_REV_O 0x00000910
#define AM_REG_OTP_INFO1_TRIM_REV_ADDR 0x42006910
#define AM_REG_OTP_INFO1_FT1_GDR1_O 0x00000914
#define AM_REG_OTP_INFO1_FT1_GDR1_ADDR 0x42006914
#define AM_REG_OTP_INFO1_FT2_GDR1_O 0x00000918
#define AM_REG_OTP_INFO1_FT2_GDR1_ADDR 0x42006918
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_O 0x0000091c
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_ADDR 0x4200691c
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_O 0x00000920
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_ADDR 0x42006920
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_O 0x00000928
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_ADDR 0x42006928
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_O 0x0000092c
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_ADDR 0x4200692c
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_O 0x00000940
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_ADDR 0x42006940
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_O 0x00000944
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_ADDR 0x42006944
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_O 0x00000948
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_ADDR 0x42006948
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_O 0x0000094c
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_ADDR 0x4200694c
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_O 0x00000950
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_ADDR 0x42006950
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_O 0x00000954
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_ADDR 0x42006954
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_O 0x00000958
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_ADDR 0x42006958
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_O 0x0000095c
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_ADDR 0x4200695c
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_O 0x00000960
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_ADDR 0x42006960
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_O 0x00000964
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_ADDR 0x42006964
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_O 0x00000968
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_ADDR 0x42006968
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_O 0x0000096c
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_ADDR 0x4200696c
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_O 0x00000970
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_ADDR 0x42006970
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_O 0x00000974
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_ADDR 0x42006974
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_O 0x00000978
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_ADDR 0x42006978
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_O 0x0000097c
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_ADDR 0x4200697c
#define AM_REG_OTP_INFO1_POWERSTATE0_O 0x00000a50
#define AM_REG_OTP_INFO1_POWERSTATE0_ADDR 0x42006a50
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_O 0x00000a54
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_ADDR 0x42006a54
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_O 0x00000a58
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_ADDR 0x42006a58
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_O 0x00000a5c
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_ADDR 0x42006a5c
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_O 0x00000a60
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_ADDR 0x42006a60
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_O 0x00000a64
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_ADDR 0x42006a64
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_O 0x00000a68
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_ADDR 0x42006a68
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_O 0x00000a6c
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_ADDR 0x42006a6c
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_O 0x00000a70
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ADDR 0x42006a70
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_O 0x00000a74
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ADDR 0x42006a74
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_O 0x00000a78
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_ADDR 0x42006a78

// MRAM_RCVY_CNT0 - A bit count of the number of successful MRAM recoveries that have been done (0-31).  Each set bit equates to a successful MRAM recovery (of the AMBIQ recovery image). The count saturates at 31 = 0xFFFFFFFF (31 bits being set), additional counts (32-63) are logged in MRAM_RCVY_CNT1

// MRAM_RCVY_CNT1 - A bit count of the number of successful MRAM recoveries that have been done (32-64).  Each set bit equates to a successful MRAM recovery (of the AMBIQ recovery image). This field is not used until the MRAM_RCVY_CNT0 has been exhausted (31 = 0xFFFFFFFF), additional counts (32-63) are logged here

// MAINPTR - The location of the vector table of the main program. This value is read-only.
#define AM_REG_OTP_INFO1_MAINPTR_ADDRESS_S 0
#define AM_REG_OTP_INFO1_MAINPTR_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_MAINPTR_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_MAINPTR_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_MAINPTR_ADDRESS_Msk 0xFFFFFFFF

// SBLOTA - This is the address of the slot to be used by the Secure Boot Loader for staging an upgrade.
#define AM_REG_OTP_INFO1_SBLOTA_ADDRESS_S 0
#define AM_REG_OTP_INFO1_SBLOTA_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SBLOTA_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SBLOTA_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_SBLOTA_ADDRESS_Msk 0xFFFFFFFF

// SOCID0 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID0_ID_S 0
#define AM_REG_OTP_INFO1_SOCID0_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID0_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID0_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID0_ID_Msk 0xFFFFFFFF

// SOCID1 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID1_ID_S 0
#define AM_REG_OTP_INFO1_SOCID1_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID1_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID1_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID1_ID_Msk 0xFFFFFFFF

// SOCID2 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID2_ID_S 0
#define AM_REG_OTP_INFO1_SOCID2_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID2_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID2_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID2_ID_Msk 0xFFFFFFFF

// SOCID3 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID3_ID_S 0
#define AM_REG_OTP_INFO1_SOCID3_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID3_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID3_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID3_ID_Msk 0xFFFFFFFF

// SOCID4 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID4_ID_S 0
#define AM_REG_OTP_INFO1_SOCID4_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID4_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID4_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID4_ID_Msk 0xFFFFFFFF

// SOCID5 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID5_ID_S 0
#define AM_REG_OTP_INFO1_SOCID5_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID5_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID5_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID5_ID_Msk 0xFFFFFFFF

// SOCID6 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID6_ID_S 0
#define AM_REG_OTP_INFO1_SOCID6_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID6_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID6_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID6_ID_Msk 0xFFFFFFFF

// SOCID7 - SoC_ID is a statistically unique identification for the device required for the creation of debug certificates.
#define AM_REG_OTP_INFO1_SOCID7_ID_S 0
#define AM_REG_OTP_INFO1_SOCID7_ID_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SOCID7_ID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SOCID7_ID_Pos 0
#define AM_REG_OTP_INFO1_SOCID7_ID_Msk 0xFFFFFFFF

// PATCH_TRACKER0 - Apollo510 family SBL patch tracking [31:0]
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_RSVD0_S 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_RSVD0_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_RSVD0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_RSVD0_Pos 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER0_RSVD0_Msk 0xFFFFFFFF

// PATCH_TRACKER1 - Apollo510 family SBL patch tracking [63:32]
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_RSVD1_S 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_RSVD1_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_RSVD1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_RSVD1_Pos 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER1_RSVD1_Msk 0xFFFFFFFF

// PATCH_TRACKER2 - Apollo510 family SBL patch tracking [95:64]
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_RSVD2_S 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_RSVD2_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_RSVD2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_RSVD2_Pos 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER2_RSVD2_Msk 0xFFFFFFFF

// PATCH_TRACKER3 - Apollo510 family SBL patch tracking [127:96]
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_RSVD3_S 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_RSVD3_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_RSVD3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_RSVD3_Pos 0
#define AM_REG_OTP_INFO1_PATCH_TRACKER3_RSVD3_Msk 0xFFFFFFFF

// SBR_SDCERT_ADDR - A pointer to the SD certificate.
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_ICV_S 0
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_ICV_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_ICV(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_ICV_Pos 0
#define AM_REG_OTP_INFO1_SBR_SDCERT_ADDR_ICV_Msk 0xFFFFFFFF

// SBR_IPT_ADDR - A pointer to the SBR IPT.
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_ADDRESS_S 0
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_SBR_IPT_ADDR_ADDRESS_Msk 0xFFFFFFFF

// SBR_OPT_ADDR - A pointer to the SBR OPT.
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_ADDRESS_S 0
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_SBR_OPT_ADDR_ADDRESS_Msk 0xFFFFFFFF

// TRIM_SBR_OTP - This register configures the SBR for how it will handle OTP errors during the boot process.
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD20_S 20
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD20_M 0xFFF00000
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD20(n) (((uint32_t)(n) << 20) & 0xFFF00000)
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD20_Pos 20
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD20_Msk 0xFFF00000
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_S 12
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_M 0x000FF000
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY(n) (((uint32_t)(n) << 12) & 0x000FF000)
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_Pos 12
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_Msk 0x000FF000
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD10_S 10
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD10_M 0x00000C00
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD10(n) (((uint32_t)(n) << 10) & 0x00000C00)
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD10_Pos 10
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_RESVD10_Msk 0x00000C00
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_INT_MASK_S 0
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_INT_MASK_M 0x000003FF
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_INT_MASK(n) (((uint32_t)(n) << 0) & 0x000003FF)
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_INT_MASK_Pos 0
#define AM_REG_OTP_INFO1_TRIM_SBR_OTP_INT_MASK_Msk 0x000003FF

// EXTIMGCERTADDR0 - The content certificate address for the validated extended image 0. (CM4 Radio Image Cert Address)  0x0 means unused.
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_ADDRESS_S 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR0_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGCERTADDR1 - The content certificate address for the validated extended image 1. 0x0 means unused.
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_ADDRESS_S 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR1_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGCERTADDR2 - The content certificate address for the validated extended image 2. 0x0 means unused.
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_ADDRESS_S 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR2_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGCERTADDR3 - The content certificate address for the validated extended image 3. 0x0 means unused.
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_ADDRESS_S 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_ADDRESS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_ADDRESS_Pos 0
#define AM_REG_OTP_INFO1_EXTIMGCERTADDR3_ADDRESS_Msk 0xFFFFFFFF

// TEMP_CAL_ATE - The temperature measured on the ATE test head when the part's temperature sensor was calibrated.
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_TEMPERATURE_S 0
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_TEMPERATURE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_TEMPERATURE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_TEMPERATURE_Pos 0
#define AM_REG_OTP_INFO1_TEMP_CAL_ATE_TEMPERATURE_Msk 0xFFFFFFFF

// TEMP_CAL_MEASURED - The voltage measured on the analog test mux output when the part's temperature sensor was calibrated.
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_VOLTS_S 0
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_VOLTS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_VOLTS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_VOLTS_Pos 0
#define AM_REG_OTP_INFO1_TEMP_CAL_MEASURED_VOLTS_Msk 0xFFFFFFFF

// TEMP_CAL_ADC_OFFSET - The offset voltage measured on for the ADC when the part's temperature sensor was calibrated.
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_S 0
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_Pos 0
#define AM_REG_OTP_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_Msk 0xFFFFFFFF

// CHIPSUBREV -
#define AM_REG_OTP_INFO1_CHIPSUBREV_SUBREV_S 0
#define AM_REG_OTP_INFO1_CHIPSUBREV_SUBREV_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_CHIPSUBREV_SUBREV(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_CHIPSUBREV_SUBREV_Pos 0
#define AM_REG_OTP_INFO1_CHIPSUBREV_SUBREV_Msk 0xFFFFFFFF

// TRIM_REV - Contains the trim revision number.
#define AM_REG_OTP_INFO1_TRIM_REV_REVNUM_S 0
#define AM_REG_OTP_INFO1_TRIM_REV_REVNUM_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_TRIM_REV_REVNUM(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_TRIM_REV_REVNUM_Pos 0
#define AM_REG_OTP_INFO1_TRIM_REV_REVNUM_Msk 0xFFFFFFFF

// FT1_GDR1 - Copy of FT1 GDR1
#define AM_REG_OTP_INFO1_FT1_GDR1_FTVAL_S 0
#define AM_REG_OTP_INFO1_FT1_GDR1_FTVAL_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_FT1_GDR1_FTVAL(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_FT1_GDR1_FTVAL_Pos 0
#define AM_REG_OTP_INFO1_FT1_GDR1_FTVAL_Msk 0xFFFFFFFF

// FT2_GDR1 - Copy of FT2 GDR1
#define AM_REG_OTP_INFO1_FT2_GDR1_FTVAL_S 0
#define AM_REG_OTP_INFO1_FT2_GDR1_FTVAL_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_FT2_GDR1_FTVAL(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_FT2_GDR1_FTVAL_Pos 0
#define AM_REG_OTP_INFO1_FT2_GDR1_FTVAL_Msk 0xFFFFFFFF

// LVT_TRIMCODE - LVT trim code value.
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_TRIMCODE_S 0
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_TRIMCODE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_TRIMCODE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_TRIMCODE_Pos 0
#define AM_REG_OTP_INFO1_LVT_TRIMCODE_TRIMCODE_Msk 0xFFFFFFFF

// EHVT_TRIMCODE - EHVT trim code value.
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_TRIMCODE_S 0
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_TRIMCODE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_TRIMCODE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_TRIMCODE_Pos 0
#define AM_REG_OTP_INFO1_EHVT_TRIMCODE_TRIMCODE_Msk 0xFFFFFFFF

// ADC_GAIN_ERR - This float value is the ADC gain error used for correcting the error from ADC measurement.
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_ERROR_S 0
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_ERROR_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_ERROR(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_ERROR_Pos 0
#define AM_REG_OTP_INFO1_ADC_GAIN_ERR_ERROR_Msk 0xFFFFFFFF

// ADC_OFFSET_ERR - This float value is the ADC offset (volts).
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_OFFSET_S 0
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_OFFSET_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_OFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_OFFSET_Pos 0
#define AM_REG_OTP_INFO1_ADC_OFFSET_ERR_OFFSET_Msk 0xFFFFFFFF

// AUDADC_A0_LG_OFFSET - This is the float value for low gain offset (less than 12dB). A0 maps to Slot 0
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_A0_HG_SLOPE - This is the float value for high gain slope (more than 12dB). A0 maps to Slot 0
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_A0_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). A0 maps to Slot 0
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// AUDADC_A1_LG_OFFSET - This is the float value for low gain offset (less than 12dB). A1 maps to Slot 1
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_A1_HG_SLOPE - This is the float value for high gain slope (more than 12dB). A1 maps to Slot 1
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_A1_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). A1 maps to Slot 1
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// AUDADC_B0_LG_OFFSET - This is the float value for low gain offset (less than 12dB). B0 maps to Slot 2
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_B0_HG_SLOPE - This is the float value for high gain slope (more than 12dB). B0 maps to Slot 2
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_B0_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). B0 maps to Slot 2
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// AUDADC_B1_LG_OFFSET - This is the float value for low gain offset (less than 12dB). B1 maps to Slot 3
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_B1_HG_SLOPE - This is the float value for high gain slope (more than 12dB). B1 maps to Slot 3
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_B1_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). B1 maps to Slot 3
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_OTP_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// RFTRIM_TRIM_VER - Radio trim version
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_VERSION_S 0
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_VERSION_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_VERSION(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_VERSION_Pos 0
#define AM_REG_OTP_INFO1_RFTRIM_TRIM_VER_VERSION_Msk 0xFFFFFFFF

// RFTRIM_XOCONFIG - RF trim XO configuration
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_CFG_S 0
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_CFG_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_CFG(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_CFG_Pos 0
#define AM_REG_OTP_INFO1_RFTRIM_XOCONFIG_CFG_Msk 0xFFFFFFFF

// RFTRIM_OSCTRIM - RF trim oscillator trim
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_TRIM_S 0
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_TRIM_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_TRIM(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_TRIM_Pos 0
#define AM_REG_OTP_INFO1_RFTRIM_OSCTRIM_TRIM_Msk 0xFFFFFFFF

// RFTRIM_RADIOTUNE - Radio trim radio tune value
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_TRIM_S 0
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_TRIM_M 0xFFFFFFFF
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_TRIM(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_TRIM_Pos 0
#define AM_REG_OTP_INFO1_RFTRIM_RADIOTUNE_TRIM_Msk 0xFFFFFFFF

// POWERSTATE0 - ICY_TX_TOP_PA_LINEARIZE_LUT_0_Coef_14
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_S 5
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_M 0x000003E0
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS(n) (((uint32_t)(n) << 5) & 0x000003E0)
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_Pos 5
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_Msk 0x000003E0
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_S 0
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_M 0x0000001F
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS(n) (((uint32_t)(n) << 0) & 0x0000001F)
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_Pos 0
#define AM_REG_OTP_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_Msk 0x0000001F

// SCM_CNTRCTRL2 - SCM controller control 2
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT2_S 16
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT2_M 0xFFFF0000
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT2(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT2_Pos 16
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT2_Msk 0xFFFF0000
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT1_S 0
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT1_M 0x0000FFFF
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT1(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT1_Pos 0
#define AM_REG_OTP_INFO1_SCM_CNTRCTRL2_FCNT1_Msk 0x0000FFFF

// SCM_LPTHRESHVDDS - SCM low power VDDS threshold
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_S 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_M 0x000FFFFF
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_Pos 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_Msk 0x000FFFFF

// SCM_LPTHRESHVDDF - SCM low power VDDF threshold
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_S 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_M 0x000FFFFF
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_Pos 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_Msk 0x000FFFFF

// SCM_LPTHRESHVDDC - SCM low power VDDC threshold
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_S 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_M 0x000FFFFF
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_Pos 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_Msk 0x000FFFFF

// SCM_LPTHRESHVDDCLV - SCM low power VDDCLV threshold
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_S 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_M 0x000FFFFF
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_Pos 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_Msk 0x000FFFFF

// SCM_LPTHRESHVDDRF - SCM low power VDDRF threshold
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_S 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_M 0x000FFFFF
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_Pos 0
#define AM_REG_OTP_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_Msk 0x000FFFFF

// SCM_LPHYSTCNT - SCM low power hyst count
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_S 0
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_M 0x000FFFFF
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_LPHYSTCNT(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_Pos 0
#define AM_REG_OTP_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_Msk 0x000FFFFF

// SCM_ACTTHRESH1 - SCM active threshold
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_S 16
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_M 0xFFFF0000
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_Pos 16
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_Msk 0xFFFF0000
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_S 0
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_M 0x0000FFFF
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_Pos 0
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_Msk 0x0000FFFF

// SCM_ACTTHRESH2 - SCM active threshold
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_S 16
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_M 0xFFFF0000
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_Pos 16
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_Msk 0xFFFF0000
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_S 0
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_M 0x0000FFFF
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_Pos 0
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_Msk 0x0000FFFF

// SCM_ACTTHRESH3 - SCM active threshold
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_S 0
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_M 0x0000FFFF
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_Pos 0
#define AM_REG_OTP_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_Msk 0x0000FFFF

#endif
