vhdl xil_defaultlib  \
"../../../bd/bd_bram_ecc/ip/bd_bram_ecc_rst_ps7_0_50M_0_1/sim/bd_bram_ecc_rst_ps7_0_50M_0.vhd" \
"../../../bd/bd_bram_ecc/ip/bd_bram_ecc_axi_bram_ctrl_0_0_1/sim/bd_bram_ecc_axi_bram_ctrl_0_0.vhd" \
"../../../bd/bd_bram_ecc/ip/bd_bram_ecc_axi_bram_ctrl_1_0/sim/bd_bram_ecc_axi_bram_ctrl_1_0.vhd" \
"../../../bd/bd_bram_ecc/ip/bd_bram_ecc_axi_bram_ctrl_2_0/sim/bd_bram_ecc_axi_bram_ctrl_2_0.vhd" \

# Do not sort compile order
nosort
