{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495699258918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495699258918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 16:00:58 2017 " "Processing started: Thu May 25 16:00:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495699258918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495699258918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Second -c VGA_Second " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Second -c VGA_Second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495699258918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495699259258 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA_Second VGA_Second.v(7) " "Verilog Module Declaration warning at VGA_Second.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA_Second\"" {  } { { "VGA_Second.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699259298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_second.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Second " "Found entity 1: VGA_Second" {  } { { "VGA_Second.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699259298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699259298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_Module " "Found entity 1: Vga_Module" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699259298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699259298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Module " "Found entity 1: PLL_Module" {  } { { "PLL_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/PLL_Module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699259308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699259308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699259308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699259308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2_Module " "Found entity 1: Ps2_Module" {  } { { "Ps2_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Ps2_Module.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699259308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699259308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_40M VGA_Second.v(36) " "Verilog HDL Implicit Net warning at VGA_Second.v(36): created implicit net for \"CLK_40M\"" {  } { { "VGA_Second.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699259308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Second " "Elaborating entity \"VGA_Second\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495699260599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Module PLL_Module:PLL_Inst " "Elaborating entity \"PLL_Module\" for hierarchy \"PLL_Module:PLL_Inst\"" {  } { { "VGA_Second.v" "PLL_Inst" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Module:PLL_Inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_Module:PLL_Inst\|altpll:altpll_component\"" {  } { { "PLL_Module.v" "altpll_component" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/PLL_Module.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Module:PLL_Inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_Module:PLL_Inst\|altpll:altpll_component\"" {  } { { "PLL_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/PLL_Module.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Module:PLL_Inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_Module:PLL_Inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_Module " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_Module\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260639 ""}  } { { "PLL_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/PLL_Module.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495699260639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_module_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_module_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Module_altpll " "Found entity 1: PLL_Module_altpll" {  } { { "db/pll_module_altpll.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/pll_module_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699260699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699260699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Module_altpll PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated " "Elaborating entity \"PLL_Module_altpll\" for hierarchy \"PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "h:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2_Module Ps2_Module:Ps2_Init " "Elaborating entity \"Ps2_Module\" for hierarchy \"Ps2_Module:Ps2_Init\"" {  } { { "VGA_Second.v" "Ps2_Init" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Module Vga_Module:Vga_Init " "Elaborating entity \"Vga_Module\" for hierarchy \"Vga_Module:Vga_Init\"" {  } { { "VGA_Second.v" "Vga_Init" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260709 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsy_n Vga_Module.v(135) " "Verilog HDL Always Construct warning at Vga_Module.v(135): inferring latch(es) for variable \"hsy_n\", which holds its previous value in one or more paths through the always construct" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495699260709 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_hr Vga_Module.v(135) " "Verilog HDL Always Construct warning at Vga_Module.v(135): inferring latch(es) for variable \"d_hr\", which holds its previous value in one or more paths through the always construct" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495699260709 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vsy_n Vga_Module.v(148) " "Verilog HDL Always Construct warning at Vga_Module.v(148): inferring latch(es) for variable \"vsy_n\", which holds its previous value in one or more paths through the always construct" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_vr Vga_Module.v(148) " "Verilog HDL Always Construct warning at Vga_Module.v(148): inferring latch(es) for variable \"d_vr\", which holds its previous value in one or more paths through the always construct" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_addr_n Vga_Module.v(265) " "Verilog HDL Always Construct warning at Vga_Module.v(265): inferring latch(es) for variable \"o_addr_n\", which holds its previous value in one or more paths through the always construct" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_DATA_N Vga_Module.v(290) " "Verilog HDL Always Construct warning at Vga_Module.v(290): inferring latch(es) for variable \"VGA_DATA_N\", which holds its previous value in one or more paths through the always construct" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[0\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[0\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[1\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[1\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[2\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[2\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[3\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[3\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[4\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[4\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[5\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[5\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[6\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[6\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_DATA_N\[7\] Vga_Module.v(290) " "Inferred latch for \"VGA_DATA_N\[7\]\" at Vga_Module.v(290)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[0\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[0\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[1\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[1\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[2\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[2\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[3\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[3\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[4\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[4\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[5\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[5\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[6\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[6\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[7\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[7\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[8\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[8\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[9\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[9\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[10\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[10\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[11\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[11\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[12\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[12\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[13\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[13\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addr_n\[14\] Vga_Module.v(265) " "Inferred latch for \"o_addr_n\[14\]\" at Vga_Module.v(265)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[0\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[0\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[1\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[1\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[2\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[2\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[3\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[3\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[4\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[4\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[5\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[5\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[6\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[6\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[7\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[7\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[8\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[8\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_vr\[9\] Vga_Module.v(148) " "Inferred latch for \"d_vr\[9\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[0\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[0\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[1\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[1\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[2\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[2\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[3\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[3\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[4\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[4\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[5\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[5\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[6\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[6\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[7\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[7\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[8\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[8\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsy_n\[9\] Vga_Module.v(148) " "Inferred latch for \"vsy_n\[9\]\" at Vga_Module.v(148)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[0\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[0\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[1\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[1\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[2\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[2\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[3\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[3\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[4\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[4\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[5\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[5\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[6\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[6\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[7\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[7\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[8\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[8\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_hr\[9\] Vga_Module.v(135) " "Inferred latch for \"d_hr\[9\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[0\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[0\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260719 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[1\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[1\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[2\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[2\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[3\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[3\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[4\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[4\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[5\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[5\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[6\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[6\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[7\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[7\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[8\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[8\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsy_n\[9\] Vga_Module.v(135) " "Inferred latch for \"hsy_n\[9\]\" at Vga_Module.v(135)" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495699260729 "|VGA_Second|Vga_Module:Vga_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_inst " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_inst\"" {  } { { "VGA_Second.v" "ROM_inst" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../pic.mif " "Parameter \"init_file\" = \"../../pic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 14040 " "Parameter \"numwords_a\" = \"14040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260799 ""}  } { { "ROM.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495699260799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra91 " "Found entity 1: altsyncram_ra91" {  } { { "db/altsyncram_ra91.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/altsyncram_ra91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699260859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699260859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra91 ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_ra91:auto_generated " "Elaborating entity \"altsyncram_ra91\" for hierarchy \"ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_ra91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699260929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699260929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_ra91:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_ra91:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_ra91.tdf" "rden_decode" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/altsyncram_ra91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/mux_4nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699260989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699260989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_ra91:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_ra91:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_ra91.tdf" "mux2" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/altsyncram_ra91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699260989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a124 " "Found entity 1: altsyncram_a124" {  } { { "db/altsyncram_a124.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/altsyncram_a124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699262049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699262049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699262209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699262209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699262279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699262279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699262539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699262539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699262659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699262659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699262919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699262919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699263089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699263089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699263149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699263149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699263309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699263309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495699263369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495699263369 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699263449 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495699264839 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[9\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[9\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[8\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[8\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[7\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[7\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[6\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[6\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[5\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[5\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[4\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[4\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_hr\[3\] Vga_Module:Vga_Init\|d_hr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[3\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_hr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[9\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[9\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[8\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[8\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[7\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[7\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[6\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[6\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[5\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[5\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[4\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[4\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Vga_Module:Vga_Init\|d_vr\[3\] Vga_Module:Vga_Init\|d_vr\[1\] " "Duplicate LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[3\]\" merged with LATCH primitive \"Vga_Module:Vga_Init\|d_vr\[1\]\"" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495699264939 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Vga_Module:Vga_Init\|d_hr\[1\] " "Latch Vga_Module:Vga_Init\|d_hr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Vga_Module:Vga_Init\|hsy\[9\] " "Ports D and ENA on the latch are fed by the same signal Vga_Module:Vga_Init\|hsy\[9\]" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495699264939 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Vga_Module:Vga_Init\|d_hr\[2\] " "Latch Vga_Module:Vga_Init\|d_hr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Vga_Module:Vga_Init\|hsy\[9\] " "Ports D and ENA on the latch are fed by the same signal Vga_Module:Vga_Init\|hsy\[9\]" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495699264939 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Vga_Module:Vga_Init\|d_vr\[1\] " "Latch Vga_Module:Vga_Init\|d_vr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Vga_Module:Vga_Init\|vsy\[9\] " "Ports D and ENA on the latch are fed by the same signal Vga_Module:Vga_Init\|vsy\[9\]" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495699264939 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Vga_Module:Vga_Init\|d_vr\[2\] " "Latch Vga_Module:Vga_Init\|d_vr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Vga_Module:Vga_Init\|vsy\[9\] " "Ports D and ENA on the latch are fed by the same signal Vga_Module:Vga_Init\|vsy\[9\]" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495699264939 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Ps2_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Ps2_Module.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1495699264939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699265369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495699265689 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1495699265719 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1495699265719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495699267909 "|VGA_Second|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495699267909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699268039 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 91 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1495699269919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495699269949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495699269949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1698 " "Implemented 1698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495699270179 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495699270179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1617 " "Implemented 1617 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495699270179 ""} { "Info" "ICUT_CUT_TM_RAMS" "61 " "Implemented 61 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1495699270179 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1495699270179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495699270179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495699270229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 16:01:10 2017 " "Processing ended: Thu May 25 16:01:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495699270229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495699270229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495699270229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495699270229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495699271459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495699271459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 16:01:10 2017 " "Processing started: Thu May 25 16:01:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495699271459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495699271459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Second -c VGA_Second " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Second -c VGA_Second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495699271459 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495699271529 ""}
{ "Info" "0" "" "Project  = VGA_Second" {  } {  } 0 0 "Project  = VGA_Second" 0 0 "Fitter" 0 0 1495699271529 ""}
{ "Info" "0" "" "Revision = VGA_Second" {  } {  } 0 0 "Revision = VGA_Second" 0 0 "Fitter" 0 0 1495699271529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1495699271649 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Second EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"VGA_Second\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495699271669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495699271729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495699271729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495699271729 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_module_altpll.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/pll_module_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1495699271809 ""}  } { { "db/pll_module_altpll.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/pll_module_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1495699271809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495699271879 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495699272079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495699272079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495699272079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495699272079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "h:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 4676 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495699272079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "h:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 4678 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495699272079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "h:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 4680 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495699272079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "h:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 4682 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495699272079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "h:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 4684 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495699272079 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495699272079 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1495699272089 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1495699272089 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1495699272909 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1495699272909 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1495699272909 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1495699272909 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1495699272909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Second.sdc " "Synopsys Design Constraints File file not found: 'VGA_Second.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495699272919 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1495699272919 "|VGA_Second|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Module:Vga_Init\|time_seconds\[0\] " "Node: Vga_Module:Vga_Init\|time_seconds\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1495699272919 "|VGA_Second|Vga_Module:Vga_Init|time_seconds[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ps2_Module:Ps2_Init\|o_ps2_data\[0\] " "Node: Ps2_Module:Ps2_Init\|o_ps2_data\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1495699272919 "|VGA_Second|Ps2_Module:Ps2_Init|o_ps2_data[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699272929 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1495699272929 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699272939 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699272939 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1495699272939 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1495699272939 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1495699272939 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1495699272939 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1495699272939 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1495699272939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "VGA_Second.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/VGA_Second.v" 12 0 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 4659 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_Module:PLL_Inst\|altpll:altpll_component\|PLL_Module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "db/pll_module_altpll.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/db/pll_module_altpll.v" 92 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_Module:PLL_Inst|altpll:altpll_component|PLL_Module_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Vga_Module:Vga_Init\|Equal7~2  " "Automatically promoted node Vga_Module:Vga_Init\|Equal7~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 265 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|Equal7~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Vga_Module:Vga_Init\|Equal0~8  " "Automatically promoted node Vga_Module:Vga_Init\|Equal0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|d_hr\[9\]~3 " "Destination node Vga_Module:Vga_Init\|d_hr\[9\]~3" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|d_hr[9]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|d_vr\[9\]~1 " "Destination node Vga_Module:Vga_Init\|d_vr\[9\]~1" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|d_vr[9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[24\]~0 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[24\]~0" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[24]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[22\]~1 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[22\]~1" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[22]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[21\]~2 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[21\]~2" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[21]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[20\]~3 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[20\]~3" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[20]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[19\]~4 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[19\]~4" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[19]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[18\]~5 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[18\]~5" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[18]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[16\]~6 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[16\]~6" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[16]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Vga_Module:Vga_Init\|time_seconds_n\[14\]~7 " "Destination node Vga_Module:Vga_Init\|time_seconds_n\[14\]~7" {  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 82 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|time_seconds_n[14]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 838 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|Equal0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Vga_Module:Vga_Init\|d_hr\[9\]~3  " "Automatically promoted node Vga_Module:Vga_Init\|d_hr\[9\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 135 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|d_hr[9]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Vga_Module:Vga_Init\|d_vr\[9\]~1  " "Automatically promoted node Vga_Module:Vga_Init\|d_vr\[9\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "Vga_Module.v" "" { Text "C:/Users/Adolf Hitler/Desktop/VGA 1 -/Vga_Module.v" 148 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_Module:Vga_Init|d_vr[9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 3157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 1783 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495699273009 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 0 { 0 ""} 0 2467 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495699273009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495699273429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495699273429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495699273429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495699273429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495699273439 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495699273439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495699273439 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495699273439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495699273839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495699273849 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495699273849 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495699273889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495699274620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495699275040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495699275060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495699275540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495699275540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495699276040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Adolf Hitler/Desktop/VGA 1 -/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495699276960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495699276960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495699277210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495699277210 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1495699277210 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495699277210 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495699277270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495699277330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495699277660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495699277720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495699278160 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495699278760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adolf Hitler/Desktop/VGA 1 -/output_files/VGA_Second.fit.smsg " "Generated suppressed messages file C:/Users/Adolf Hitler/Desktop/VGA 1 -/output_files/VGA_Second.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495699279480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495699280280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 16:01:20 2017 " "Processing ended: Thu May 25 16:01:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495699280280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495699280280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495699280280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495699280280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495699281150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495699281150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 16:01:21 2017 " "Processing started: Thu May 25 16:01:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495699281150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495699281150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Second -c VGA_Second " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Second -c VGA_Second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495699281150 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495699281900 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495699281920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495699282210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 16:01:22 2017 " "Processing ended: Thu May 25 16:01:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495699282210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495699282210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495699282210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495699282210 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495699282840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495699283270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495699283270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 16:01:22 2017 " "Processing started: Thu May 25 16:01:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495699283270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495699283270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Second -c VGA_Second " "Command: quartus_sta VGA_Second -c VGA_Second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495699283270 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495699283350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495699283540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495699283540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495699283590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495699283590 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1495699283860 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1495699283950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1495699283950 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1495699283950 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1495699283950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Second.sdc " "Synopsys Design Constraints File file not found: 'VGA_Second.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495699283960 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699283960 "|VGA_Second|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Module:Vga_Init\|time_seconds\[0\] " "Node: Vga_Module:Vga_Init\|time_seconds\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699283960 "|VGA_Second|Vga_Module:Vga_Init|time_seconds[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ps2_Module:Ps2_Init\|o_ps2_data\[0\] " "Node: Ps2_Module:Ps2_Init\|o_ps2_data\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699283960 "|VGA_Second|Ps2_Module:Ps2_Init|o_ps2_data[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284060 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284060 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699284060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699284060 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1495699284060 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495699284060 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1495699284080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.826 " "Worst-case setup slack is 42.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.826         0.000 altera_reserved_tck  " "   42.826         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699284110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699284120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.855 " "Worst-case recovery slack is 47.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.855         0.000 altera_reserved_tck  " "   47.855         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699284130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.137 " "Worst-case removal slack is 1.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137         0.000 altera_reserved_tck  " "    1.137         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.447 " "Worst-case minimum pulse width slack is 49.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447         0.000 altera_reserved_tck  " "   49.447         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699284140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1495699284750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1495699284780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1495699285260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699285430 "|VGA_Second|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Module:Vga_Init\|time_seconds\[0\] " "Node: Vga_Module:Vga_Init\|time_seconds\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699285430 "|VGA_Second|Vga_Module:Vga_Init|time_seconds[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ps2_Module:Ps2_Init\|o_ps2_data\[0\] " "Node: Ps2_Module:Ps2_Init\|o_ps2_data\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699285430 "|VGA_Second|Ps2_Module:Ps2_Init|o_ps2_data[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285440 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285440 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699285440 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699285440 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1495699285440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.343 " "Worst-case setup slack is 43.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.343         0.000 altera_reserved_tck  " "   43.343         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.147 " "Worst-case recovery slack is 48.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.147         0.000 altera_reserved_tck  " "   48.147         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.036 " "Worst-case removal slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036         0.000 altera_reserved_tck  " "    1.036         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.298 " "Worst-case minimum pulse width slack is 49.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298         0.000 altera_reserved_tck  " "   49.298         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285550 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1495699285660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699285920 "|VGA_Second|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Module:Vga_Init\|time_seconds\[0\] " "Node: Vga_Module:Vga_Init\|time_seconds\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699285920 "|VGA_Second|Vga_Module:Vga_Init|time_seconds[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ps2_Module:Ps2_Init\|o_ps2_data\[0\] " "Node: Ps2_Module:Ps2_Init\|o_ps2_data\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1495699285920 "|VGA_Second|Ps2_Module:Ps2_Init|o_ps2_data[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285930 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285930 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699285930 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1495699285930 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1495699285930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.045 " "Worst-case setup slack is 47.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.045         0.000 altera_reserved_tck  " "   47.045         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699285990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699285990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.224 " "Worst-case recovery slack is 49.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.224         0.000 altera_reserved_tck  " "   49.224         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699286010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.499 " "Worst-case removal slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 altera_reserved_tck  " "    0.499         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699286030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.447 " "Worst-case minimum pulse width slack is 49.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447         0.000 altera_reserved_tck  " "   49.447         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495699286040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495699286040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495699286570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495699286570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495699286710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 16:01:26 2017 " "Processing ended: Thu May 25 16:01:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495699286710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495699286710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495699286710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495699286710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495699287660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495699287660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 16:01:27 2017 " "Processing started: Thu May 25 16:01:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495699287660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495699287660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Second -c VGA_Second " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Second -c VGA_Second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495699287660 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_8_1200mv_85c_slow.vo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_8_1200mv_85c_slow.vo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699288370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_8_1200mv_0c_slow.vo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_8_1200mv_0c_slow.vo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699288530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_min_1200mv_0c_fast.vo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_min_1200mv_0c_fast.vo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699288710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second.vo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second.vo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699289060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_8_1200mv_85c_v_slow.sdo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699289340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_8_1200mv_0c_v_slow.sdo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699289601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_min_1200mv_0c_v_fast.sdo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699289861 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Second_v.sdo C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/ simulation " "Generated file VGA_Second_v.sdo in folder \"C:/Users/Adolf Hitler/Desktop/VGA 1 -/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495699290121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495699290301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 16:01:30 2017 " "Processing ended: Thu May 25 16:01:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495699290301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495699290301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495699290301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495699290301 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495699290951 ""}
