Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Thu Jun 26 14:23:17 2025
****************************************


Library(s) Used:

    saed14rvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db)


Operating Conditions: ss0p6v125c   Library: saed14rvt_ss0p6v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           35000             saed14rvt_ss0p6v125c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                             62.099  160.902 1.03e+08  326.267 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                         62.098  160.902 1.03e+08  326.266 100.0
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                          0.297   31.273 1.09e+07   42.510  13.0
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       1.27e-02 5.30e-02 2.73e+05    0.339   0.1
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       1.77e-04 3.81e-04 4.14e+05    0.414   0.1
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                          0.000    0.000 4.14e+05    0.414   0.1
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 4.14e+05    0.414   0.1
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0)
                                          1.275    4.057 3.14e+06    8.475   2.6
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                       2.89e-03 2.16e-02 3.37e+05    0.361   0.1
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                       3.15e-02 1.25e-02 8.29e+04    0.127   0.0
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                          0.211    0.102 3.16e+05    0.629   0.2
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.632    8.282 4.65e+07   55.365  17.0
      mult_i (cv32e40p_mult)           6.22e-04    0.266 3.01e+07   30.368   9.3
        add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 3.36e+05    0.336   0.1
        add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 3.36e+05    0.336   0.1
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2)
                                          0.000    0.000 1.96e+05    0.196   0.1
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3)
                                          0.000    0.000 2.07e+05    0.207   0.1
        mult_266 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 1.15e+06    1.152   0.4
        mult_267 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 1.15e+06    1.152   0.4
        mult_268 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 1.15e+06    1.152   0.4
        mult_269 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 1.15e+06    1.152   0.4
        add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8)
                                          0.000    0.000 3.36e+05    0.336   0.1
        mult_224 (cv32e40p_mult_DW02_mult_4)
                                          0.000    0.000 6.46e+06    6.463   2.0
        add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10)
                                          0.000    0.000 3.36e+05    0.336   0.1
        add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11)
                                          0.000    0.000 3.36e+05    0.336   0.1
        add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 3.36e+05    0.336   0.1
        mult_299 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 4.10e+06    4.097   1.3
        mult_300 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 4.04e+06    4.037   1.2
        add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                          0.000    0.000 3.63e+05    0.363   0.1
        add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_16)
                                          0.000    0.000 3.47e+05    0.347   0.1
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                          0.000    0.000 4.71e+06    4.712   1.4
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 2.08e+05    0.208   0.1
      alu_i (cv32e40p_alu)                0.354    7.428 1.56e+07   23.418   7.2
        add_168 (cv32e40p_alu_DW01_add_2)
                                       8.56e-03 2.35e-02 3.76e+05    0.408   0.1
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 2.29e+05    0.229   0.1
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 9.36e+05    0.936   0.3
        add_186 (cv32e40p_alu_DW01_add_1)
                                       2.28e-03 1.89e-02 3.35e+05    0.356   0.1
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                       2.61e-03 9.86e-03 1.93e+05    0.206   0.1
        alu_div_i (cv32e40p_alu_div)   2.21e-03    7.127 3.38e+06   10.505   3.2
          r76 (cv32e40p_alu_div_DW01_cmp6_0)
                                          0.000    0.000 3.72e+05    0.372   0.1
          sub_102 (cv32e40p_alu_div_DW01_sub_1)
                                          0.000    0.000 3.48e+05    0.348   0.1
          add_109 (cv32e40p_alu_div_DW01_add_0)
                                          0.000    0.000 3.36e+05    0.336   0.1
          sub_109 (cv32e40p_alu_div_DW01_sub_0)
                                          0.000    0.000 4.10e+05    0.410   0.1
        ff_one_i (cv32e40p_ff_one)        0.000    0.000 2.33e+05    0.233   0.1
        popcnt_i (cv32e40p_popcnt)     4.91e-03 1.08e-02 3.64e+05    0.380   0.1
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                          3.519   89.281 3.45e+07  127.333  39.0
      r153 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                       1.22e-02    0.155 3.41e+05    0.508   0.2
      add_575 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1)
                                       2.17e-02    0.162 3.37e+05    0.520   0.2
      add_576 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0)
                                       2.19e-02    0.156 3.37e+05    0.514   0.2
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0)
                                       5.41e-02    1.619 5.41e+05    2.214   0.7
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                          0.528    1.499 1.70e+06    3.724   1.1
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                          0.341    0.244 1.33e+06    1.918   0.6
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                          1.824   66.598 2.31e+07   91.509  28.0
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                          5.309   27.227 7.90e+06   40.436  12.4
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0)
                                       7.00e-03 2.14e-02 1.95e+05    0.224   0.1
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                          1.038    0.734 8.34e+05    2.607   0.8
      aligner_i (cv32e40p_aligner)        1.145    6.751 1.91e+06    9.806   3.0
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       2.16e-02 5.50e-02 2.07e+05    0.284   0.1
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       2.11e-02 5.27e-02 2.07e+05    0.281   0.1
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                          2.003   14.118 3.46e+06   19.578   6.0
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0)
                                          0.534    5.409 1.14e+06    7.083   2.2
        fifo_i (cv32e40p_fifo_0_32_2)     0.509    5.328 9.15e+05    6.752   2.1
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                          0.726    3.242 1.26e+06    5.230   1.6
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0)
                                       5.55e-02 5.37e-02 1.97e+05    0.306   0.1
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0)
                                         51.067    0.782 3.98e+04   51.889  15.9
      core_clock_gate_i (cv32e40p_clock_gate)
                                         51.056    0.565 7.75e+03   51.628  15.8
1
