<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>I/O Buffers (Virtex 2 Pro) - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-baac7028.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="io-buffers-virtex-2-pro"><a class="header" href="#io-buffers-virtex-2-pro">I/O Buffers (Virtex 2 Pro)</a></h1>
<p>TODO: document</p>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:V2P:PDRIVE</th>
<th colspan="5">IOSTD:V2P:NDRIVE</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GTLP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.16</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.24</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVPECL_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.16</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PCIX</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:V2P:SLEW</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GTLP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_33</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_18</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_33</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCIX</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:V2P:OUTPUT_MISC</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>GTLP</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>GTL_DCI</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_33</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_33</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCIX</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:V2P:OUTPUT_DIFF</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LDT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDSEXT_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>ULVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">IOSTD:V2P:LVDSBIAS</th>
</tr>

<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LDT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ULVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:V2P:PMASK_TERM_SPLIT</th>
<th colspan="5">IOSTD:V2P:NMASK_TERM_SPLIT</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:V2P:PMASK_TERM_VCC</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_nw1"><a class="header" href="#tile-iob_v2p_nw1">Tile IOB_V2P_NW1</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW1 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW1 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F21.B6</th>
<th>0.F18.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F6.B9</th>
<th>0.F3.B9</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_nw1_alt"><a class="header" href="#tile-iob_v2p_nw1_alt">Tile IOB_V2P_NW1_ALT</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW1_ALT rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW1_ALT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F7.B8</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_ne1"><a class="header" href="#tile-iob_v2p_ne1">Tile IOB_V2P_NE1</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE1 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE1 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F7.B8</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_ne1_alt"><a class="header" href="#tile-iob_v2p_ne1_alt">Tile IOB_V2P_NE1_ALT</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE1_ALT rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE1_ALT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F21.B6</th>
<th>0.F18.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F6.B9</th>
<th>0.F3.B9</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_nw2"><a class="header" href="#tile-iob_v2p_nw2">Tile IOB_V2P_NW2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td title="R0.F12.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:BREFCLK_ENABLE">IOB[1]:BREFCLK_ENABLE</a>
</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td title="R0.F12.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:VR">IOB[1]:VR</a>
</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R0.F20.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:VR">IOB[0]:VR</a>
</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NW2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R1.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R1.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R1.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
<td title="R1.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R1.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R1.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R1.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R1.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R1.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R1.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R1.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
<td title="R1.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
<td title="R1.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
<td title="R1.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R1.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R1.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R1.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
<td title="R1.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R1.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R1.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R1.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
<td title="R1.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
<td title="R1.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R1.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
<td title="R1.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
<td title="R1.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R1.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R1.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R1.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
<td title="R1.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
<td title="R1.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R1.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R1.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
<td title="R1.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R1.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R1.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
<td title="R1.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
<td title="R1.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
<td title="R1.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
<td title="R1.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
<td title="R1.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R1.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
<td title="R1.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R1.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R1.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
<td title="R1.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F7.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:VREF">IOB[5]:VREF</a>
</td>
<td title="R1.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R1.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
<td title="R1.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R1.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
<td title="R1.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R1.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
<td title="R1.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R1.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
<td title="R1.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td title="R1.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R1.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
<td title="R1.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R1.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R1.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R1.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R1.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
<td title="R1.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
<td title="R1.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R1.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R1.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
<td title="R1.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R1.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
<td title="R1.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>1.F18.B11</th>
<th>1.F20.B7</th>
<th>1.F20.B10</th>
<th>1.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>1.F10.B11</th>
<th>1.F12.B6</th>
<th>1.F12.B7</th>
<th>1.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>1.F4.B11</th>
<th>1.F6.B6</th>
<th>1.F6.B8</th>
<th>1.F6.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:VR">IOB[0]:VR</th>
<th>0.F20.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:BREFCLK_ENABLE">IOB[1]:BREFCLK_ENABLE</th>
<th>0.F12.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:VR">IOB[1]:VR</th>
<th>0.F12.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>1.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>1.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>1.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:VREF">IOB[5]:VREF</th>
<th>1.F7.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>1.F18.B6</th>
<th>1.F18.B7</th>
<th>1.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>1.F10.B8</th>
<th>1.F10.B7</th>
<th>1.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>1.F4.B10</th>
<th>1.F4.B6</th>
<th>1.F7.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>1.F19.B11</th>
<th>1.F19.B10</th>
<th>1.F19.B6</th>
<th>1.F16.B7</th>
<th>1.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>1.F11.B11</th>
<th>1.F11.B10</th>
<th>1.F11.B6</th>
<th>1.F8.B6</th>
<th>1.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>1.F5.B9</th>
<th>1.F5.B6</th>
<th>1.F5.B8</th>
<th>1.F0.B6</th>
<th>1.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>1.F21.B8</th>
<th>1.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>1.F16.B11</th>
<th>1.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>1.F13.B8</th>
<th>1.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>1.F8.B10</th>
<th>1.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>1.F7.B10</th>
<th>1.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>1.F0.B10</th>
<th>1.F0.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>1.F19.B9</th>
<th>1.F19.B7</th>
<th>1.F19.B8</th>
<th>1.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>1.F11.B9</th>
<th>1.F11.B7</th>
<th>1.F11.B8</th>
<th>1.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>1.F5.B11</th>
<th>1.F5.B7</th>
<th>1.F5.B10</th>
<th>1.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>1.F18.B8</th>
<th>1.F18.B9</th>
<th>1.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>1.F10.B6</th>
<th>1.F10.B9</th>
<th>1.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>1.F4.B7</th>
<th>1.F4.B8</th>
<th>1.F4.B9</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>1.F17.B9</th>
<th>1.F17.B10</th>
<th>1.F16.B8</th>
<th>1.F17.B6</th>
<th>1.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>1.F9.B8</th>
<th>1.F9.B6</th>
<th>1.F8.B7</th>
<th>1.F9.B10</th>
<th>1.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>1.F3.B8</th>
<th>1.F3.B6</th>
<th>1.F0.B7</th>
<th>1.F3.B7</th>
<th>1.F3.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>0.F3.B9</th>
<th>1.F21.B11</th>
<th>1.F17.B8</th>
<th>0.F6.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>1.F9.B11</th>
<th>1.F6.B9</th>
<th>1.F3.B9</th>
<th>1.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_ne2"><a class="header" href="#tile-iob_v2p_ne2">Tile IOB_V2P_NE2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F21.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:VREF">IOB[0]:VREF</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R1.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R1.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
<td title="R1.F6.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:BREFCLK_ENABLE">IOB[5]:BREFCLK_ENABLE</a>
</td>
<td title="R1.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
<td title="R1.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R1.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R1.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R1.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R1.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R1.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R1.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R1.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
<td title="R1.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
<td title="R1.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
<td title="R1.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R1.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R1.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R1.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
<td title="R1.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R1.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R1.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R1.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
<td title="R1.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
<td title="R1.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R1.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
<td title="R1.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
<td title="R1.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R1.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R1.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R1.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
<td title="R1.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
<td title="R1.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R1.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R1.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
<td title="R1.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R1.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R1.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
<td title="R1.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
<td title="R1.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
<td title="R1.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
<td title="R1.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
<td title="R1.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
<td title="R1.F12.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:VR">IOB[4]:VR</a>
</td>
<td title="R1.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R1.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
<td title="R1.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R1.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R1.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
<td title="R1.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
<td title="R1.F6.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:VR">IOB[5]:VR</a>
</td>
<td>-</td>
<td title="R1.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R1.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
<td title="R1.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R1.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
<td title="R1.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R1.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
<td title="R1.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R1.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
<td title="R1.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td title="R1.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R1.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
<td title="R1.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R1.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R1.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R1.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R1.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
<td title="R1.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
<td title="R1.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R1.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R1.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
<td title="R1.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R1.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
<td title="R1.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>1.F18.B11</th>
<th>1.F20.B7</th>
<th>1.F20.B10</th>
<th>1.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>1.F10.B11</th>
<th>1.F12.B6</th>
<th>1.F12.B7</th>
<th>1.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>1.F4.B11</th>
<th>1.F6.B6</th>
<th>1.F6.B8</th>
<th>1.F6.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:VREF">IOB[0]:VREF</th>
<th>0.F21.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>1.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>1.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:VR">IOB[4]:VR</th>
<th>1.F12.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:BREFCLK_ENABLE">IOB[5]:BREFCLK_ENABLE</th>
<th>1.F6.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>1.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:VR">IOB[5]:VR</th>
<th>1.F6.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>1.F18.B6</th>
<th>1.F18.B7</th>
<th>1.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>1.F10.B8</th>
<th>1.F10.B7</th>
<th>1.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>1.F4.B10</th>
<th>1.F4.B6</th>
<th>1.F7.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>1.F19.B11</th>
<th>1.F19.B10</th>
<th>1.F19.B6</th>
<th>1.F16.B7</th>
<th>1.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>1.F11.B11</th>
<th>1.F11.B10</th>
<th>1.F11.B6</th>
<th>1.F8.B6</th>
<th>1.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>1.F5.B9</th>
<th>1.F5.B6</th>
<th>1.F5.B8</th>
<th>1.F0.B6</th>
<th>1.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>1.F21.B8</th>
<th>1.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>1.F16.B11</th>
<th>1.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>1.F13.B8</th>
<th>1.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>1.F8.B10</th>
<th>1.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>1.F7.B10</th>
<th>1.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>1.F0.B10</th>
<th>1.F0.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>1.F19.B9</th>
<th>1.F19.B7</th>
<th>1.F19.B8</th>
<th>1.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>1.F11.B9</th>
<th>1.F11.B7</th>
<th>1.F11.B8</th>
<th>1.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>1.F5.B11</th>
<th>1.F5.B7</th>
<th>1.F5.B10</th>
<th>1.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>1.F18.B8</th>
<th>1.F18.B9</th>
<th>1.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>1.F10.B6</th>
<th>1.F10.B9</th>
<th>1.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>1.F4.B7</th>
<th>1.F4.B8</th>
<th>1.F4.B9</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>1.F17.B9</th>
<th>1.F17.B10</th>
<th>1.F16.B8</th>
<th>1.F17.B6</th>
<th>1.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>1.F9.B8</th>
<th>1.F9.B6</th>
<th>1.F8.B7</th>
<th>1.F9.B10</th>
<th>1.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>1.F3.B8</th>
<th>1.F3.B6</th>
<th>1.F0.B7</th>
<th>1.F3.B7</th>
<th>1.F3.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>0.F3.B9</th>
<th>1.F21.B11</th>
<th>1.F17.B8</th>
<th>0.F6.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>1.F9.B11</th>
<th>1.F6.B9</th>
<th>1.F3.B9</th>
<th>1.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_ne2_clk"><a class="header" href="#tile-iob_v2p_ne2_clk">Tile IOB_V2P_NE2_CLK</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2_CLK rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2_CLK rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2_CLK rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_NE2_CLK rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F17.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F18.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R1.F19.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R1.F20.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R1.F21.B11">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F4.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-BREFCLK_INT:ENABLE">BREFCLK_INT:ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R1.F17.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
<td title="R1.F18.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
<td title="R1.F19.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R1.F20.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
<td title="R1.F21.B10">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F17.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
<td title="R1.F18.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R1.F19.B9">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F7.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-BREFCLK_INT:ENABLE">BREFCLK_INT:ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R1.F17.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F18.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
<td title="R1.F19.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F21.B8">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R1.F17.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
<td title="R1.F18.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R1.F19.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
<td title="R1.F20.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td title="R1.F21.B7">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
<td title="R1.F17.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R1.F18.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
<td title="R1.F19.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F21.B6">
<a href="#tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-BREFCLK_INT:ENABLE">BREFCLK_INT:ENABLE</th>
<th>1.F7.B8</th>
<th>1.F4.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>1.F21.B8</th>
<th>1.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>1.F16.B11</th>
<th>1.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>1.F18.B11</th>
<th>1.F20.B7</th>
<th>1.F20.B10</th>
<th>1.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>1.F21.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>1.F18.B6</th>
<th>1.F18.B7</th>
<th>1.F21.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>1.F19.B11</th>
<th>1.F19.B10</th>
<th>1.F19.B6</th>
<th>1.F16.B7</th>
<th>1.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>1.F19.B9</th>
<th>1.F19.B7</th>
<th>1.F19.B8</th>
<th>1.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:PULL">IOB[3]:PULL</th>
<th>1.F18.B8</th>
<th>1.F18.B9</th>
<th>1.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>1.F17.B9</th>
<th>1.F17.B10</th>
<th>1.F16.B8</th>
<th>1.F17.B6</th>
<th>1.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_NE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>0.F3.B9</th>
<th>1.F21.B11</th>
<th>1.F17.B8</th>
<th>0.F6.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_es2"><a class="header" href="#tile-iob_v2p_es2">Tile IOB_V2P_ES2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_ES2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_ES2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_ES2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B75">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B74">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B74">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B73">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B72">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B71">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B70">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B70">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B69">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B69">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B68">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R0.F3.B68">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B67">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B67">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B66">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B66">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B65">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B65">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B64">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B64">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B63">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B63">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B62">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B62">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B61">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B61">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B60">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B60">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B59">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R0.F3.B59">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B58">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R0.F3.B58">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B48">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R0.F3.B48">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:VR">IOB[4]:VR</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B47">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B47">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B46">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B45">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B44">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B43">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B43">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B42">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B42">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B41">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R0.F3.B41">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B40">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B40">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B39">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B39">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B38">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B38">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B37">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B37">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B36">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B36">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B35">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B35">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B34">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B34">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B33">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F3.B33">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B32">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R0.F3.B32">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B31">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R0.F3.B31">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B21">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R0.F3.B21">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:VR">IOB[5]:VR</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B20">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B20">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B19">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B18">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B17">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B16">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B15">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B14">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B13">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B12">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B11">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B10">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B9">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B8">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B7">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B6">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B5">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B4">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_ES2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B75">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B74">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B74">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B73">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B72">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B71">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F3.B71">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:VREF">IOB[0]:VREF</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B70">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B70">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B69">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B69">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B68">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R1.F3.B68">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B67">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B67">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B66">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B66">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B65">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B65">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B64">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B64">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B63">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B63">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B62">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B62">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B61">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B61">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B60">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B60">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B59">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R1.F3.B59">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B58">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R1.F3.B58">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B48">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B47">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B47">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B46">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B45">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B44">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B43">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B43">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B42">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B42">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B41">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R1.F3.B41">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B40">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B40">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B39">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B39">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B38">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B38">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B37">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B37">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B36">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B36">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B35">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B35">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B34">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B34">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B33">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F3.B33">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B32">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R1.F3.B32">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B31">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R1.F3.B31">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B21">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B20">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B20">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B19">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B18">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B17">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B16">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B16">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B15">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B15">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B14">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R1.F3.B14">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B13">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B13">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B12">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B12">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B11">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B10">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B9">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B8">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B7">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B6">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B5">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R1.F3.B5">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B4">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R1.F3.B4">
<a href="#tile-virtex2-IOB_V2P_ES2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B60</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B60</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>1.F2.B67</th>
<th>1.F2.B75</th>
<th>1.F3.B74</th>
<th>1.F2.B74</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>1.F2.B40</th>
<th>1.F2.B48</th>
<th>1.F3.B47</th>
<th>1.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>1.F2.B13</th>
<th>1.F2.B21</th>
<th>1.F3.B20</th>
<th>1.F2.B20</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>0.F2.B67</th>
<th>0.F2.B75</th>
<th>0.F3.B74</th>
<th>0.F2.B74</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>0.F2.B40</th>
<th>0.F2.B48</th>
<th>0.F3.B47</th>
<th>0.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>0.F2.B13</th>
<th>0.F2.B21</th>
<th>0.F3.B20</th>
<th>0.F2.B20</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>1.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:VREF">IOB[0]:VREF</th>
<th>1.F3.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>1.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>1.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>0.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>0.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:VR">IOB[4]:VR</th>
<th>0.F3.B48</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>0.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:VR">IOB[5]:VR</th>
<th>0.F3.B21</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>1.F3.B69</th>
<th>1.F2.B69</th>
<th>1.F2.B70</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F3.B42</th>
<th>1.F2.B42</th>
<th>1.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>1.F3.B15</th>
<th>1.F2.B15</th>
<th>1.F2.B16</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>0.F3.B69</th>
<th>0.F2.B69</th>
<th>0.F2.B70</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>0.F3.B42</th>
<th>0.F2.B42</th>
<th>0.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>0.F3.B15</th>
<th>0.F2.B15</th>
<th>0.F2.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>1.F2.B66</th>
<th>1.F2.B65</th>
<th>1.F2.B64</th>
<th>1.F2.B63</th>
<th>1.F2.B62</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>1.F2.B39</th>
<th>1.F2.B38</th>
<th>1.F2.B37</th>
<th>1.F2.B36</th>
<th>1.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>1.F2.B12</th>
<th>1.F2.B11</th>
<th>1.F2.B10</th>
<th>1.F2.B9</th>
<th>1.F2.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>0.F2.B66</th>
<th>0.F2.B65</th>
<th>0.F2.B64</th>
<th>0.F2.B63</th>
<th>0.F2.B62</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>0.F2.B39</th>
<th>0.F2.B38</th>
<th>0.F2.B37</th>
<th>0.F2.B36</th>
<th>0.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>0.F2.B12</th>
<th>0.F2.B11</th>
<th>0.F2.B10</th>
<th>0.F2.B9</th>
<th>0.F2.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>1.F3.B70</th>
<th>1.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>1.F3.B61</th>
<th>1.F2.B61</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F3.B43</th>
<th>1.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F3.B34</th>
<th>1.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>1.F3.B16</th>
<th>1.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>1.F3.B7</th>
<th>1.F2.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>0.F3.B70</th>
<th>0.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>0.F3.B61</th>
<th>0.F2.B61</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>0.F3.B43</th>
<th>0.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>0.F3.B34</th>
<th>0.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>0.F3.B16</th>
<th>0.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>1.F3.B66</th>
<th>1.F3.B65</th>
<th>1.F3.B64</th>
<th>1.F3.B63</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>1.F3.B39</th>
<th>1.F3.B38</th>
<th>1.F3.B37</th>
<th>1.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>1.F3.B12</th>
<th>1.F3.B11</th>
<th>1.F3.B10</th>
<th>1.F3.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>0.F3.B66</th>
<th>0.F3.B65</th>
<th>0.F3.B64</th>
<th>0.F3.B63</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>0.F3.B39</th>
<th>0.F3.B38</th>
<th>0.F3.B37</th>
<th>0.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>0.F3.B12</th>
<th>0.F3.B11</th>
<th>0.F3.B10</th>
<th>0.F3.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>1.F3.B68</th>
<th>1.F2.B68</th>
<th>1.F3.B67</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F3.B41</th>
<th>1.F2.B41</th>
<th>1.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>1.F3.B14</th>
<th>1.F2.B14</th>
<th>1.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>0.F3.B68</th>
<th>0.F2.B68</th>
<th>0.F3.B67</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>0.F3.B41</th>
<th>0.F2.B41</th>
<th>0.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>0.F3.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B13</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>1.F3.B58</th>
<th>1.F3.B62</th>
<th>1.F2.B58</th>
<th>1.F2.B59</th>
<th>1.F3.B59</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>1.F3.B31</th>
<th>1.F3.B35</th>
<th>1.F2.B31</th>
<th>1.F2.B32</th>
<th>1.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>1.F3.B4</th>
<th>1.F3.B8</th>
<th>1.F2.B4</th>
<th>1.F2.B5</th>
<th>1.F3.B5</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>0.F3.B58</th>
<th>0.F3.B62</th>
<th>0.F2.B58</th>
<th>0.F2.B59</th>
<th>0.F3.B59</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>0.F3.B31</th>
<th>0.F3.B35</th>
<th>0.F2.B31</th>
<th>0.F2.B32</th>
<th>0.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>0.F3.B4</th>
<th>0.F3.B8</th>
<th>0.F2.B4</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>1.F2.B60</th>
<th>1.F2.B46</th>
<th>1.F2.B33</th>
<th>1.F2.B73</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>1.F2.B6</th>
<th>0.F2.B73</th>
<th>0.F2.B60</th>
<th>1.F2.B19</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_ES2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>0.F2.B33</th>
<th>0.F2.B19</th>
<th>0.F2.B6</th>
<th>0.F2.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_en2"><a class="header" href="#tile-iob_v2p_en2">Tile IOB_V2P_EN2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_EN2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_EN2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_EN2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B75">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B74">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B74">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B73">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B72">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B71">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B70">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B70">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B69">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B69">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B68">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R0.F3.B68">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B67">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B67">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B66">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B66">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B65">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B65">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B64">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B64">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B63">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B63">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B62">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B62">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B61">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B61">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B60">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B60">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B59">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R0.F3.B59">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B58">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R0.F3.B58">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B48">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B47">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B47">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B46">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B45">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B44">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B43">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B43">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B42">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B42">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B41">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R0.F3.B41">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B40">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B40">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B39">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B39">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B38">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B38">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B37">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B37">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B36">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B36">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B35">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B35">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B34">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B34">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B33">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F3.B33">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B32">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R0.F3.B32">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B31">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R0.F3.B31">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B21">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B20">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B20">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B19">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B18">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B17">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B16">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B15">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B14">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B13">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B12">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B11">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B10">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B9">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B8">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B7">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B6">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B5">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B4">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_EN2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B75">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R1.F3.B75">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:VR">IOB[0]:VR</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B74">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B74">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B73">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B72">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B71">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F3.B71">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:VREF">IOB[0]:VREF</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B70">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B70">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B69">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B69">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B68">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R1.F3.B68">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B67">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B67">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B66">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B66">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B65">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B65">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B64">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B64">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B63">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B63">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B62">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B62">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B61">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B61">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B60">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B60">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B59">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R1.F3.B59">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B58">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R1.F3.B58">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B48">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R1.F3.B48">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:VR">IOB[1]:VR</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B47">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B47">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B46">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B45">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B44">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B43">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B43">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B42">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B42">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B41">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R1.F3.B41">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B40">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B40">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B39">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B39">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B38">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B38">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B37">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B37">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B36">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B36">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B35">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B35">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B34">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B34">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B33">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F3.B33">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B32">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R1.F3.B32">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B31">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R1.F3.B31">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B21">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B20">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B20">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B19">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B18">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B17">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B16">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B16">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B15">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B15">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B14">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R1.F3.B14">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B13">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B13">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B12">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B12">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B11">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B10">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B9">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B8">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B7">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B6">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B5">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R1.F3.B5">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B4">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R1.F3.B4">
<a href="#tile-virtex2-IOB_V2P_EN2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B60</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B60</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>1.F2.B67</th>
<th>1.F2.B75</th>
<th>1.F3.B74</th>
<th>1.F2.B74</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>1.F2.B40</th>
<th>1.F2.B48</th>
<th>1.F3.B47</th>
<th>1.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>1.F2.B13</th>
<th>1.F2.B21</th>
<th>1.F3.B20</th>
<th>1.F2.B20</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>0.F2.B67</th>
<th>0.F2.B75</th>
<th>0.F3.B74</th>
<th>0.F2.B74</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>0.F2.B40</th>
<th>0.F2.B48</th>
<th>0.F3.B47</th>
<th>0.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>0.F2.B13</th>
<th>0.F2.B21</th>
<th>0.F3.B20</th>
<th>0.F2.B20</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>1.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:VR">IOB[0]:VR</th>
<th>1.F3.B75</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:VREF">IOB[0]:VREF</th>
<th>1.F3.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>1.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:VR">IOB[1]:VR</th>
<th>1.F3.B48</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>1.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>0.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>0.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>0.F2.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>1.F3.B69</th>
<th>1.F2.B69</th>
<th>1.F2.B70</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F3.B42</th>
<th>1.F2.B42</th>
<th>1.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>1.F3.B15</th>
<th>1.F2.B15</th>
<th>1.F2.B16</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>0.F3.B69</th>
<th>0.F2.B69</th>
<th>0.F2.B70</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>0.F3.B42</th>
<th>0.F2.B42</th>
<th>0.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>0.F3.B15</th>
<th>0.F2.B15</th>
<th>0.F2.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>1.F2.B66</th>
<th>1.F2.B65</th>
<th>1.F2.B64</th>
<th>1.F2.B63</th>
<th>1.F2.B62</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>1.F2.B39</th>
<th>1.F2.B38</th>
<th>1.F2.B37</th>
<th>1.F2.B36</th>
<th>1.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>1.F2.B12</th>
<th>1.F2.B11</th>
<th>1.F2.B10</th>
<th>1.F2.B9</th>
<th>1.F2.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>0.F2.B66</th>
<th>0.F2.B65</th>
<th>0.F2.B64</th>
<th>0.F2.B63</th>
<th>0.F2.B62</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>0.F2.B39</th>
<th>0.F2.B38</th>
<th>0.F2.B37</th>
<th>0.F2.B36</th>
<th>0.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>0.F2.B12</th>
<th>0.F2.B11</th>
<th>0.F2.B10</th>
<th>0.F2.B9</th>
<th>0.F2.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>1.F3.B70</th>
<th>1.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>1.F3.B61</th>
<th>1.F2.B61</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F3.B43</th>
<th>1.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F3.B34</th>
<th>1.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>1.F3.B16</th>
<th>1.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>1.F3.B7</th>
<th>1.F2.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>0.F3.B70</th>
<th>0.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>0.F3.B61</th>
<th>0.F2.B61</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>0.F3.B43</th>
<th>0.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>0.F3.B34</th>
<th>0.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>0.F3.B16</th>
<th>0.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>1.F3.B66</th>
<th>1.F3.B65</th>
<th>1.F3.B64</th>
<th>1.F3.B63</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>1.F3.B39</th>
<th>1.F3.B38</th>
<th>1.F3.B37</th>
<th>1.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>1.F3.B12</th>
<th>1.F3.B11</th>
<th>1.F3.B10</th>
<th>1.F3.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>0.F3.B66</th>
<th>0.F3.B65</th>
<th>0.F3.B64</th>
<th>0.F3.B63</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>0.F3.B39</th>
<th>0.F3.B38</th>
<th>0.F3.B37</th>
<th>0.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>0.F3.B12</th>
<th>0.F3.B11</th>
<th>0.F3.B10</th>
<th>0.F3.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>1.F3.B68</th>
<th>1.F2.B68</th>
<th>1.F3.B67</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F3.B41</th>
<th>1.F2.B41</th>
<th>1.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>1.F3.B14</th>
<th>1.F2.B14</th>
<th>1.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>0.F3.B68</th>
<th>0.F2.B68</th>
<th>0.F3.B67</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>0.F3.B41</th>
<th>0.F2.B41</th>
<th>0.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>0.F3.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B13</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>1.F3.B58</th>
<th>1.F3.B62</th>
<th>1.F2.B58</th>
<th>1.F2.B59</th>
<th>1.F3.B59</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>1.F3.B31</th>
<th>1.F3.B35</th>
<th>1.F2.B31</th>
<th>1.F2.B32</th>
<th>1.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>1.F3.B4</th>
<th>1.F3.B8</th>
<th>1.F2.B4</th>
<th>1.F2.B5</th>
<th>1.F3.B5</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>0.F3.B58</th>
<th>0.F3.B62</th>
<th>0.F2.B58</th>
<th>0.F2.B59</th>
<th>0.F3.B59</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>0.F3.B31</th>
<th>0.F3.B35</th>
<th>0.F2.B31</th>
<th>0.F2.B32</th>
<th>0.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>0.F3.B4</th>
<th>0.F3.B8</th>
<th>0.F2.B4</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>1.F2.B60</th>
<th>1.F2.B46</th>
<th>1.F2.B33</th>
<th>1.F2.B73</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>1.F2.B6</th>
<th>0.F2.B73</th>
<th>0.F2.B60</th>
<th>1.F2.B19</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_EN2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>0.F2.B33</th>
<th>0.F2.B19</th>
<th>0.F2.B6</th>
<th>0.F2.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_sw1"><a class="header" href="#tile-iob_v2p_sw1">Tile IOB_V2P_SW1</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW1 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW1 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td title="R0.F12.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:VR">IOB[1]:VR</a>
</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:VR">IOB[0]:VR</a>
</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:VR">IOB[0]:VR</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:VR">IOB[1]:VR</th>
<th>0.F12.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F3.B9</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F6.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F21.B6</th>
<th>0.F18.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_sw1_alt"><a class="header" href="#tile-iob_v2p_sw1_alt">Tile IOB_V2P_SW1_ALT</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-10"><a class="header" href="#bitstream-10">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW1_ALT rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW1_ALT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F7.B8</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW1_ALT-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_se1"><a class="header" href="#tile-iob_v2p_se1">Tile IOB_V2P_SE1</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-11"><a class="header" href="#bitstream-11">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE1 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE1 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td title="R0.F12.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:VR">IOB[1]:VR</a>
</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td title="R0.F20.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:VR">IOB[2]:VR</a>
</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:VR">IOB[1]:VR</th>
<th>0.F12.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:VR">IOB[2]:VR</th>
<th>0.F20.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F7.B8</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_se1_alt"><a class="header" href="#tile-iob_v2p_se1_alt">Tile IOB_V2P_SE1_ALT</a></h2>
<p>Cells: 1</p>
<h3 id="bitstream-12"><a class="header" href="#bitstream-12">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE1_ALT rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE1_ALT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td>-</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>0.F3.B9</th>
<th>0.F12.B9</th>
<th>0.F9.B11</th>
<th>0.F6.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE1_ALT-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F21.B6</th>
<th>0.F18.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_sw2"><a class="header" href="#tile-iob_v2p_sw2">Tile IOB_V2P_SW2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-13"><a class="header" href="#bitstream-13">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
<td title="R0.F13.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:VREF">IOB[4]:VREF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R0.F20.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:BREFCLK_ENABLE">IOB[5]:BREFCLK_ENABLE</a>
</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SW2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R1.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R1.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R1.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td title="R1.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R1.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R1.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R1.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R1.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R1.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R1.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R1.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R1.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R1.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R1.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R1.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R1.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R1.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R1.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R1.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R1.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R1.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R1.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R1.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R1.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R1.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R1.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R1.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R1.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R1.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R1.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R1.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R1.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R1.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R1.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R1.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R1.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R1.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R1.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R1.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R1.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R1.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R1.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R1.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R1.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R1.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R1.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F7.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:VREF">IOB[0]:VREF</a>
</td>
<td title="R1.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R1.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R1.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R1.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R1.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R1.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R1.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R1.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R1.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R1.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R1.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R1.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R1.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R1.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R1.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R1.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R1.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R1.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R1.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R1.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R1.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R1.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R1.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>1.F4.B11</th>
<th>1.F6.B6</th>
<th>1.F6.B8</th>
<th>1.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>1.F10.B11</th>
<th>1.F12.B6</th>
<th>1.F12.B7</th>
<th>1.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>1.F18.B11</th>
<th>1.F20.B7</th>
<th>1.F20.B10</th>
<th>1.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>1.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:VREF">IOB[0]:VREF</th>
<th>1.F7.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>1.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>1.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:VREF">IOB[4]:VREF</th>
<th>0.F13.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:BREFCLK_ENABLE">IOB[5]:BREFCLK_ENABLE</th>
<th>0.F20.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>1.F4.B10</th>
<th>1.F4.B6</th>
<th>1.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F10.B8</th>
<th>1.F10.B7</th>
<th>1.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>1.F18.B6</th>
<th>1.F18.B7</th>
<th>1.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>1.F5.B9</th>
<th>1.F5.B6</th>
<th>1.F5.B8</th>
<th>1.F0.B6</th>
<th>1.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>1.F11.B11</th>
<th>1.F11.B10</th>
<th>1.F11.B6</th>
<th>1.F8.B6</th>
<th>1.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>1.F19.B11</th>
<th>1.F19.B10</th>
<th>1.F19.B6</th>
<th>1.F16.B7</th>
<th>1.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>1.F7.B10</th>
<th>1.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>1.F0.B10</th>
<th>1.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F13.B8</th>
<th>1.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F8.B10</th>
<th>1.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>1.F21.B8</th>
<th>1.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>1.F16.B11</th>
<th>1.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>1.F5.B11</th>
<th>1.F5.B7</th>
<th>1.F5.B10</th>
<th>1.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>1.F11.B9</th>
<th>1.F11.B7</th>
<th>1.F11.B8</th>
<th>1.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>1.F19.B9</th>
<th>1.F19.B7</th>
<th>1.F19.B8</th>
<th>1.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>1.F4.B7</th>
<th>1.F4.B8</th>
<th>1.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F10.B6</th>
<th>1.F10.B9</th>
<th>1.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>1.F18.B8</th>
<th>1.F18.B9</th>
<th>1.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>1.F3.B8</th>
<th>1.F3.B6</th>
<th>1.F0.B7</th>
<th>1.F3.B7</th>
<th>1.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>1.F9.B8</th>
<th>1.F9.B6</th>
<th>1.F8.B7</th>
<th>1.F9.B10</th>
<th>1.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>1.F17.B9</th>
<th>1.F17.B10</th>
<th>1.F16.B8</th>
<th>1.F17.B6</th>
<th>1.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>1.F3.B9</th>
<th>1.F12.B9</th>
<th>1.F9.B11</th>
<th>1.F6.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>1.F17.B8</th>
<th>0.F6.B9</th>
<th>0.F3.B9</th>
<th>1.F21.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SW2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_se2"><a class="header" href="#tile-iob_v2p_se2">Tile IOB_V2P_SE2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-14"><a class="header" href="#bitstream-14">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F21.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:VREF">IOB[5]:VREF</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R1.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R1.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R1.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td title="R1.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R1.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R1.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td title="R1.F12.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:BREFCLK_ENABLE">IOB[1]:BREFCLK_ENABLE</a>
</td>
<td title="R1.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R1.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R1.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R1.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R1.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
<td title="R1.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
<td title="R1.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td title="R1.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R1.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R1.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R1.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
<td title="R1.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R1.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R1.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R1.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R1.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R1.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R1.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R1.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td title="R1.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R1.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td title="R1.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R1.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td title="R1.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R1.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R1.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R1.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
<td title="R1.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R1.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R1.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td title="R1.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R1.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
<td title="R1.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
<td title="R1.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td title="R1.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R1.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R1.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R1.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R1.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td title="R1.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R1.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
<td title="R1.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R1.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
<td title="R1.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
<td title="R1.F13.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:VREF">IOB[1]:VREF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R1.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R1.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R1.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R1.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R1.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R1.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
<td title="R1.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R1.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R1.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R1.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R1.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
<td title="R1.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
<td title="R1.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R1.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R1.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R1.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R1.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R1.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>1.F4.B11</th>
<th>1.F6.B6</th>
<th>1.F6.B8</th>
<th>1.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>1.F10.B11</th>
<th>1.F12.B6</th>
<th>1.F12.B7</th>
<th>1.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>1.F18.B11</th>
<th>1.F20.B7</th>
<th>1.F20.B10</th>
<th>1.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>1.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:BREFCLK_ENABLE">IOB[1]:BREFCLK_ENABLE</th>
<th>1.F12.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>1.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:VREF">IOB[1]:VREF</th>
<th>1.F13.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>1.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:VREF">IOB[5]:VREF</th>
<th>0.F21.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>1.F4.B10</th>
<th>1.F4.B6</th>
<th>1.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F10.B8</th>
<th>1.F10.B7</th>
<th>1.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>1.F18.B6</th>
<th>1.F18.B7</th>
<th>1.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>1.F5.B9</th>
<th>1.F5.B6</th>
<th>1.F5.B8</th>
<th>1.F0.B6</th>
<th>1.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>1.F11.B11</th>
<th>1.F11.B10</th>
<th>1.F11.B6</th>
<th>1.F8.B6</th>
<th>1.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>1.F19.B11</th>
<th>1.F19.B10</th>
<th>1.F19.B6</th>
<th>1.F16.B7</th>
<th>1.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>1.F7.B10</th>
<th>1.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>1.F0.B10</th>
<th>1.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F13.B8</th>
<th>1.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F8.B10</th>
<th>1.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>1.F21.B8</th>
<th>1.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>1.F16.B11</th>
<th>1.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>1.F5.B11</th>
<th>1.F5.B7</th>
<th>1.F5.B10</th>
<th>1.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>1.F11.B9</th>
<th>1.F11.B7</th>
<th>1.F11.B8</th>
<th>1.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>1.F19.B9</th>
<th>1.F19.B7</th>
<th>1.F19.B8</th>
<th>1.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>1.F4.B7</th>
<th>1.F4.B8</th>
<th>1.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F10.B6</th>
<th>1.F10.B9</th>
<th>1.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>1.F18.B8</th>
<th>1.F18.B9</th>
<th>1.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>1.F3.B8</th>
<th>1.F3.B6</th>
<th>1.F0.B7</th>
<th>1.F3.B7</th>
<th>1.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>1.F9.B8</th>
<th>1.F9.B6</th>
<th>1.F8.B7</th>
<th>1.F9.B10</th>
<th>1.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>1.F17.B9</th>
<th>1.F17.B10</th>
<th>1.F16.B8</th>
<th>1.F17.B6</th>
<th>1.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[1]:OUTPUT_DIFF">IOB[1]:OUTPUT_DIFF</th>
<th>1.F3.B9</th>
<th>1.F12.B9</th>
<th>1.F9.B11</th>
<th>1.F6.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>1.F17.B8</th>
<th>0.F6.B9</th>
<th>0.F3.B9</th>
<th>1.F21.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_se2_clk"><a class="header" href="#tile-iob_v2p_se2_clk">Tile IOB_V2P_SE2_CLK</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-15"><a class="header" href="#bitstream-15">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2_CLK rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2_CLK rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2_CLK rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td title="R0.F8.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R0.F9.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F10.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R0.F11.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td>-</td>
<td title="R0.F13.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R0.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R0.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R0.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
<td title="R0.F8.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
<td title="R0.F9.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R0.F10.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
<td title="R0.F11.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R0.F12.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R0.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R0.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
<td title="R0.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
<td title="R0.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R0.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
<td title="R0.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
<td title="R0.F8.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F9.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R0.F10.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R0.F11.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
<td title="R0.F12.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
<td title="R0.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R0.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R0.F8.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
<td title="R0.F9.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
<td title="R0.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
<td title="R0.F11.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F13.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R0.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
<td title="R0.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R0.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R0.F9.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
<td title="R0.F10.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R0.F11.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
<td title="R0.F12.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R0.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
<td title="R0.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R0.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
<td title="R0.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R0.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R0.F8.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R0.F9.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
<td title="R0.F10.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
<td title="R0.F11.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R0.F12.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R0.F13.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
<td title="R0.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R0.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
<td title="R0.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R0.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_SE2_CLK rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
<td title="R1.F17.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td title="R1.F18.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R1.F19.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R1.F20.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R1.F21.B11">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F13.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-BREFCLK_INT:ENABLE">BREFCLK_INT:ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R1.F17.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
<td title="R1.F18.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
<td title="R1.F19.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R1.F20.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
<td title="R1.F21.B10">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F17.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
<td title="R1.F18.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R1.F19.B9">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F10.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-BREFCLK_INT:ENABLE">BREFCLK_INT:ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R1.F17.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F18.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
<td title="R1.F19.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
<td>-</td>
<td title="R1.F21.B8">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R1.F17.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
<td title="R1.F18.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R1.F19.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
<td title="R1.F20.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td title="R1.F21.B7">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F16.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
<td title="R1.F17.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R1.F18.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
<td title="R1.F19.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td>-</td>
<td title="R1.F21.B6">
<a href="#tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-BREFCLK_INT:ENABLE">BREFCLK_INT:ENABLE</th>
<th>1.F13.B10</th>
<th>1.F10.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>1.F21.B8</th>
<th>1.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>1.F16.B11</th>
<th>1.F16.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>0.F7.B10</th>
<th>0.F7.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>0.F0.B10</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>0.F13.B8</th>
<th>0.F13.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>0.F8.B10</th>
<th>0.F8.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>0.F21.B8</th>
<th>0.F21.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>0.F16.B11</th>
<th>0.F16.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F17.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F9.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F17.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>1.F18.B11</th>
<th>1.F20.B7</th>
<th>1.F20.B10</th>
<th>1.F20.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>0.F4.B11</th>
<th>0.F6.B6</th>
<th>0.F6.B8</th>
<th>0.F6.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>0.F10.B11</th>
<th>0.F12.B6</th>
<th>0.F12.B7</th>
<th>0.F12.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>0.F18.B11</th>
<th>0.F20.B7</th>
<th>0.F20.B10</th>
<th>0.F20.B11</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>1.F21.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>0.F13.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>0.F21.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>1.F18.B6</th>
<th>1.F18.B7</th>
<th>1.F21.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>0.F4.B10</th>
<th>0.F4.B6</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>0.F10.B8</th>
<th>0.F10.B7</th>
<th>0.F13.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>0.F18.B6</th>
<th>0.F18.B7</th>
<th>0.F21.B6</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>1.F19.B11</th>
<th>1.F19.B10</th>
<th>1.F19.B6</th>
<th>1.F16.B7</th>
<th>1.F16.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>0.F5.B9</th>
<th>0.F5.B6</th>
<th>0.F5.B8</th>
<th>0.F0.B6</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>0.F11.B11</th>
<th>0.F11.B10</th>
<th>0.F11.B6</th>
<th>0.F8.B6</th>
<th>0.F8.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>0.F19.B11</th>
<th>0.F19.B10</th>
<th>0.F19.B6</th>
<th>0.F16.B7</th>
<th>0.F16.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>1.F19.B9</th>
<th>1.F19.B7</th>
<th>1.F19.B8</th>
<th>1.F16.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>0.F5.B11</th>
<th>0.F5.B7</th>
<th>0.F5.B10</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>0.F11.B9</th>
<th>0.F11.B7</th>
<th>0.F11.B8</th>
<th>0.F8.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>0.F19.B9</th>
<th>0.F19.B7</th>
<th>0.F19.B8</th>
<th>0.F16.B6</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:PULL">IOB[2]:PULL</th>
<th>1.F18.B8</th>
<th>1.F18.B9</th>
<th>1.F18.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:PULL">IOB[3]:PULL</th>
<th>0.F4.B7</th>
<th>0.F4.B8</th>
<th>0.F4.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:PULL">IOB[4]:PULL</th>
<th>0.F10.B6</th>
<th>0.F10.B9</th>
<th>0.F10.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:PULL">IOB[5]:PULL</th>
<th>0.F18.B8</th>
<th>0.F18.B9</th>
<th>0.F18.B10</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>1.F17.B9</th>
<th>1.F17.B10</th>
<th>1.F16.B8</th>
<th>1.F17.B6</th>
<th>1.F17.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>0.F3.B8</th>
<th>0.F3.B6</th>
<th>0.F0.B7</th>
<th>0.F3.B7</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>0.F9.B8</th>
<th>0.F9.B6</th>
<th>0.F8.B7</th>
<th>0.F9.B10</th>
<th>0.F9.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>0.F17.B9</th>
<th>0.F17.B10</th>
<th>0.F16.B8</th>
<th>0.F17.B6</th>
<th>0.F17.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[3]:OUTPUT_DIFF">IOB[3]:OUTPUT_DIFF</th>
<th>1.F17.B8</th>
<th>0.F6.B9</th>
<th>0.F3.B9</th>
<th>1.F21.B11</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_SE2_CLK-IOB[5]:OUTPUT_DIFF">IOB[5]:OUTPUT_DIFF</th>
<th>0.F9.B11</th>
<th>0.F21.B11</th>
<th>0.F17.B8</th>
<th>0.F12.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_ws2"><a class="header" href="#tile-iob_v2p_ws2">Tile IOB_V2P_WS2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-16"><a class="header" href="#bitstream-16">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WS2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WS2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WS2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B75">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B74">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B74">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B73">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B72">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B71">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B70">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B70">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B69">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B69">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B68">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F3.B68">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B67">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B67">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B66">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B66">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B65">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B65">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B64">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B64">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B63">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B63">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B62">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B62">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B61">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B61">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B60">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B60">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B59">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F3.B59">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B58">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R0.F3.B58">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B48">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td title="R0.F3.B48">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:VR">IOB[1]:VR</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B47">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B47">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B46">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B45">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B44">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B43">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B43">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B42">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B42">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B41">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F3.B41">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B40">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B40">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B39">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B39">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B38">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B38">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B37">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B37">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B36">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B36">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B35">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B35">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B34">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B34">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B33">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F3.B33">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B32">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F3.B32">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B31">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F3.B31">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B21">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td title="R0.F3.B21">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:VR">IOB[0]:VR</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B20">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B20">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B19">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B18">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B17">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B16">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B15">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B14">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B13">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B12">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B11">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B10">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B9">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B8">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B7">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B6">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B5">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B4">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WS2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B75">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B74">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B74">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B73">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B72">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B71">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F3.B71">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:VREF">IOB[5]:VREF</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B70">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B70">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B69">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B69">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B68">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R1.F3.B68">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B67">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B67">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B66">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B66">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B65">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B65">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B64">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B64">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B63">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B63">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B62">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B62">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B61">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B61">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B60">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B60">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B59">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R1.F3.B59">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B58">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R1.F3.B58">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B48">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B47">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B47">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B46">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B45">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B44">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B43">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B43">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B42">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B42">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B41">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R1.F3.B41">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B40">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B40">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B39">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B39">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B38">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B38">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B37">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B37">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B36">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B36">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B35">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B35">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B34">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B34">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B33">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F3.B33">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B32">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R1.F3.B32">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B31">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R1.F3.B31">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B21">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B20">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B20">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B19">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B18">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B17">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B16">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B16">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B15">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B15">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B14">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R1.F3.B14">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B13">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B13">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B12">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B12">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B11">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B10">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B9">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B8">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B7">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B6">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B5">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R1.F3.B5">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B4">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R1.F3.B4">
<a href="#tile-virtex2-IOB_V2P_WS2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B60</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B60</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F2.B13</th>
<th>0.F2.B21</th>
<th>0.F3.B20</th>
<th>0.F2.B20</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F2.B40</th>
<th>0.F2.B48</th>
<th>0.F3.B47</th>
<th>0.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F2.B67</th>
<th>0.F2.B75</th>
<th>0.F3.B74</th>
<th>0.F2.B74</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>1.F2.B13</th>
<th>1.F2.B21</th>
<th>1.F3.B20</th>
<th>1.F2.B20</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>1.F2.B40</th>
<th>1.F2.B48</th>
<th>1.F3.B47</th>
<th>1.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>1.F2.B67</th>
<th>1.F2.B75</th>
<th>1.F3.B74</th>
<th>1.F2.B74</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:VR">IOB[0]:VR</th>
<th>0.F3.B21</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:VR">IOB[1]:VR</th>
<th>0.F3.B48</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>1.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>1.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>1.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:VREF">IOB[5]:VREF</th>
<th>1.F3.B71</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F3.B15</th>
<th>0.F2.B15</th>
<th>0.F2.B16</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F3.B42</th>
<th>0.F2.B42</th>
<th>0.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F3.B69</th>
<th>0.F2.B69</th>
<th>0.F2.B70</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>1.F3.B15</th>
<th>1.F2.B15</th>
<th>1.F2.B16</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>1.F3.B42</th>
<th>1.F2.B42</th>
<th>1.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>1.F3.B69</th>
<th>1.F2.B69</th>
<th>1.F2.B70</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F2.B12</th>
<th>0.F2.B11</th>
<th>0.F2.B10</th>
<th>0.F2.B9</th>
<th>0.F2.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F2.B39</th>
<th>0.F2.B38</th>
<th>0.F2.B37</th>
<th>0.F2.B36</th>
<th>0.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F2.B66</th>
<th>0.F2.B65</th>
<th>0.F2.B64</th>
<th>0.F2.B63</th>
<th>0.F2.B62</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>1.F2.B12</th>
<th>1.F2.B11</th>
<th>1.F2.B10</th>
<th>1.F2.B9</th>
<th>1.F2.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>1.F2.B39</th>
<th>1.F2.B38</th>
<th>1.F2.B37</th>
<th>1.F2.B36</th>
<th>1.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>1.F2.B66</th>
<th>1.F2.B65</th>
<th>1.F2.B64</th>
<th>1.F2.B63</th>
<th>1.F2.B62</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF</th>
<th>0.F2.B33</th>
<th>0.F2.B19</th>
<th>0.F2.B6</th>
<th>0.F2.B46</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF</th>
<th>1.F2.B6</th>
<th>0.F2.B73</th>
<th>0.F2.B60</th>
<th>1.F2.B19</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF</th>
<th>1.F2.B60</th>
<th>1.F2.B46</th>
<th>1.F2.B33</th>
<th>1.F2.B73</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F3.B16</th>
<th>0.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F3.B43</th>
<th>0.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F3.B34</th>
<th>0.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F3.B70</th>
<th>0.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F3.B61</th>
<th>0.F2.B61</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>1.F3.B16</th>
<th>1.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>1.F3.B7</th>
<th>1.F2.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>1.F3.B43</th>
<th>1.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>1.F3.B34</th>
<th>1.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>1.F3.B70</th>
<th>1.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>1.F3.B61</th>
<th>1.F2.B61</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F3.B12</th>
<th>0.F3.B11</th>
<th>0.F3.B10</th>
<th>0.F3.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F3.B39</th>
<th>0.F3.B38</th>
<th>0.F3.B37</th>
<th>0.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F3.B66</th>
<th>0.F3.B65</th>
<th>0.F3.B64</th>
<th>0.F3.B63</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>1.F3.B12</th>
<th>1.F3.B11</th>
<th>1.F3.B10</th>
<th>1.F3.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>1.F3.B39</th>
<th>1.F3.B38</th>
<th>1.F3.B37</th>
<th>1.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>1.F3.B66</th>
<th>1.F3.B65</th>
<th>1.F3.B64</th>
<th>1.F3.B63</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F3.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F3.B41</th>
<th>0.F2.B41</th>
<th>0.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F3.B68</th>
<th>0.F2.B68</th>
<th>0.F3.B67</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>1.F3.B14</th>
<th>1.F2.B14</th>
<th>1.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>1.F3.B41</th>
<th>1.F2.B41</th>
<th>1.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>1.F3.B68</th>
<th>1.F2.B68</th>
<th>1.F3.B67</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F3.B4</th>
<th>0.F3.B8</th>
<th>0.F2.B4</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F3.B31</th>
<th>0.F3.B35</th>
<th>0.F2.B31</th>
<th>0.F2.B32</th>
<th>0.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B58</th>
<th>0.F3.B62</th>
<th>0.F2.B58</th>
<th>0.F2.B59</th>
<th>0.F3.B59</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>1.F3.B4</th>
<th>1.F3.B8</th>
<th>1.F2.B4</th>
<th>1.F2.B5</th>
<th>1.F3.B5</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>1.F3.B31</th>
<th>1.F3.B35</th>
<th>1.F2.B31</th>
<th>1.F2.B32</th>
<th>1.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WS2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>1.F3.B58</th>
<th>1.F3.B62</th>
<th>1.F2.B58</th>
<th>1.F2.B59</th>
<th>1.F3.B59</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob_v2p_wn2"><a class="header" href="#tile-iob_v2p_wn2">Tile IOB_V2P_WN2</a></h2>
<p>Cells: 2</p>
<h3 id="bitstream-17"><a class="header" href="#bitstream-17">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WN2 rect TERM[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WN2 rect TERM[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WN2 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B75">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B74">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B74">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B73">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B72">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B71">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B70">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B70">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B69">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B69">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B68">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PULL">IOB[2]:PULL[1]</a>
</td>
<td title="R0.F3.B68">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PULL">IOB[2]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B67">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B67">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PULL">IOB[2]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B66">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B66">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B65">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B65">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PDRIVE">IOB[2]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B64">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B64">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B63">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:NDRIVE">~IOB[2]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B63">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:PDRIVE">~IOB[2]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B62">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B62">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:SLEW">IOB[2]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B61">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B61">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B60">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B60">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">~IOB[2]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B59">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:SLEW">IOB[2]:SLEW[1]</a>
</td>
<td title="R0.F3.B59">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:SLEW">IOB[2]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B58">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:SLEW">IOB[2]:SLEW[2]</a>
</td>
<td title="R0.F3.B58">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:SLEW">IOB[2]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B48">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B47">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B47">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B46">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B45">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B44">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B43">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B43">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B42">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B42">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B41">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td title="R0.F3.B41">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B40">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B40">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B39">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B39">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B38">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B38">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B37">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B37">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B36">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B36">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B35">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B35">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:SLEW">IOB[1]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B34">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B34">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B33">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[3]</a>
</td>
<td title="R0.F3.B33">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B32">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:SLEW">IOB[1]:SLEW[1]</a>
</td>
<td title="R0.F3.B32">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:SLEW">IOB[1]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B31">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:SLEW">IOB[1]:SLEW[2]</a>
</td>
<td title="R0.F3.B31">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[1]:SLEW">IOB[1]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B21">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B20">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td title="R0.F3.B20">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B19">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B18">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B17">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B16">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B15">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B14">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B13">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[3]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B12">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B11">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B10">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B9">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B8">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:SLEW">IOB[0]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B7">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B6">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF[1]</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B5">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:SLEW">IOB[0]:SLEW[1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:SLEW">IOB[0]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R0.F2.B4">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:SLEW">IOB[0]:SLEW[2]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[0]:SLEW">IOB[0]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 IOB_V2P_WN2 rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B75">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[2]</a>
</td>
<td title="R1.F3.B75">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:VR">IOB[5]:VR</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B74">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B74">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B73">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B72">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B71">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[0]</a>
</td>
<td title="R1.F3.B71">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:VREF">IOB[5]:VREF</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B70">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B70">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B69">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B69">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B68">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PULL">IOB[5]:PULL[1]</a>
</td>
<td title="R1.F3.B68">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PULL">IOB[5]:PULL[2]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B67">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B67">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PULL">IOB[5]:PULL[0]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B66">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B66">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B65">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B65">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PDRIVE">IOB[5]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B64">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B64">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B63">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:NDRIVE">~IOB[5]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B63">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:PDRIVE">~IOB[5]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B62">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B62">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:SLEW">IOB[5]:SLEW[3]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B61">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B61">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B60">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B60">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">~IOB[5]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B59">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:SLEW">IOB[5]:SLEW[1]</a>
</td>
<td title="R1.F3.B59">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:SLEW">IOB[5]:SLEW[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B58">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:SLEW">IOB[5]:SLEW[2]</a>
</td>
<td title="R1.F3.B58">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[5]:SLEW">IOB[5]:SLEW[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B48">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[2]</a>
</td>
<td title="R1.F3.B48">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:VR">IOB[4]:VR</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B47">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B47">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B46">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B45">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B44">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B43">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B43">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B42">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B42">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B41">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PULL">IOB[4]:PULL[1]</a>
</td>
<td title="R1.F3.B41">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PULL">IOB[4]:PULL[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B40">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B40">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PULL">IOB[4]:PULL[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B39">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B39">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B38">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B38">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PDRIVE">IOB[4]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B37">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B37">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B36">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:NDRIVE">~IOB[4]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B36">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:PDRIVE">~IOB[4]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B35">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B35">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:SLEW">IOB[4]:SLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B34">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B34">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B33">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF[1]</a>
</td>
<td title="R1.F3.B33">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">~IOB[4]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B32">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:SLEW">IOB[4]:SLEW[1]</a>
</td>
<td title="R1.F3.B32">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:SLEW">IOB[4]:SLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B31">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:SLEW">IOB[4]:SLEW[2]</a>
</td>
<td title="R1.F3.B31">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[4]:SLEW">IOB[4]:SLEW[4]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B21">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B20">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[0]</a>
</td>
<td title="R1.F3.B20">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B19">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B18">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B17">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B16">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[0]</a>
</td>
<td title="R1.F3.B16">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B15">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[1]</a>
</td>
<td title="R1.F3.B15">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B14">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PULL">IOB[3]:PULL[1]</a>
</td>
<td title="R1.F3.B14">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PULL">IOB[3]:PULL[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B13">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE[3]</a>
</td>
<td title="R1.F3.B13">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PULL">IOB[3]:PULL[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B12">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[4]</a>
</td>
<td title="R1.F3.B12">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B11">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[3]</a>
</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PDRIVE">IOB[3]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B10">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[2]</a>
</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B9">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:NDRIVE">~IOB[3]:NDRIVE[1]</a>
</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:PDRIVE">~IOB[3]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B8">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE[0]</a>
</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:SLEW">IOB[3]:SLEW[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B7">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[0]</a>
</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B6">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF[3]</a>
</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">~IOB[3]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B5">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:SLEW">IOB[3]:SLEW[1]</a>
</td>
<td title="R1.F3.B5">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:SLEW">IOB[3]:SLEW[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td title="R1.F2.B4">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:SLEW">IOB[3]:SLEW[2]</a>
</td>
<td title="R1.F3.B4">
<a href="#tile-virtex2-IOB_V2P_WN2-IOB[3]:SLEW">IOB[3]:SLEW[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:DCIUPDATEMODE_ASREQUIRED">IOB[2]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F3.B60</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:DCIUPDATEMODE_ASREQUIRED">IOB[3]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B6</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:DCIUPDATEMODE_ASREQUIRED">IOB[4]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:DCIUPDATEMODE_ASREQUIRED">IOB[5]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F3.B60</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F2.B13</th>
<th>0.F2.B21</th>
<th>0.F3.B20</th>
<th>0.F2.B20</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>0.F2.B40</th>
<th>0.F2.B48</th>
<th>0.F3.B47</th>
<th>0.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:DCI_MODE">IOB[2]:DCI_MODE</th>
<th>0.F2.B67</th>
<th>0.F2.B75</th>
<th>0.F3.B74</th>
<th>0.F2.B74</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:DCI_MODE">IOB[3]:DCI_MODE</th>
<th>1.F2.B13</th>
<th>1.F2.B21</th>
<th>1.F3.B20</th>
<th>1.F2.B20</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:DCI_MODE">IOB[4]:DCI_MODE</th>
<th>1.F2.B40</th>
<th>1.F2.B48</th>
<th>1.F3.B47</th>
<th>1.F2.B47</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:DCI_MODE">IOB[5]:DCI_MODE</th>
<th>1.F2.B67</th>
<th>1.F2.B75</th>
<th>1.F3.B74</th>
<th>1.F2.B74</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:DISABLE_GTS">IOB[0]:DISABLE_GTS</th>
<th>0.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:DISABLE_GTS">IOB[1]:DISABLE_GTS</th>
<th>0.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:DISABLE_GTS">IOB[2]:DISABLE_GTS</th>
<th>0.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:DISABLE_GTS">IOB[3]:DISABLE_GTS</th>
<th>1.F2.B18</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:DISABLE_GTS">IOB[4]:DISABLE_GTS</th>
<th>1.F2.B45</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:VR">IOB[4]:VR</th>
<th>1.F3.B48</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:DISABLE_GTS">IOB[5]:DISABLE_GTS</th>
<th>1.F2.B72</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:VR">IOB[5]:VR</th>
<th>1.F3.B75</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:VREF">IOB[5]:VREF</th>
<th>1.F3.B71</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F3.B15</th>
<th>0.F2.B15</th>
<th>0.F2.B16</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F3.B42</th>
<th>0.F2.B42</th>
<th>0.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:IBUF_MODE">IOB[2]:IBUF_MODE</th>
<th>0.F3.B69</th>
<th>0.F2.B69</th>
<th>0.F2.B70</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:IBUF_MODE">IOB[3]:IBUF_MODE</th>
<th>1.F3.B15</th>
<th>1.F2.B15</th>
<th>1.F2.B16</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:IBUF_MODE">IOB[4]:IBUF_MODE</th>
<th>1.F3.B42</th>
<th>1.F2.B42</th>
<th>1.F2.B43</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:IBUF_MODE">IOB[5]:IBUF_MODE</th>
<th>1.F3.B69</th>
<th>1.F2.B69</th>
<th>1.F2.B70</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F2.B12</th>
<th>0.F2.B11</th>
<th>0.F2.B10</th>
<th>0.F2.B9</th>
<th>0.F2.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F2.B39</th>
<th>0.F2.B38</th>
<th>0.F2.B37</th>
<th>0.F2.B36</th>
<th>0.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:NDRIVE">IOB[2]:NDRIVE</th>
<th>0.F2.B66</th>
<th>0.F2.B65</th>
<th>0.F2.B64</th>
<th>0.F2.B63</th>
<th>0.F2.B62</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:NDRIVE">IOB[3]:NDRIVE</th>
<th>1.F2.B12</th>
<th>1.F2.B11</th>
<th>1.F2.B10</th>
<th>1.F2.B9</th>
<th>1.F2.B8</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:NDRIVE">IOB[4]:NDRIVE</th>
<th>1.F2.B39</th>
<th>1.F2.B38</th>
<th>1.F2.B37</th>
<th>1.F2.B36</th>
<th>1.F2.B35</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:NDRIVE">IOB[5]:NDRIVE</th>
<th>1.F2.B66</th>
<th>1.F2.B65</th>
<th>1.F2.B64</th>
<th>1.F2.B63</th>
<th>1.F2.B62</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_DIFF">IOB[0]:OUTPUT_DIFF</th>
<th>0.F2.B33</th>
<th>0.F2.B19</th>
<th>0.F2.B6</th>
<th>0.F2.B46</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_DIFF">IOB[2]:OUTPUT_DIFF</th>
<th>1.F2.B6</th>
<th>0.F2.B73</th>
<th>0.F2.B60</th>
<th>1.F2.B19</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_DIFF">IOB[4]:OUTPUT_DIFF</th>
<th>1.F2.B60</th>
<th>1.F2.B46</th>
<th>1.F2.B33</th>
<th>1.F2.B73</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F3.B16</th>
<th>0.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F3.B43</th>
<th>0.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>0.F3.B34</th>
<th>0.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_ENABLE">IOB[2]:OUTPUT_ENABLE</th>
<th>0.F3.B70</th>
<th>0.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:OUTPUT_MISC">IOB[2]:OUTPUT_MISC</th>
<th>0.F3.B61</th>
<th>0.F2.B61</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:OUTPUT_ENABLE">IOB[3]:OUTPUT_ENABLE</th>
<th>1.F3.B16</th>
<th>1.F2.B17</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:OUTPUT_MISC">IOB[3]:OUTPUT_MISC</th>
<th>1.F3.B7</th>
<th>1.F2.B7</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_ENABLE">IOB[4]:OUTPUT_ENABLE</th>
<th>1.F3.B43</th>
<th>1.F2.B44</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:OUTPUT_MISC">IOB[4]:OUTPUT_MISC</th>
<th>1.F3.B34</th>
<th>1.F2.B34</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:OUTPUT_ENABLE">IOB[5]:OUTPUT_ENABLE</th>
<th>1.F3.B70</th>
<th>1.F2.B71</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:OUTPUT_MISC">IOB[5]:OUTPUT_MISC</th>
<th>1.F3.B61</th>
<th>1.F2.B61</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F3.B12</th>
<th>0.F3.B11</th>
<th>0.F3.B10</th>
<th>0.F3.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F3.B39</th>
<th>0.F3.B38</th>
<th>0.F3.B37</th>
<th>0.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:PDRIVE">IOB[2]:PDRIVE</th>
<th>0.F3.B66</th>
<th>0.F3.B65</th>
<th>0.F3.B64</th>
<th>0.F3.B63</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:PDRIVE">IOB[3]:PDRIVE</th>
<th>1.F3.B12</th>
<th>1.F3.B11</th>
<th>1.F3.B10</th>
<th>1.F3.B9</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:PDRIVE">IOB[4]:PDRIVE</th>
<th>1.F3.B39</th>
<th>1.F3.B38</th>
<th>1.F3.B37</th>
<th>1.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:PDRIVE">IOB[5]:PDRIVE</th>
<th>1.F3.B66</th>
<th>1.F3.B65</th>
<th>1.F3.B64</th>
<th>1.F3.B63</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F3.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:PULL">IOB[1]:PULL</th>
<th>0.F3.B41</th>
<th>0.F2.B41</th>
<th>0.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:PULL">IOB[2]:PULL</th>
<th>0.F3.B68</th>
<th>0.F2.B68</th>
<th>0.F3.B67</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:PULL">IOB[3]:PULL</th>
<th>1.F3.B14</th>
<th>1.F2.B14</th>
<th>1.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:PULL">IOB[4]:PULL</th>
<th>1.F3.B41</th>
<th>1.F2.B41</th>
<th>1.F3.B40</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:PULL">IOB[5]:PULL</th>
<th>1.F3.B68</th>
<th>1.F2.B68</th>
<th>1.F3.B67</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[0]:SLEW">IOB[0]:SLEW</th>
<th>0.F3.B4</th>
<th>0.F3.B8</th>
<th>0.F2.B4</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[1]:SLEW">IOB[1]:SLEW</th>
<th>0.F3.B31</th>
<th>0.F3.B35</th>
<th>0.F2.B31</th>
<th>0.F2.B32</th>
<th>0.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[2]:SLEW">IOB[2]:SLEW</th>
<th>0.F3.B58</th>
<th>0.F3.B62</th>
<th>0.F2.B58</th>
<th>0.F2.B59</th>
<th>0.F3.B59</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[3]:SLEW">IOB[3]:SLEW</th>
<th>1.F3.B4</th>
<th>1.F3.B8</th>
<th>1.F2.B4</th>
<th>1.F2.B5</th>
<th>1.F3.B5</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[4]:SLEW">IOB[4]:SLEW</th>
<th>1.F3.B31</th>
<th>1.F3.B35</th>
<th>1.F2.B31</th>
<th>1.F2.B32</th>
<th>1.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-IOB_V2P_WN2-IOB[5]:SLEW">IOB[5]:SLEW</th>
<th>1.F3.B58</th>
<th>1.F3.B62</th>
<th>1.F2.B58</th>
<th>1.F2.B59</th>
<th>1.F3.B59</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex2/io/iob-v2.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex2/dcm.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex2/io/iob-v2.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex2/dcm.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
