 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 19:13:26 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          0.65
  Critical Path Slack:          -0.18
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -5.71
  No. of Violating Paths:       33.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              10270
  Buf/Inv Cell Count:            2269
  Buf Cell Count:                 102
  Inv Cell Count:                2167
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     10104
  Sequential Cell Count:          166
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6799.715981
  Noncombinational Area:   403.577995
  Buf/Inv Area:            735.840005
  Total Buffer Area:            88.70
  Total Inverter Area:         647.14
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              7203.293976
  Design Area:            7203.293976


  Design Rules
  -----------------------------------
  Total Number of Nets:         10366
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas209

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.74
  Logic Optimization:                130.53
  Mapping Optimization:             1223.80
  -----------------------------------------
  Overall Compile Time:             1621.41
  Overall Compile Wall Clock Time:   443.19

  --------------------------------------------------------------------

  Design  WNS: 0.18  TNS: 5.71  Number of Violating Paths: 33


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
