Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  5 14:56:39 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.015        0.000                      0                  394        0.160        0.000                      0                  394        4.500        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.015        0.000                      0                  394        0.160        0.000                      0                  394        4.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.041     9.570    u3/counter[26]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[12]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/RFreqCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.041     9.570    u3/counter[26]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[13]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/RFreqCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.041     9.570    u3/counter[26]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[14]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/RFreqCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.041     9.570    u3/counter[26]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  u3/RFreqCount_reg[15]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/RFreqCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.890ns (19.809%)  route 3.603ns (80.191%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.037     9.566    u3/counter[26]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[12]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/LFreqCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.890ns (19.809%)  route 3.603ns (80.191%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.037     9.566    u3/counter[26]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[13]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/LFreqCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.890ns (19.809%)  route 3.603ns (80.191%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.037     9.566    u3/counter[26]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[14]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/LFreqCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.890ns (19.809%)  route 3.603ns (80.191%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         1.037     9.566    u3/counter[26]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  u3/LFreqCount_reg[15]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y93         FDRE (Setup_fdre_C_R)       -0.429    14.586    u3/LFreqCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.890ns (20.443%)  route 3.464ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         0.898     9.427    u3/counter[26]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  u3/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  u3/counter_reg[21]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    14.491    u3/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.890ns (20.443%)  route 3.464ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u3/clk100_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.807     6.398    u3/counter[8]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  u3/counter[0]_i_5/O
                         net (fo=1, routed)           0.987     7.509    u3/counter[0]_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.633 f  u3/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.772     8.405    u3/counter[0]_i_2__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  u3/counter[26]_i_1/O
                         net (fo=119, routed)         0.898     9.427    u3/counter[26]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  u3/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437    14.778    u3/clk100_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  u3/counter_reg[22]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    14.491    u3/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  u3/LFreqCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[6]/Q
                         net (fo=2, routed)           0.126     1.711    u3/LFreqCount_reg[6]
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.070     1.550    u3/LFreqOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  u3/LFreqCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[10]/Q
                         net (fo=2, routed)           0.126     1.711    u3/LFreqCount_reg[10]
    SLICE_X44Y92         FDRE                                         r  u3/LFreqOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  u3/LFreqOut_reg[9]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.070     1.550    u3/LFreqOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.777%)  route 0.131ns (48.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  u3/LFreqCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[7]/Q
                         net (fo=2, routed)           0.131     1.716    u3/LFreqCount_reg[7]
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.072     1.552    u3/LFreqOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  u3/servoFreqCount_reg[13]/Q
                         net (fo=2, routed)           0.061     1.668    u3/servoFreqCount_reg[13]
    SLICE_X39Y90         FDRE                                         r  u3/servoFreqOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  u3/servoFreqOut_reg[12]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.047     1.503    u3/servoFreqOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  u3/LFreqCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[5]/Q
                         net (fo=2, routed)           0.128     1.713    u3/LFreqCount_reg[5]
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.066     1.546    u3/LFreqOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  u3/LFreqCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[9]/Q
                         net (fo=2, routed)           0.128     1.713    u3/LFreqCount_reg[9]
    SLICE_X44Y92         FDRE                                         r  u3/LFreqOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  u3/LFreqOut_reg[8]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.066     1.546    u3/LFreqOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  u3/LFreqCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[4]/Q
                         net (fo=2, routed)           0.134     1.718    u3/LFreqCount_reg[4]
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  u3/LFreqOut_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.070     1.550    u3/LFreqOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  u3/LFreqCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/LFreqCount_reg[8]/Q
                         net (fo=2, routed)           0.134     1.718    u3/LFreqCount_reg[8]
    SLICE_X44Y92         FDRE                                         r  u3/LFreqOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  u3/LFreqOut_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.070     1.550    u3/LFreqOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.210%)  route 0.133ns (44.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.559     1.442    u3/clk100_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  u3/servoFreqCount_reg[6]/Q
                         net (fo=2, routed)           0.133     1.739    u3/servoFreqCount_reg[6]
    SLICE_X40Y88         FDRE                                         r  u3/servoFreqOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.829     1.956    u3/clk100_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  u3/servoFreqOut_reg[5]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.070     1.548    u3/servoFreqOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.559     1.442    u3/clk100_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  u3/servoFreqCount_reg[5]/Q
                         net (fo=2, routed)           0.116     1.722    u3/servoFreqCount_reg[5]
    SLICE_X39Y88         FDRE                                         r  u3/servoFreqOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  u3/servoFreqOut_reg[4]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.075     1.530    u3/servoFreqOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   u0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   u0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   u0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   u0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 3.976ns (45.370%)  route 4.787ns (54.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u0/clk100_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  u0/seg_temp_reg[5]_lopt_replica_2/Q
                         net (fo=1, routed)           4.787    10.316    lopt_1
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.836 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.836    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 3.960ns (45.555%)  route 4.733ns (54.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u0/clk100_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  u0/seg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  u0/seg_temp_reg[5]/Q
                         net (fo=1, routed)           4.733    10.262    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.766 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.766    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.055ns (46.796%)  route 4.610ns (53.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.551     5.072    u1/clk100_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           4.610    10.200    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    13.737 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000    13.737    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.054ns (47.257%)  route 4.524ns (52.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.551     5.072    u0/clk100_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  u0/seg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  u0/seg_temp_reg[3]/Q
                         net (fo=1, routed)           4.524    10.114    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.650 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.650    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.348ns  (logic 3.967ns (47.517%)  route 4.381ns (52.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.552     5.073    u0/clk100_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  u0/seg_temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.381     9.910    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.421 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.421    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 4.098ns (61.539%)  route 2.561ns (38.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.555     5.076    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           2.561     8.056    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.679    11.735 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.735    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 4.099ns (63.296%)  route 2.377ns (36.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.555     5.076    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           2.377     7.872    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.680    11.552 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.552    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 3.972ns (62.332%)  route 2.400ns (37.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.555     5.076    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           2.400     7.932    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.448 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.448    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 3.961ns (62.467%)  route 2.380ns (37.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.555     5.076    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           2.380     7.911    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505    11.416 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.416    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 4.159ns (69.493%)  route 1.826ns (30.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.621     5.142    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           1.826     7.446    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.681    11.127 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.127    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/an_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.364ns (80.203%)  route 0.337ns (19.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u0/an_temp_reg[1]/Q
                         net (fo=1, routed)           0.337     1.969    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.169 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.169    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.426ns (81.207%)  route 0.330ns (18.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  u0/an_temp_reg[2]/Q
                         net (fo=1, routed)           0.330     1.946    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.224 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.224    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.368ns (76.791%)  route 0.413ns (23.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u0/an_temp_reg[0]/Q
                         net (fo=1, routed)           0.413     2.046    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.250 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.412ns (79.112%)  route 0.373ns (20.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           0.373     1.989    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.253 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.253    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.347ns (65.459%)  route 0.711ns (34.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.562     1.445    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           0.711     2.297    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.503 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.503    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.358ns (64.843%)  route 0.736ns (35.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.562     1.445    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           0.736     2.323    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.540 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.540    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.388ns (65.725%)  route 0.724ns (34.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.562     1.445    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           0.724     2.297    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.260     3.557 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.557    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.389ns (63.192%)  route 0.809ns (36.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.562     1.445    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           0.809     2.382    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         1.261     3.643 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.643    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.353ns (45.289%)  route 1.634ns (54.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.443    u0/clk100_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u0/seg_temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.634     3.218    lopt
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.430 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.430    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.402ns (45.750%)  route 1.662ns (54.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.559     1.442    u1/clk100_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           1.662     3.268    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     4.506 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000     4.506    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.577ns (22.751%)  route 5.354ns (77.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.732     6.185    u2/motor_IBUF
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.309 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     6.931    u2/inTemp[3]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.438     4.779    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.577ns (22.751%)  route 5.354ns (77.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.732     6.185    u2/motor_IBUF
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.309 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     6.931    u2/inTemp[3]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.438     4.779    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.577ns (22.751%)  route 5.354ns (77.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.732     6.185    u2/motor_IBUF
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.309 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     6.931    u2/inTemp[3]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.438     4.779    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.577ns (22.751%)  route 5.354ns (77.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.732     6.185    u2/motor_IBUF
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.309 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     6.931    u2/inTemp[3]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.438     4.779    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 1.589ns (25.707%)  route 4.592ns (74.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.669     5.134    u3/servoPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.258 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.923     6.182    u3/servoFreqCount
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.432     4.773    u3/clk100_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[4]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 1.589ns (25.707%)  route 4.592ns (74.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.669     5.134    u3/servoPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.258 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.923     6.182    u3/servoFreqCount
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.432     4.773    u3/clk100_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[5]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 1.589ns (25.707%)  route 4.592ns (74.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.669     5.134    u3/servoPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.258 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.923     6.182    u3/servoFreqCount
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.432     4.773    u3/clk100_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[6]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 1.589ns (25.707%)  route 4.592ns (74.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.669     5.134    u3/servoPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.258 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.923     6.182    u3/servoFreqCount
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.432     4.773    u3/clk100_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  u3/servoFreqCount_reg[7]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/RFreqCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.572ns (25.507%)  route 4.592ns (74.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           3.670     5.118    u3/RPhotoT_IBUF
    SLICE_X38Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.242 r  u3/RFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.922     6.164    u3/sel
    SLICE_X40Y90         FDRE                                         r  u3/RFreqCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.435     4.776    u3/clk100_IBUF_BUFG
    SLICE_X40Y90         FDRE                                         r  u3/RFreqCount_reg[0]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/RFreqCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.572ns (25.507%)  route 4.592ns (74.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           3.670     5.118    u3/RPhotoT_IBUF
    SLICE_X38Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.242 r  u3/RFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.922     6.164    u3/sel
    SLICE_X40Y90         FDRE                                         r  u3/RFreqCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.435     4.776    u3/clk100_IBUF_BUFG
    SLICE_X40Y90         FDRE                                         r  u3/RFreqCount_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/LOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.221ns (14.885%)  route 1.265ns (85.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.265     1.487    u3/LPhotoT_IBUF
    SLICE_X38Y93         FDRE                                         r  u3/LOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.829     1.957    u3/clk100_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  u3/LOld_reg/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/ROld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.216ns (13.415%)  route 1.397ns (86.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           1.397     1.613    u3/RPhotoT_IBUF
    SLICE_X38Y93         FDRE                                         r  u3/ROld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.829     1.957    u3/clk100_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  u3/ROld_reg/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/SOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.233ns (14.386%)  route 1.387ns (85.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           1.387     1.620    u3/servoPhotoT_IBUF
    SLICE_X38Y93         FDRE                                         r  u3/SOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.829     1.957    u3/clk100_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  u3/SOld_reg/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.266ns (16.146%)  route 1.383ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.203     1.424    u3/LPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.469 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.180     1.649    u3/servoFreqCount
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[12]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.266ns (16.146%)  route 1.383ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.203     1.424    u3/LPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.469 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.180     1.649    u3/servoFreqCount
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[13]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.266ns (16.146%)  route 1.383ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.203     1.424    u3/LPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.469 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.180     1.649    u3/servoFreqCount
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[14]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.266ns (16.146%)  route 1.383ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.203     1.424    u3/LPhotoT_IBUF
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.469 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.180     1.649    u3/servoFreqCount
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  u3/servoFreqCount_reg[15]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.262ns (15.677%)  route 1.407ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.407     1.623    u2/infraSensor_IBUF[1]
    SLICE_X47Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.668 r  u2/inTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.668    u2/inTemp[0]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.959    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.262ns (15.668%)  route 1.408ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.408     1.624    u2/infraSensor_IBUF[1]
    SLICE_X47Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.669 r  u2/inTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.669    u2/inTemp[2]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.959    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.265ns (15.829%)  route 1.407ns (84.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.407     1.623    u2/infraSensor_IBUF[1]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.048     1.671 r  u2/inTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.671    u2/inTemp[1]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.959    u2/clk100_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  u2/inTemp_reg[1]/C





