// Seed: 3172238457
module module_0 (
    output logic id_0,
    input  logic id_1
);
  genvar id_2;
  assign id_0 = 1 | id_2;
  type_10(
      1, 1, 1, 1, 1'd0
  );
  type_11 id_3 (
      .id_0(id_1),
      .id_1(),
      .id_2(id_0),
      .id_3(1),
      .id_4(1),
      .id_5(id_1)
  );
  reg id_4, id_5;
  logic id_6;
  logic id_7;
  assign id_4 = 1;
  always @(posedge 1 or posedge 1 - 1) begin
    id_5 <= 1'b0;
    id_2 = id_5;
  end
endmodule
