

================================================================
== Vitis HLS Report for 'writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3'
================================================================
* Date:           Thu Jan 27 12:45:36 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3  |        ?|        ?|        71|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 74 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 75 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 76 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 77 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 78 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_12, void @empty_4, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftOutStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:70]   --->   Operation 81 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bound5_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %bound5" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:70]   --->   Operation 82 'read' 'bound5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i37 0, i37 %indvar_flatten30"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %n"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 89 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%n_1 = load i31 %n" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 90 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i37 %indvar_flatten30"   --->   Operation 91 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i31 %n_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 92 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty = trunc i5 %r_1"   --->   Operation 93 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i4.i1, i24 %trunc_ln74, i4 %empty, i1 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.98ns)   --->   "%icmp_ln74 = icmp_eq  i37 %indvar_flatten30_load, i37 %bound5_read" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 95 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.93ns)   --->   "%add_ln74 = add i37 %indvar_flatten30_load, i37 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 96 'add' 'add_ln74' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split50, void %._crit_edge.loopexit.exitStub" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 97 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%c_load_1 = load i2 %c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:76]   --->   Operation 98 'load' 'c_load_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i7 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 99 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.59ns)   --->   "%icmp_ln75 = icmp_eq  i7 %indvar_flatten_load_1, i7 32" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 100 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.27ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i5 0, i5 %r_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 101 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.87ns)   --->   "%add_ln74_1 = add i31 %n_1, i31 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 102 'add' 'add_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i31 %add_ln74_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 103 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%select_ln74_1 = select i1 %icmp_ln75, i24 %trunc_ln74_1, i24 %trunc_ln74" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 104 'select' 'select_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln74_3)   --->   "%tmp_mid = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %trunc_ln74_1, i5 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 105 'bitconcatenate' 'tmp_mid' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln74)   --->   "%xor_ln74 = xor i1 %icmp_ln75, i1 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 106 'xor' 'xor_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.34ns)   --->   "%icmp_ln76 = icmp_eq  i2 %c_load_1, i2 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:76]   --->   Operation 107 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln74 = and i1 %icmp_ln76, i1 %xor_ln74" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 108 'and' 'and_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.25ns)   --->   "%select_ln74_2 = select i1 %icmp_ln75, i31 %add_ln74_1, i31 %n_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 109 'select' 'select_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln75 = add i5 %select_ln74, i5 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 110 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln75 = or i1 %and_ln74, i1 %icmp_ln75" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 111 'or' 'or_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%empty_74 = trunc i5 %add_ln75" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 112 'trunc' 'empty_74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%tmp_mid1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i4.i1, i24 %select_ln74_1, i4 %empty_74, i1 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 113 'bitconcatenate' 'tmp_mid1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln74_3 = select i1 %icmp_ln75, i29 %tmp_mid, i29 %tmp" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 114 'select' 'select_ln74_3' <Predicate = (!icmp_ln74)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%select_ln75 = select i1 %and_ln74, i29 %tmp_mid1, i29 %select_ln74_3" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 115 'select' 'select_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%sext_ln85_1_mid2_v_v_v_v_v = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %select_ln75, i6 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 116 'bitconcatenate' 'sext_ln85_1_mid2_v_v_v_v_v' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%zext_ln75 = zext i35 %sext_ln85_1_mid2_v_v_v_v_v" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 117 'zext' 'zext_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln75_1 = add i64 %zext_ln75, i64 %p_read_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 118 'add' 'add_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln85_1_mid2_v = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln75_1, i32 6, i32 63" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 119 'partselect' 'sext_ln85_1_mid2_v' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.27ns)   --->   "%select_ln75_1 = select i1 %and_ln74, i5 %add_ln75, i5 %select_ln74" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 120 'select' 'select_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%empty_76 = trunc i37 %indvar_flatten30_load"   --->   Operation 121 'trunc' 'empty_76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i36.i1, i36 0, i1 %empty_76"   --->   Operation 122 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.98ns)   --->   "%empty_77 = icmp_eq  i37 %tmp_17, i37 0"   --->   Operation 123 'icmp' 'empty_77' <Predicate = (!icmp_ln74)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_77, void %BurstBB, void %ReqBB"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:76]   --->   Operation 125 'load' 'c_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 126 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.43ns)   --->   "%add_ln76_1 = add i2 %c_load, i2 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:76]   --->   Operation 127 'add' 'add_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.27ns)   --->   "%select_ln76 = select i1 %or_ln75, i2 1, i2 %add_ln76_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:76]   --->   Operation 128 'select' 'select_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln75_2 = add i7 %indvar_flatten_load, i7 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 129 'add' 'add_ln75_2' <Predicate = (!icmp_ln74)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.30ns)   --->   "%select_ln75_2 = select i1 %icmp_ln75, i7 1, i7 %add_ln75_2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 130 'select' 'select_ln75_2' <Predicate = (!icmp_ln74)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%empty_78 = trunc i37 %add_ln74" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 131 'trunc' 'empty_78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i36.i1, i36 0, i1 %empty_78" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 132 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.98ns)   --->   "%empty_79 = icmp_eq  i37 %tmp_18, i37 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 133 'icmp' 'empty_79' <Predicate = (!icmp_ln74)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %empty_79, void %BurstBB1, void %RespBB" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 134 'br' 'br_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln74 = store i37 %add_ln74, i37 %indvar_flatten30" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 135 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_2 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln74 = store i31 %select_ln74_2, i31 %n" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74]   --->   Operation 136 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_2 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln75 = store i7 %select_ln75_2, i7 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 137 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_2 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln75 = store i5 %select_ln75_1, i5 %r" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 138 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_2 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln76 = store i2 %select_ln76, i2 %c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:76]   --->   Operation 139 'store' 'store_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i58 %sext_ln85_1_mid2_v" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75]   --->   Operation 141 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.23ns)   --->   "%fftOutStrm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fftOutStrm" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'read' 'fftOutStrm_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 16> <FIFO>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%ret_V = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 14, i32 31"   --->   Operation 143 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 31"   --->   Operation 144 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln902 = trunc i512 %fftOutStrm_read"   --->   Operation 145 'trunc' 'trunc_ln902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.65ns)   --->   "%icmp_ln902 = icmp_eq  i14 %trunc_ln902, i14 0"   --->   Operation 146 'icmp' 'icmp_ln902' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.79ns)   --->   "%ret_V_1 = add i18 %ret_V, i18 1"   --->   Operation 147 'add' 'ret_V_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln901 = select i1 %icmp_ln902, i18 %ret_V, i18 %ret_V_1"   --->   Operation 148 'select' 'select_ln901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_2 = select i1 %p_Result_s, i18 %select_ln901, i18 %ret_V"   --->   Operation 149 'select' 'ret_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%ret_V_3 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 46, i32 63"   --->   Operation 150 'partselect' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 63"   --->   Operation 151 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 32, i32 45"   --->   Operation 152 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.65ns)   --->   "%icmp_ln902_1 = icmp_eq  i14 %p_Result_6, i14 0"   --->   Operation 153 'icmp' 'icmp_ln902_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.79ns)   --->   "%ret_V_4 = add i18 %ret_V_3, i18 1"   --->   Operation 154 'add' 'ret_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%select_ln901_1 = select i1 %icmp_ln902_1, i18 %ret_V_3, i18 %ret_V_4"   --->   Operation 155 'select' 'select_ln901_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_5 = select i1 %p_Result_1, i18 %select_ln901_1, i18 %ret_V_3"   --->   Operation 156 'select' 'ret_V_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%ret_V_6 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 78, i32 95"   --->   Operation 157 'partselect' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 95"   --->   Operation 158 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_s_75 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 64, i32 77"   --->   Operation 159 'partselect' 'p_Result_s_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.65ns)   --->   "%icmp_ln902_2 = icmp_eq  i14 %p_Result_s_75, i14 0"   --->   Operation 160 'icmp' 'icmp_ln902_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.79ns)   --->   "%ret_V_7 = add i18 %ret_V_6, i18 1"   --->   Operation 161 'add' 'ret_V_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln901_2 = select i1 %icmp_ln902_2, i18 %ret_V_6, i18 %ret_V_7"   --->   Operation 162 'select' 'select_ln901_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_2, i18 %select_ln901_2, i18 %ret_V_6"   --->   Operation 163 'select' 'ret_V_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%ret_V_9 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 110, i32 127"   --->   Operation 164 'partselect' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 127"   --->   Operation 165 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 96, i32 109"   --->   Operation 166 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.65ns)   --->   "%icmp_ln902_3 = icmp_eq  i14 %p_Result_5, i14 0"   --->   Operation 167 'icmp' 'icmp_ln902_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.79ns)   --->   "%ret_V_10 = add i18 %ret_V_9, i18 1"   --->   Operation 168 'add' 'ret_V_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%select_ln901_3 = select i1 %icmp_ln902_3, i18 %ret_V_9, i18 %ret_V_10"   --->   Operation 169 'select' 'select_ln901_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_11 = select i1 %p_Result_3, i18 %select_ln901_3, i18 %ret_V_9"   --->   Operation 170 'select' 'ret_V_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%ret_V_12 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 142, i32 159"   --->   Operation 171 'partselect' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 159"   --->   Operation 172 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 128, i32 141"   --->   Operation 173 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.65ns)   --->   "%icmp_ln902_4 = icmp_eq  i14 %p_Result_8, i14 0"   --->   Operation 174 'icmp' 'icmp_ln902_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.79ns)   --->   "%ret_V_13 = add i18 %ret_V_12, i18 1"   --->   Operation 175 'add' 'ret_V_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%select_ln901_4 = select i1 %icmp_ln902_4, i18 %ret_V_12, i18 %ret_V_13"   --->   Operation 176 'select' 'select_ln901_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_14 = select i1 %p_Result_4, i18 %select_ln901_4, i18 %ret_V_12"   --->   Operation 177 'select' 'ret_V_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%ret_V_15 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 174, i32 191"   --->   Operation 178 'partselect' 'ret_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 191"   --->   Operation 179 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 160, i32 173"   --->   Operation 180 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.65ns)   --->   "%icmp_ln902_5 = icmp_eq  i14 %p_Result_9, i14 0"   --->   Operation 181 'icmp' 'icmp_ln902_5' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.79ns)   --->   "%ret_V_16 = add i18 %ret_V_15, i18 1"   --->   Operation 182 'add' 'ret_V_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%select_ln901_5 = select i1 %icmp_ln902_5, i18 %ret_V_15, i18 %ret_V_16"   --->   Operation 183 'select' 'select_ln901_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_17 = select i1 %p_Result_7, i18 %select_ln901_5, i18 %ret_V_15"   --->   Operation 184 'select' 'ret_V_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%ret_V_18 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 206, i32 223"   --->   Operation 185 'partselect' 'ret_V_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 223"   --->   Operation 186 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 192, i32 205"   --->   Operation 187 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.65ns)   --->   "%icmp_ln902_6 = icmp_eq  i14 %p_Result_11, i14 0"   --->   Operation 188 'icmp' 'icmp_ln902_6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.79ns)   --->   "%ret_V_19 = add i18 %ret_V_18, i18 1"   --->   Operation 189 'add' 'ret_V_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%select_ln901_6 = select i1 %icmp_ln902_6, i18 %ret_V_18, i18 %ret_V_19"   --->   Operation 190 'select' 'select_ln901_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_20 = select i1 %p_Result_10, i18 %select_ln901_6, i18 %ret_V_18"   --->   Operation 191 'select' 'ret_V_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%ret_V_21 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 238, i32 255"   --->   Operation 192 'partselect' 'ret_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 255"   --->   Operation 193 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 224, i32 237"   --->   Operation 194 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.65ns)   --->   "%icmp_ln902_7 = icmp_eq  i14 %p_Result_13, i14 0"   --->   Operation 195 'icmp' 'icmp_ln902_7' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.79ns)   --->   "%ret_V_22 = add i18 %ret_V_21, i18 1"   --->   Operation 196 'add' 'ret_V_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%select_ln901_7 = select i1 %icmp_ln902_7, i18 %ret_V_21, i18 %ret_V_22"   --->   Operation 197 'select' 'select_ln901_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_23 = select i1 %p_Result_12, i18 %select_ln901_7, i18 %ret_V_21"   --->   Operation 198 'select' 'ret_V_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%ret_V_24 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 270, i32 287"   --->   Operation 199 'partselect' 'ret_V_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 287"   --->   Operation 200 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 256, i32 269"   --->   Operation 201 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.65ns)   --->   "%icmp_ln902_8 = icmp_eq  i14 %p_Result_15, i14 0"   --->   Operation 202 'icmp' 'icmp_ln902_8' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.79ns)   --->   "%ret_V_25 = add i18 %ret_V_24, i18 1"   --->   Operation 203 'add' 'ret_V_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%select_ln901_8 = select i1 %icmp_ln902_8, i18 %ret_V_24, i18 %ret_V_25"   --->   Operation 204 'select' 'select_ln901_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_26 = select i1 %p_Result_14, i18 %select_ln901_8, i18 %ret_V_24"   --->   Operation 205 'select' 'ret_V_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%ret_V_27 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 302, i32 319"   --->   Operation 206 'partselect' 'ret_V_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 319"   --->   Operation 207 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 288, i32 301"   --->   Operation 208 'partselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.65ns)   --->   "%icmp_ln902_9 = icmp_eq  i14 %p_Result_17, i14 0"   --->   Operation 209 'icmp' 'icmp_ln902_9' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.79ns)   --->   "%ret_V_28 = add i18 %ret_V_27, i18 1"   --->   Operation 210 'add' 'ret_V_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%select_ln901_9 = select i1 %icmp_ln902_9, i18 %ret_V_27, i18 %ret_V_28"   --->   Operation 211 'select' 'select_ln901_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_29 = select i1 %p_Result_16, i18 %select_ln901_9, i18 %ret_V_27"   --->   Operation 212 'select' 'ret_V_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%ret_V_30 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 334, i32 351"   --->   Operation 213 'partselect' 'ret_V_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 351"   --->   Operation 214 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 320, i32 333"   --->   Operation 215 'partselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.65ns)   --->   "%icmp_ln902_10 = icmp_eq  i14 %p_Result_19, i14 0"   --->   Operation 216 'icmp' 'icmp_ln902_10' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.79ns)   --->   "%ret_V_31 = add i18 %ret_V_30, i18 1"   --->   Operation 217 'add' 'ret_V_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%select_ln901_10 = select i1 %icmp_ln902_10, i18 %ret_V_30, i18 %ret_V_31"   --->   Operation 218 'select' 'select_ln901_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_32 = select i1 %p_Result_18, i18 %select_ln901_10, i18 %ret_V_30"   --->   Operation 219 'select' 'ret_V_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%ret_V_33 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 366, i32 383"   --->   Operation 220 'partselect' 'ret_V_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 383"   --->   Operation 221 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 352, i32 365"   --->   Operation 222 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.65ns)   --->   "%icmp_ln902_11 = icmp_eq  i14 %p_Result_21, i14 0"   --->   Operation 223 'icmp' 'icmp_ln902_11' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.79ns)   --->   "%ret_V_34 = add i18 %ret_V_33, i18 1"   --->   Operation 224 'add' 'ret_V_34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%select_ln901_11 = select i1 %icmp_ln902_11, i18 %ret_V_33, i18 %ret_V_34"   --->   Operation 225 'select' 'select_ln901_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_35 = select i1 %p_Result_20, i18 %select_ln901_11, i18 %ret_V_33"   --->   Operation 226 'select' 'ret_V_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%ret_V_36 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 398, i32 415"   --->   Operation 227 'partselect' 'ret_V_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 415"   --->   Operation 228 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 384, i32 397"   --->   Operation 229 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.65ns)   --->   "%icmp_ln902_12 = icmp_eq  i14 %p_Result_23, i14 0"   --->   Operation 230 'icmp' 'icmp_ln902_12' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.79ns)   --->   "%ret_V_37 = add i18 %ret_V_36, i18 1"   --->   Operation 231 'add' 'ret_V_37' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%select_ln901_12 = select i1 %icmp_ln902_12, i18 %ret_V_36, i18 %ret_V_37"   --->   Operation 232 'select' 'select_ln901_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_38 = select i1 %p_Result_22, i18 %select_ln901_12, i18 %ret_V_36"   --->   Operation 233 'select' 'ret_V_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%ret_V_39 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 430, i32 447"   --->   Operation 234 'partselect' 'ret_V_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 447"   --->   Operation 235 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 416, i32 429"   --->   Operation 236 'partselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.65ns)   --->   "%icmp_ln902_13 = icmp_eq  i14 %p_Result_25, i14 0"   --->   Operation 237 'icmp' 'icmp_ln902_13' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.79ns)   --->   "%ret_V_40 = add i18 %ret_V_39, i18 1"   --->   Operation 238 'add' 'ret_V_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%select_ln901_13 = select i1 %icmp_ln902_13, i18 %ret_V_39, i18 %ret_V_40"   --->   Operation 239 'select' 'select_ln901_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_41 = select i1 %p_Result_24, i18 %select_ln901_13, i18 %ret_V_39"   --->   Operation 240 'select' 'ret_V_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%ret_V_42 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 462, i32 479"   --->   Operation 241 'partselect' 'ret_V_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node ret_V_44)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 479"   --->   Operation 242 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_27 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 448, i32 461"   --->   Operation 243 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.65ns)   --->   "%icmp_ln902_14 = icmp_eq  i14 %p_Result_27, i14 0"   --->   Operation 244 'icmp' 'icmp_ln902_14' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.79ns)   --->   "%ret_V_43 = add i18 %ret_V_42, i18 1"   --->   Operation 245 'add' 'ret_V_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node ret_V_44)   --->   "%select_ln901_14 = select i1 %icmp_ln902_14, i18 %ret_V_42, i18 %ret_V_43"   --->   Operation 246 'select' 'select_ln901_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_44 = select i1 %p_Result_26, i18 %select_ln901_14, i18 %ret_V_42"   --->   Operation 247 'select' 'ret_V_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%ret_V_45 = partselect i18 @_ssdm_op_PartSelect.i18.i512.i32.i32, i512 %fftOutStrm_read, i32 494, i32 511"   --->   Operation 248 'partselect' 'ret_V_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node ret_V_47)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %fftOutStrm_read, i32 511"   --->   Operation 249 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i14 @_ssdm_op_PartSelect.i14.i512.i32.i32, i512 %fftOutStrm_read, i32 480, i32 493"   --->   Operation 250 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.65ns)   --->   "%icmp_ln902_15 = icmp_eq  i14 %p_Result_29, i14 0"   --->   Operation 251 'icmp' 'icmp_ln902_15' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.79ns)   --->   "%ret_V_46 = add i18 %ret_V_45, i18 1"   --->   Operation 252 'add' 'ret_V_46' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node ret_V_47)   --->   "%select_ln901_15 = select i1 %icmp_ln902_15, i18 %ret_V_45, i18 %ret_V_46"   --->   Operation 253 'select' 'select_ln901_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_47 = select i1 %p_Result_28, i18 %select_ln901_15, i18 %ret_V_45"   --->   Operation 254 'select' 'ret_V_47' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln75" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 255 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (2.92ns)   --->   "%gmem_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P1A, i512 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 256 'writereq' 'gmem_addr_1_wr_req' <Predicate = (empty_77)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 257 'br' 'br_ln0' <Predicate = (empty_77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_str"   --->   Operation 258 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_2_VITIS_LOOP_76_3_str"   --->   Operation 259 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 260 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 261 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i18 %ret_V_2"   --->   Operation 262 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i18 %ret_V_5"   --->   Operation 263 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln225_2 = sext i18 %ret_V_8"   --->   Operation 264 'sext' 'sext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i18 %ret_V_11"   --->   Operation 265 'sext' 'sext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln225_4 = sext i18 %ret_V_14"   --->   Operation 266 'sext' 'sext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln225_5 = sext i18 %ret_V_17"   --->   Operation 267 'sext' 'sext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln225_6 = sext i18 %ret_V_20"   --->   Operation 268 'sext' 'sext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln225_7 = sext i18 %ret_V_23"   --->   Operation 269 'sext' 'sext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln225_8 = sext i18 %ret_V_26"   --->   Operation 270 'sext' 'sext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln225_9 = sext i18 %ret_V_29"   --->   Operation 271 'sext' 'sext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln225_10 = sext i18 %ret_V_32"   --->   Operation 272 'sext' 'sext_ln225_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln225_11 = sext i18 %ret_V_35"   --->   Operation 273 'sext' 'sext_ln225_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln225_12 = sext i18 %ret_V_38"   --->   Operation 274 'sext' 'sext_ln225_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln225_13 = sext i18 %ret_V_41"   --->   Operation 275 'sext' 'sext_ln225_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln225_14 = sext i18 %ret_V_44"   --->   Operation 276 'sext' 'sext_ln225_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%singleSuperSample_V = bitconcatenate i498 @_ssdm_op_BitConcatenate.i498.i18.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i18 %ret_V_47, i32 %sext_ln225_14, i32 %sext_ln225_13, i32 %sext_ln225_12, i32 %sext_ln225_11, i32 %sext_ln225_10, i32 %sext_ln225_9, i32 %sext_ln225_8, i32 %sext_ln225_7, i32 %sext_ln225_6, i32 %sext_ln225_5, i32 %sext_ln225_4, i32 %sext_ln225_3, i32 %sext_ln225_2, i32 %sext_ln225_1, i32 %sext_ln225"   --->   Operation 277 'bitconcatenate' 'singleSuperSample_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i498 %singleSuperSample_V"   --->   Operation 278 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (2.92ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.m_axi.i512P1A, i512 %gmem_addr, i512 %sext_ln414, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 279 'write' 'write_ln85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 280 [68/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 280 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 281 [67/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 281 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 282 [66/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 282 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 283 [65/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 283 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 284 [64/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 284 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 285 [63/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 285 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 286 [62/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 286 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 287 [61/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 287 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 288 [60/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 288 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 289 [59/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 289 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 290 [58/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 290 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 291 [57/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 291 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 292 [56/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 292 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 293 [55/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 293 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 294 [54/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 294 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 295 [53/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 295 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 296 [52/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 296 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 297 [51/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 297 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 298 [50/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 298 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 299 [49/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 299 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 300 [48/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 300 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 301 [47/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 301 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 302 [46/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 302 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 303 [45/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 303 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 304 [44/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 304 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 305 [43/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 305 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 306 [42/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 306 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 307 [41/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 307 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 308 [40/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 308 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 309 [39/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 309 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 310 [38/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 310 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 311 [37/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 311 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 312 [36/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 312 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 313 [35/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 313 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 314 [34/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 314 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 315 [33/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 315 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 316 [32/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 316 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 317 [31/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 317 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 318 [30/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 318 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 319 [29/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 319 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 320 [28/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 320 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 321 [27/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 321 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 322 [26/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 322 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 323 [25/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 323 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 324 [24/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 324 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 325 [23/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 325 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 326 [22/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 326 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 327 [21/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 327 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 328 [20/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 328 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 329 [19/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 329 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 330 [18/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 330 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 331 [17/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 331 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 332 [16/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 332 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 333 [15/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 333 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 334 [14/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 334 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 335 [13/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 335 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 336 [12/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 336 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 337 [11/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 337 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 338 [10/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 338 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 339 [9/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 339 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 340 [8/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 340 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 341 [7/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 341 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 342 [6/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 342 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 343 [5/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 343 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 344 [4/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 344 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 345 [3/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 345 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 346 [2/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 346 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 349 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 349 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 347 [1/68] (2.92ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85]   --->   Operation 347 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (empty_79)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB1"   --->   Operation 348 'br' 'br_ln0' <Predicate = (empty_79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten30') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten30' [14]  (0.387 ns)

 <State 2>: 2.73ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75) on local variable 'indvar_flatten' [32]  (0 ns)
	'icmp' operation ('icmp_ln75', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75) [34]  (0.6 ns)
	'select' operation ('select_ln74', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:74) [35]  (0.278 ns)
	'add' operation ('add_ln75', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75) [44]  (0.707 ns)
	'select' operation ('select_ln75', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75) [50]  (0 ns)
	'add' operation ('add_ln75_1', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:75) [53]  (1.15 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [189]  (0 ns)
	bus request operation ('gmem_addr_1_wr_req', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [195]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus write operation ('write_ln85', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [200]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 25>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 26>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 27>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 28>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 35>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 53>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 54>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 55>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 56>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 57>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 58>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 59>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 60>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 61>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 62>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 63>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 64>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 65>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 67>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 68>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 69>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 70>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 71>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)

 <State 72>: 2.92ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_wr_resp', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) on port 'gmem' (/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:85) [210]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
