\hypertarget{group___s_p_i___interrupt__definition}{}\doxysection{S\+PI Interrupt Definition}
\label{group___s_p_i___interrupt__definition}\index{SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}{S\+P\+I\+\_\+\+I\+T\+\_\+\+T\+XE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}{S\+P\+I\+\_\+\+I\+T\+\_\+\+R\+X\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}{S\+P\+I\+\_\+\+I\+T\+\_\+\+E\+RR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}\label{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}} 
\index{SPI Interrupt Definition@{SPI Interrupt Definition}!SPI\_IT\_ERR@{SPI\_IT\_ERR}}
\index{SPI\_IT\_ERR@{SPI\_IT\_ERR}!SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_IT\_ERR}{SPI\_IT\_ERR}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+I\+T\+\_\+\+E\+RR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}}}



Definition at line 307 of file stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}\label{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}} 
\index{SPI Interrupt Definition@{SPI Interrupt Definition}!SPI\_IT\_RXNE@{SPI\_IT\_RXNE}}
\index{SPI\_IT\_RXNE@{SPI\_IT\_RXNE}!SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_IT\_RXNE}{SPI\_IT\_RXNE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+I\+T\+\_\+\+R\+X\+NE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}}}



Definition at line 306 of file stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}\label{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}} 
\index{SPI Interrupt Definition@{SPI Interrupt Definition}!SPI\_IT\_TXE@{SPI\_IT\_TXE}}
\index{SPI\_IT\_TXE@{SPI\_IT\_TXE}!SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_IT\_TXE}{SPI\_IT\_TXE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+I\+T\+\_\+\+T\+XE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}}}



Definition at line 305 of file stm32f4xx\+\_\+hal\+\_\+spi.\+h.

