{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638878013582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638878013582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 20:53:33 2021 " "Processing started: Tue Dec 07 20:53:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638878013582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878013582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878013582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638878013863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638878013863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_register " "Found entity 1: eight_bit_register" {  } { { "eight_bit_register.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_alphabet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_alphabet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_alphabet " "Found entity 1: decimal_to_alphabet" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_2bit " "Found entity 1: adder_8bit_2bit" {  } { { "adder_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.bdf " "Can't analyze file -- file test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "quartus.bdf " "Can't analyze file -- file quartus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/or_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobus_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobus_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitToBus_8bit " "Found entity 1: bitToBus_8bit" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878019761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878019761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decimal_to_alphabet " "Elaborating entity \"decimal_to_alphabet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638878019792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_register eight_bit_register:inst " "Elaborating entity \"eight_bit_register\" for hierarchy \"eight_bit_register:inst\"" {  } { { "decimal_to_alphabet.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -464 3328 3488 -336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register eight_bit_register:inst\|four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"eight_bit_register:inst\|four_bit_register:inst\"" {  } { { "eight_bit_register.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { { 56 272 432 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 eight_bit_register:inst\|four_bit_register:inst\|mx_2x1:inst5 " "Elaborating entity \"mx_2x1\" for hierarchy \"eight_bit_register:inst\|four_bit_register:inst\|mx_2x1:inst5\"" {  } { { "four_bit_register.bdf" "inst5" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { { 96 328 440 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bit or_8bit:inst41 " "Elaborating entity \"or_8bit\" for hierarchy \"or_8bit:inst41\"" {  } { { "decimal_to_alphabet.bdf" "inst41" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -464 3080 3256 -368 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit_2bit adder_8bit_2bit:in432st " "Elaborating entity \"adder_8bit_2bit\" for hierarchy \"adder_8bit_2bit:in432st\"" {  } { { "decimal_to_alphabet.bdf" "in432st" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -336 -1784 -1608 -240 "in432st" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_8bit_2bit:in432st\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_8bit_2bit:in432st\|full_adder:inst\"" {  } { { "adder_8bit_2bit.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { { -32 616 712 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder_8bit_2bit:in432st\|full_adder:inst\|half_adder:inst " "Elaborating entity \"half_adder\" for hierarchy \"adder_8bit_2bit:in432st\|full_adder:inst\|half_adder:inst\"" {  } { { "full_adder.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 32 256 352 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBus_8bit bitToBus_8bit:inst123456 " "Elaborating entity \"bitToBus_8bit\" for hierarchy \"bitToBus_8bit:inst123456\"" {  } { { "decimal_to_alphabet.bdf" "inst123456" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -296 -2120 -1976 -104 "inst123456" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Din " "Converted elements in bus name \"Din\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[0\] Din0 " "Converted element name(s) from \"Din\[0\]\" to \"Din0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7\] Din7 " "Converted element name(s) from \"Din\[7\]\" to \"Din7\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 64 440 576 81 "Din\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[1\] Din1 " "Converted element name(s) from \"Din\[1\]\" to \"Din1\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 256 424 576 273 "Din\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[6\] Din6 " "Converted element name(s) from \"Din\[6\]\" to \"Din6\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 88 440 576 105 "Din\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[5\] Din5 " "Converted element name(s) from \"Din\[5\]\" to \"Din5\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 112 440 576 129 "Din\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[2\] Din2 " "Converted element name(s) from \"Din\[2\]\" to \"Din2\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 232 424 576 249 "Din\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[3\] Din3 " "Converted element name(s) from \"Din\[3\]\" to \"Din3\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 200 424 576 217 "Din\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[4\] Din4 " "Converted element name(s) from \"Din\[4\]\" to \"Din4\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 160 440 576 177 "Din\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7..0\] Din7..0 " "Converted element name(s) from \"Din\[7..0\]\" to \"Din7..0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878019839 ""}  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } { 64 440 576 81 "Din\[7\]" "" } { 256 424 576 273 "Din\[1\]" "" } { 88 440 576 105 "Din\[6\]" "" } { 112 440 576 129 "Din\[5\]" "" } { 232 424 576 249 "Din\[2\]" "" } { 200 424 576 217 "Din\[3\]" "" } { 160 440 576 177 "Din\[4\]" "" } { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:inst5 " "Elaborating entity \"counter4\" for hierarchy \"counter4:inst5\"" {  } { { "decimal_to_alphabet.bdf" "inst5" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -264 -1976 -1832 -168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:inst14 " "Elaborating entity \"counter2\" for hierarchy \"counter2:inst14\"" {  } { { "decimal_to_alphabet.bdf" "inst14" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -280 2160 2272 -184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878019854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[7\] GND " "Pin \"alphabet\[7\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878020775 "|decimal_to_alphabet|alphabet[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[6\] GND " "Pin \"alphabet\[6\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878020775 "|decimal_to_alphabet|alphabet[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[5\] GND " "Pin \"alphabet\[5\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878020775 "|decimal_to_alphabet|alphabet[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[4\] GND " "Pin \"alphabet\[4\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878020775 "|decimal_to_alphabet|alphabet[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[3\] GND " "Pin \"alphabet\[3\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878020775 "|decimal_to_alphabet|alphabet[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[2\] GND " "Pin \"alphabet\[2\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878020775 "|decimal_to_alphabet|alphabet[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638878020775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638878020791 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638878020791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638878020791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638878020791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638878021025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 20:53:41 2021 " "Processing ended: Tue Dec 07 20:53:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638878021025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638878021025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638878021025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878021025 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878021672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638878022156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638878022156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 20:53:41 2021 " "Processing started: Tue Dec 07 20:53:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638878022156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638878022156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quartus -c quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638878022156 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638878022281 ""}
{ "Info" "0" "" "Project  = quartus" {  } {  } 0 0 "Project  = quartus" 0 0 "Fitter" 0 0 1638878022281 ""}
{ "Info" "0" "" "Revision = quartus" {  } {  } 0 0 "Revision = quartus" 0 0 "Fitter" 0 0 1638878022281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638878022312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638878022312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "quartus 5M80ZT100C4 " "Automatically selected device 5M80ZT100C4 for design quartus" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1638878022468 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1638878022468 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638878022515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638878022515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C4 " "Device 5M160ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638878022625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C4 " "Device 5M240ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638878022625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C4 " "Device 5M570ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638878022625 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638878022625 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "No exact pin location assignment(s) for 53 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638878022625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quartus.sdc " "Synopsys Design Constraints File file not found: 'quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638878022640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638878022640 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1638878022640 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1638878022640 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         five " "   1.000         five" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         four " "   1.000         four" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          one " "   1.000          one" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        seven " "   1.000        seven" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          six " "   1.000          six" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        three " "   1.000        three" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          two " "   1.000          two" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638878022640 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638878022640 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638878022640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638878022640 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { 72 -2576 -2408 88 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "five Global clock in PIN 12 " "Automatically promoted some destinations of signal \"five\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst61~0 " "Destination \"inst61~0\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -88 3000 3208 -24 "inst61" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst18 " "Destination \"inst18\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 -2024 -1816 -8 "inst18" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst26 " "Destination \"inst26\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 -24 184 -8 "inst26" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst32 " "Destination \"inst32\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 1360 1568 -8 "inst32" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""}  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { 216 -2576 -2408 232 "five" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "four Global clock in PIN 62 " "Automatically promoted some destinations of signal \"four\" to use Global clock in PIN 62" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:inst56\|full_adder:inst6\|inst5~0 " "Destination \"adder_8bit_2bit:inst56\|full_adder:inst6\|inst5~0\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:inst56\|full_adder:inst4\|inst5 " "Destination \"adder_8bit_2bit:inst56\|full_adder:inst4\|inst5\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:inst56\|full_adder:inst3\|inst5 " "Destination \"adder_8bit_2bit:inst56\|full_adder:inst3\|inst5\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:inst56\|full_adder:inst2\|inst5 " "Destination \"adder_8bit_2bit:inst56\|full_adder:inst2\|inst5\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:inst56\|full_adder:inst1\|inst5 " "Destination \"adder_8bit_2bit:inst56\|full_adder:inst1\|inst5\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:inst56\|full_adder:inst\|half_adder:inst\|inst " "Destination \"adder_8bit_2bit:inst56\|full_adder:inst\|half_adder:inst\|inst\" may be non-global or may not use global clock" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { { 40 288 352 88 "inst" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst61~0 " "Destination \"inst61~0\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -88 3000 3208 -24 "inst61" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst18 " "Destination \"inst18\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 -2024 -1816 -8 "inst18" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst29 " "Destination \"inst29\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 640 848 -8 "inst29" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst32 " "Destination \"inst32\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 1360 1568 -8 "inst32" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""}  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { 192 -2576 -2408 208 "four" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "one Global clock in PIN 64 " "Automatically promoted some destinations of signal \"one\" to use Global clock in PIN 64" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:in432st\|full_adder:inst6\|inst5~0 " "Destination \"adder_8bit_2bit:in432st\|full_adder:inst6\|inst5~0\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:in432st\|full_adder:inst2\|inst5 " "Destination \"adder_8bit_2bit:in432st\|full_adder:inst2\|inst5\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:in432st\|full_adder:inst1\|inst5 " "Destination \"adder_8bit_2bit:in432st\|full_adder:inst1\|inst5\" may be non-global or may not use global clock" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 48 408 472 96 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "adder_8bit_2bit:in432st\|full_adder:inst\|half_adder:inst\|inst " "Destination \"adder_8bit_2bit:in432st\|full_adder:inst\|half_adder:inst\|inst\" may be non-global or may not use global clock" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { { 40 288 352 88 "inst" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst61~0 " "Destination \"inst61~0\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -88 3000 3208 -24 "inst61" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst26 " "Destination \"inst26\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 -24 184 -8 "inst26" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst29 " "Destination \"inst29\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 640 848 -8 "inst29" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst32 " "Destination \"inst32\" may be non-global or may not use global clock" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -72 1360 1568 -8 "inst32" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1638878022656 ""}  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { 120 -2576 -2408 136 "one" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1638878022656 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1638878022671 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1638878022671 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1638878022671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1638878022671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638878022671 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.3V 9 40 0 " "Number of I/O pins in group: 49 (unused VREF, 3.3V VCCIO, 9 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638878022671 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638878022671 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638878022671 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638878022671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 39 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638878022671 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638878022671 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638878022671 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638878022687 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638878022687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638878022750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638878022796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638878022796 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638878023281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638878023281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638878023296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638878023359 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638878023359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638878023484 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638878023484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638878023484 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638878023484 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638878023499 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1638878023515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/output_files/quartus.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/output_files/quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638878023531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5540 " "Peak virtual memory: 5540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638878023546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 20:53:43 2021 " "Processing ended: Tue Dec 07 20:53:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638878023546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638878023546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638878023546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638878023546 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 25 s " "Quartus Prime Flow was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638878024171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638878024437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638878024437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 20:53:44 2021 " "Processing started: Tue Dec 07 20:53:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638878024437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638878024437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off quartus -c quartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638878024437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1638878024791 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1638878024791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638878024822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 20:53:44 2021 " "Processing ended: Tue Dec 07 20:53:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638878024822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638878024822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638878024822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638878024822 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 27 s " "Quartus Prime Flow was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638878025417 ""}
