
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.000000    0.000000    0.000000 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.016572    0.075244    0.410406    0.410406 v _364_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[2] (net)
                      0.075244    0.000000    0.410406 v _312_/C (sky130_fd_sc_hd__and4_2)
     7    0.027914    0.094743    0.299072    0.709478 v _312_/X (sky130_fd_sc_hd__and4_2)
                                                         _128_ (net)
                      0.094743    0.000000    0.709478 v _319_/C (sky130_fd_sc_hd__and3_2)
     3    0.016582    0.070970    0.267841    0.977319 v _319_/X (sky130_fd_sc_hd__and3_2)
                                                         _133_ (net)
                      0.070970    0.000000    0.977319 v _325_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.004821    0.102415    0.147555    1.124874 ^ _325_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _137_ (net)
                      0.102415    0.000000    1.124874 ^ _326_/B1 (sky130_fd_sc_hd__a41oi_2)
     1    0.001403    0.077440    0.035097    1.159971 v _326_/Y (sky130_fd_sc_hd__a41oi_2)
                                                         _138_ (net)
                      0.077440    0.000000    1.159971 v _327_/B (sky130_fd_sc_hd__and2_2)
     1    0.001949    0.034511    0.193034    1.353005 v _327_/X (sky130_fd_sc_hd__and2_2)
                                                         _014_ (net)
                      0.034511    0.000000    1.353005 v _368_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.353005   data arrival time

                      0.000000   10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                  0.000000   10.000000   clock reconvergence pessimism
                                             10.000000 ^ _368_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.121289    9.878712   library setup time
                                              9.878712   data required time
---------------------------------------------------------------------------------------------
                                              9.878712   data required time
                                             -1.353005   data arrival time
---------------------------------------------------------------------------------------------
                                              8.525706   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 229 unannotated drivers.
 DATA_IN_Rx
 DATA_IN_Tx[0]
 DATA_IN_Tx[1]
 DATA_IN_Tx[2]
 DATA_IN_Tx[3]
 DATA_IN_Tx[4]
 DATA_IN_Tx[5]
 DATA_IN_Tx[6]
 DATA_IN_Tx[7]
 EN
 RST
 UART_BITS
 UART_PARITY
 UART_WRITE
 bitrate[0]
 bitrate[1]
 bitrate[2]
 bitrate[3]
 clk_CPU
 _169_/Y
 _170_/Y
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/X
 _178_/Y
 _179_/Y
 _180_/X
 _181_/Y
 _182_/Y
 _183_/X
 _184_/X
 _185_/Y
 _186_/X
 _187_/Y
 _188_/X
 _189_/X
 _190_/X
 _191_/X
 _192_/X
 _193_/X
 _194_/X
 _195_/Y
 _196_/X
 _197_/X
 _198_/Y
 _199_/Y
 _200_/X
 _201_/X
 _202_/X
 _203_/X
 _204_/X
 _205_/X
 _206_/Y
 _207_/Y
 _208_/Y
 _209_/X
 _210_/X
 _211_/X
 _212_/X
 _213_/X
 _214_/X
 _215_/Y
 _216_/Y
 _217_/X
 _218_/Y
 _219_/Y
 _220_/X
 _221_/Y
 _222_/X
 _223_/Y
 _224_/X
 _225_/Y
 _226_/Y
 _227_/Y
 _228_/Y
 _229_/X
 _230_/Y
 _231_/Y
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/X
 _236_/X
 _237_/X
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/X
 _245_/Y
 _246_/X
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/X
 _251_/Y
 _252_/Y
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/Y
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/X
 _265_/Y
 _266_/Y
 _267_/Y
 _268_/Y
 _269_/X
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/Y
 _275_/Y
 _276_/Y
 _277_/Y
 _278_/Y
 _279_/Y
 _280_/Y
 _281_/X
 _282_/X
 _283_/X
 _284_/Y
 _285_/X
 _286_/X
 _287_/X
 _288_/X
 _289_/X
 _290_/X
 _291_/X
 _292_/X
 _293_/X
 _294_/X
 _295_/X
 _296_/X
 _297_/X
 _298_/X
 _299_/X
 _300_/X
 _301_/X
 _302_/Y
 _303_/X
 _304_/Y
 _305_/X
 _306_/X
 _307_/X
 _308_/X
 _309_/Y
 _310_/Y
 _311_/X
 _312_/X
 _313_/Y
 _314_/Y
 _315_/X
 _316_/X
 _317_/X
 _318_/Y
 _319_/X
 _320_/Y
 _321_/X
 _322_/X
 _323_/X
 _324_/X
 _325_/Y
 _326_/Y
 _327_/X
 _328_/X
 _329_/Y
 _330_/Y
 _331_/X
 _332_/X
 _333_/Y
 _334_/Y
 _335_/X
 _336_/Y
 _337_/Y
 _338_/X
 _339_/X
 _340_/Y
 _341_/X
 _342_/X
 _343_/X
 _344_/X
 _345_/X
 _346_/Q
 _347_/Q
 _348_/Q
 _349_/Q
 _350_/Q
 _351_/Q
 _352_/Q
 _353_/Q
 _354_/Q
 _355_/Q
 _356_/Q
 _357_/Q
 _358_/Q
 _359_/Q
 _360_/Q
 _361_/Q
 _362_/Q
 _363_/Q
 _364_/Q
 _365_/Q
 _366_/Q
 _367_/Q
 _368_/Q
 _369_/Q
 _370_/Q
 _371_/Q
 _372_/Q
 _373_/Q
 _374_/Q
 _375_/Q
 _376_/X
 _377_/X
 _378_/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
