// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/02/2019 20:55:28"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	CLOCK_50,
	SW,
	KEY,
	GPIO_0,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[35:0] GPIO_0;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[3]~input_o ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[9]~input_o ;
wire \d|Selector0~0_combout ;
wire \d|Selector2~0_combout ;
wire \d|Selector1~0_combout ;
wire \c|cu|always0~0_combout ;
wire \c|cu|always0~1_combout ;
wire \c|cu|always0~3_combout ;
wire \c|count[2]~2_combout ;
wire \dis|Equal0~0_combout ;
wire \c|count[0]~0_combout ;
wire \c|count[1]~1_combout ;
wire \dis|Equal1~0_combout ;
wire \c|cu|always0~2_combout ;
wire \c|cu|Add0~0_combout ;
wire \c|count[3]~3_combout ;
wire \c|count[4]~4_combout ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~26_cout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \dis|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ;
wire \dis|s|Mux3~0_combout ;
wire \dis|s|leds[1]~0_combout ;
wire \dis|s|Decoder0~0_combout ;
wire \dis|s|Mux2~0_combout ;
wire \dis|s|WideOr0~0_combout ;
wire \dis|s|Mux1~0_combout ;
wire \dis|s|Mux0~0_combout ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \dis|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \dis|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \dis|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \dis|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~22_cout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~18_cout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~14_cout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~10_cout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \dis|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dis|sd|leds[0]~0_combout ;
wire \dis|sd|leds[0]~1_combout ;
wire \dis|sd|leds[2]~2_combout ;
wire \dis|sd|leds[4]~3_combout ;
wire \dis|sd|leds[5]~4_combout ;
wire \dis|HEX2[4]~0_combout ;
wire [4:0] \c|count ;
wire [31:0] \d|ps ;


// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "false";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "false";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "false";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(!\KEY[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "false";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "false";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "false";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "false";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "false";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "false";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "false";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "false";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "false";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "false";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "false";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "false";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "false";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "false";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "false";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "false";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "false";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "false";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "false";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "false";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "false";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "false";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "false";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "false";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "false";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "false";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "false";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "false";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "false";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "false";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "false";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "false";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "false";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dis|s|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dis|s|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dis|s|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dis|s|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dis|s|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dis|s|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\dis|s|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dis|sd|leds[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dis|sd|leds[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dis|sd|leds[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dis|sd|leds[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dis|sd|leds[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dis|sd|leds[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(!\dis|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(!\dis|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\dis|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\dis|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\dis|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\dis|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\dis|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\dis|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\dis|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\dis|HEX2[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dis|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N24
cyclonev_lcell_comb \d|Selector0~0 (
// Equation(s):
// \d|Selector0~0_combout  = ( \d|ps [1] & ( (!\KEY[3]~input_o  & (\KEY[0]~input_o  & (!\d|ps [0] & \d|ps [2]))) ) ) # ( !\d|ps [1] & ( (!\KEY[0]~input_o  & (\d|ps [2] & ((!\KEY[3]~input_o ) # (\d|ps [0])))) # (\KEY[0]~input_o  & (!\KEY[3]~input_o  & (!\d|ps 
// [0]))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\d|ps [0]),
	.datad(!\d|ps [2]),
	.datae(gnd),
	.dataf(!\d|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d|Selector0~0 .extended_lut = "off";
defparam \d|Selector0~0 .lut_mask = 64'h20AC20AC00200020;
defparam \d|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N26
dffeas \d|ps[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d|ps[2] .is_wysiwyg = "true";
defparam \d|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N27
cyclonev_lcell_comb \d|Selector2~0 (
// Equation(s):
// \d|Selector2~0_combout  = ( \d|ps [2] & ( (!\KEY[3]~input_o  & (!\KEY[0]~input_o  & !\d|ps [1])) ) ) # ( !\d|ps [2] & ( (!\KEY[3]~input_o  & (\KEY[0]~input_o  & (\d|ps [1] & !\d|ps [0]))) # (\KEY[3]~input_o  & (!\KEY[0]~input_o  & ((!\d|ps [1]) # (\d|ps 
// [0])))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\d|ps [1]),
	.datad(!\d|ps [0]),
	.datae(gnd),
	.dataf(!\d|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d|Selector2~0 .extended_lut = "off";
defparam \d|Selector2~0 .lut_mask = 64'h4244424480808080;
defparam \d|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N29
dffeas \d|ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d|ps[0] .is_wysiwyg = "true";
defparam \d|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N39
cyclonev_lcell_comb \d|Selector1~0 (
// Equation(s):
// \d|Selector1~0_combout  = ( \d|ps [2] & ( (!\KEY[0]~input_o  & (\d|ps [0] & (\KEY[3]~input_o  & !\d|ps [1]))) ) ) # ( !\d|ps [2] & ( (!\KEY[3]~input_o  & ((!\d|ps [0] & ((\d|ps [1]))) # (\d|ps [0] & (!\KEY[0]~input_o  & !\d|ps [1])))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\d|ps [0]),
	.datac(!\KEY[3]~input_o ),
	.datad(!\d|ps [1]),
	.datae(gnd),
	.dataf(!\d|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d|Selector1~0 .extended_lut = "off";
defparam \d|Selector1~0 .lut_mask = 64'h20C020C002000200;
defparam \d|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N41
dffeas \d|ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d|ps[1] .is_wysiwyg = "true";
defparam \d|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N45
cyclonev_lcell_comb \c|cu|always0~0 (
// Equation(s):
// \c|cu|always0~0_combout  = ( \d|ps [2] & ( (\d|ps [1] & !\d|ps [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d|ps [1]),
	.datad(!\d|ps [0]),
	.datae(gnd),
	.dataf(!\d|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|cu|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|cu|always0~0 .extended_lut = "off";
defparam \c|cu|always0~0 .lut_mask = 64'h000000000F000F00;
defparam \c|cu|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N15
cyclonev_lcell_comb \c|cu|always0~1 (
// Equation(s):
// \c|cu|always0~1_combout  = ( \d|ps [1] & ( (!\d|ps [2] & \d|ps [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d|ps [2]),
	.datad(!\d|ps [0]),
	.datae(gnd),
	.dataf(!\d|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|cu|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|cu|always0~1 .extended_lut = "off";
defparam \c|cu|always0~1 .lut_mask = 64'h0000000000F000F0;
defparam \c|cu|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N33
cyclonev_lcell_comb \c|cu|always0~3 (
// Equation(s):
// \c|cu|always0~3_combout  = ( \c|cu|always0~1_combout  & ( !\dis|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dis|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|cu|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|cu|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|cu|always0~3 .extended_lut = "off";
defparam \c|cu|always0~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \c|cu|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N57
cyclonev_lcell_comb \c|count[2]~2 (
// Equation(s):
// \c|count[2]~2_combout  = ( \c|count [2] & ( \c|cu|always0~2_combout  & ( (!\SW[9]~input_o  & ((!\c|count [0]) # (!\c|count [1]))) ) ) ) # ( !\c|count [2] & ( \c|cu|always0~2_combout  & ( (\c|count [0] & (\c|count [1] & !\SW[9]~input_o )) ) ) ) # ( 
// \c|count [2] & ( !\c|cu|always0~2_combout  & ( (!\SW[9]~input_o  & (((!\c|cu|always0~3_combout ) # (\c|count [1])) # (\c|count [0]))) ) ) ) # ( !\c|count [2] & ( !\c|cu|always0~2_combout  & ( (!\c|count [0] & (!\c|count [1] & (!\SW[9]~input_o  & 
// \c|cu|always0~3_combout ))) ) ) )

	.dataa(!\c|count [0]),
	.datab(!\c|count [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\c|cu|always0~3_combout ),
	.datae(!\c|count [2]),
	.dataf(!\c|cu|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|count[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|count[2]~2 .extended_lut = "off";
defparam \c|count[2]~2 .lut_mask = 64'h0080F0701010E0E0;
defparam \c|count[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N59
dffeas \c|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c|count[2] .is_wysiwyg = "true";
defparam \c|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N12
cyclonev_lcell_comb \dis|Equal0~0 (
// Equation(s):
// \dis|Equal0~0_combout  = ( !\c|count [1] & ( (!\c|count [0] & (!\c|count [3] & (!\c|count [4] & !\c|count [2]))) ) )

	.dataa(!\c|count [0]),
	.datab(!\c|count [3]),
	.datac(!\c|count [4]),
	.datad(!\c|count [2]),
	.datae(gnd),
	.dataf(!\c|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Equal0~0 .extended_lut = "off";
defparam \dis|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \dis|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N0
cyclonev_lcell_comb \c|count[0]~0 (
// Equation(s):
// \c|count[0]~0_combout  = ( \c|count [0] & ( \dis|Equal1~0_combout  & ( (!\SW[9]~input_o  & ((!\c|cu|always0~1_combout ) # (\dis|Equal0~0_combout ))) ) ) ) # ( !\c|count [0] & ( \dis|Equal1~0_combout  & ( (!\SW[9]~input_o  & (\c|cu|always0~1_combout  & 
// !\dis|Equal0~0_combout )) ) ) ) # ( \c|count [0] & ( !\dis|Equal1~0_combout  & ( (!\SW[9]~input_o  & (!\c|cu|always0~0_combout  & ((!\c|cu|always0~1_combout ) # (\dis|Equal0~0_combout )))) ) ) ) # ( !\c|count [0] & ( !\dis|Equal1~0_combout  & ( 
// (!\SW[9]~input_o  & (((\c|cu|always0~1_combout  & !\dis|Equal0~0_combout )) # (\c|cu|always0~0_combout ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\c|cu|always0~0_combout ),
	.datac(!\c|cu|always0~1_combout ),
	.datad(!\dis|Equal0~0_combout ),
	.datae(!\c|count [0]),
	.dataf(!\dis|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|count[0]~0 .extended_lut = "off";
defparam \c|count[0]~0 .lut_mask = 64'h2A2280880A00A0AA;
defparam \c|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N2
dffeas \c|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c|count[0] .is_wysiwyg = "true";
defparam \c|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N6
cyclonev_lcell_comb \c|count[1]~1 (
// Equation(s):
// \c|count[1]~1_combout  = ( \c|cu|always0~2_combout  & ( (!\SW[9]~input_o  & (!\c|count [0] $ (!\c|count [1]))) ) ) # ( !\c|cu|always0~2_combout  & ( (!\SW[9]~input_o  & (!\c|count [1] $ (((!\c|cu|always0~3_combout ) # (\c|count [0]))))) ) )

	.dataa(!\c|count [0]),
	.datab(!\SW[9]~input_o ),
	.datac(!\c|cu|always0~3_combout ),
	.datad(!\c|count [1]),
	.datae(gnd),
	.dataf(!\c|cu|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|count[1]~1 .extended_lut = "off";
defparam \c|count[1]~1 .lut_mask = 64'h08C408C444884488;
defparam \c|count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N8
dffeas \c|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c|count[1] .is_wysiwyg = "true";
defparam \c|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N51
cyclonev_lcell_comb \dis|Equal1~0 (
// Equation(s):
// \dis|Equal1~0_combout  = ( !\c|count [2] & ( \c|count [4] & ( (!\c|count [1] & (\c|count [3] & \c|count [0])) ) ) )

	.dataa(gnd),
	.datab(!\c|count [1]),
	.datac(!\c|count [3]),
	.datad(!\c|count [0]),
	.datae(!\c|count [2]),
	.dataf(!\c|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Equal1~0 .extended_lut = "off";
defparam \dis|Equal1~0 .lut_mask = 64'h00000000000C0000;
defparam \dis|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N9
cyclonev_lcell_comb \c|cu|always0~2 (
// Equation(s):
// \c|cu|always0~2_combout  = ( !\dis|Equal1~0_combout  & ( \c|cu|always0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|cu|always0~0_combout ),
	.datae(gnd),
	.dataf(!\dis|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|cu|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|cu|always0~2 .extended_lut = "off";
defparam \c|cu|always0~2 .lut_mask = 64'h00FF00FF00000000;
defparam \c|cu|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N42
cyclonev_lcell_comb \c|cu|Add0~0 (
// Equation(s):
// \c|cu|Add0~0_combout  = ( \dis|Equal1~0_combout  & ( (!\c|count [1] & (!\c|count [0] & !\c|count [2])) ) ) # ( !\dis|Equal1~0_combout  & ( (!\c|cu|always0~0_combout  & (!\c|count [1] & (!\c|count [0] & !\c|count [2]))) # (\c|cu|always0~0_combout  & 
// ((!\c|count [1]) # ((!\c|count [0]) # (!\c|count [2])))) ) )

	.dataa(!\c|cu|always0~0_combout ),
	.datab(!\c|count [1]),
	.datac(!\c|count [0]),
	.datad(!\c|count [2]),
	.datae(gnd),
	.dataf(!\dis|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|cu|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|cu|Add0~0 .extended_lut = "off";
defparam \c|cu|Add0~0 .lut_mask = 64'hD554D554C000C000;
defparam \c|cu|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N30
cyclonev_lcell_comb \c|count[3]~3 (
// Equation(s):
// \c|count[3]~3_combout  = ( \c|cu|Add0~0_combout  & ( (!\SW[9]~input_o  & (!\c|count [3] $ (((!\c|cu|always0~3_combout ) # (\c|cu|always0~2_combout ))))) ) ) # ( !\c|cu|Add0~0_combout  & ( (!\SW[9]~input_o  & (!\c|cu|always0~2_combout  $ (!\c|count [3]))) 
// ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\c|cu|always0~2_combout ),
	.datac(!\c|cu|always0~3_combout ),
	.datad(!\c|count [3]),
	.datae(gnd),
	.dataf(!\c|cu|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|count[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|count[3]~3 .extended_lut = "off";
defparam \c|count[3]~3 .lut_mask = 64'h2288228808A208A2;
defparam \c|count[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N32
dffeas \c|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|count[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c|count[3] .is_wysiwyg = "true";
defparam \c|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N18
cyclonev_lcell_comb \c|count[4]~4 (
// Equation(s):
// \c|count[4]~4_combout  = ( \c|count [4] & ( \c|cu|Add0~0_combout  & ( (!\SW[9]~input_o  & (((!\c|cu|always0~3_combout ) # (\c|cu|always0~2_combout )) # (\c|count [3]))) ) ) ) # ( !\c|count [4] & ( \c|cu|Add0~0_combout  & ( (!\SW[9]~input_o  & (!\c|count 
// [3] & (\c|cu|always0~3_combout  & !\c|cu|always0~2_combout ))) ) ) ) # ( \c|count [4] & ( !\c|cu|Add0~0_combout  & ( (!\SW[9]~input_o  & ((!\c|count [3]) # (!\c|cu|always0~2_combout ))) ) ) ) # ( !\c|count [4] & ( !\c|cu|Add0~0_combout  & ( 
// (!\SW[9]~input_o  & (\c|count [3] & \c|cu|always0~2_combout )) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\c|count [3]),
	.datac(!\c|cu|always0~3_combout ),
	.datad(!\c|cu|always0~2_combout ),
	.datae(!\c|count [4]),
	.dataf(!\c|cu|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|count[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|count[4]~4 .extended_lut = "off";
defparam \c|count[4]~4 .lut_mask = 64'h0022AA880800A2AA;
defparam \c|count[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N20
dffeas \c|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|count[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c|count[4] .is_wysiwyg = "true";
defparam \c|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N0
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \c|count [1] ) + ( !VCC ) + ( !VCC ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \c|count [1] ) + ( !VCC ) + ( !VCC ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\c|count [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N3
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \c|count [2] ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \c|count [2] ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\c|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N6
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\c|count [3] ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\c|count [3] ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\c|count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N9
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \c|count [4] ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \c|count [4] ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(!\c|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000005555;
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N54
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[18]~7_combout  = ( \c|count [4] & ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[18]~7 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = 64'h0000000033333333;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[18]~6_combout  = ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  & ( !\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0000F0F00000F0F0;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout  = ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( !\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N57
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout  = (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \c|count [2])

	.dataa(gnd),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\c|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0033003300330033;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N18
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N21
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \c|count [0] ) + ( VCC ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~26_cout  ))
// \dis|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \c|count [0] ) + ( VCC ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N24
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [1])) ) + ( GND ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dis|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [1])) ) + ( GND ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\c|count [1]),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00001D1D;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N27
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( VCC ) + ( 
// \dis|Mod0|auto_generated|divider|divider|op_5~10  ))
// \dis|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( (\dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( VCC ) + ( 
// \dis|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000FFF;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N30
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [3])) ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dis|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [3])) ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\c|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dis|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC3000000000;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N33
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (\dis|Mod0|auto_generated|divider|divider|StageOut[18]~6_combout ) # (\dis|Mod0|auto_generated|divider|divider|StageOut[18]~7_combout ) ) + ( VCC ) + ( 
// \dis|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datab(gnd),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000005F5F;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N36
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dis|Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dis|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N51
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \c|count [1] & ( (!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dis|Mod0|auto_generated|divider|divider|op_5~9_sumout )))) # 
// (\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout )) # (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ))) ) ) # ( !\c|count [1] & ( 
// (!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dis|Mod0|auto_generated|divider|divider|op_5~9_sumout )))) # (\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout )))) ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\c|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N45
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  = ( \c|count [0] & ( (\dis|Mod0|auto_generated|divider|divider|op_5~5_sumout ) # (\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\c|count [0] & ( 
// (!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dis|Mod0|auto_generated|divider|divider|op_5~5_sumout ) ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dis|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\c|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N42
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  = (!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((!\dis|Mod0|auto_generated|divider|divider|op_5~13_sumout )))) # (\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout  & ((!\dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ))))

	.dataa(!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'hE4A0E4A0E4A0E4A0;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N48
cyclonev_lcell_comb \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5 (
// Equation(s):
// \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  = ( \dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( (!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\dis|Mod0|auto_generated|divider|divider|op_5~17_sumout )))) # (\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # ((\c|count [3])))) ) ) # ( 
// !\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( (!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dis|Mod0|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [3]))) ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\c|count [3]),
	.datad(!\dis|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\dis|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5 .extended_lut = "off";
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N48
cyclonev_lcell_comb \dis|s|Mux3~0 (
// Equation(s):
// \dis|s|Mux3~0_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( !\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( !\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( !\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & !\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.dataf(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|Mux3~0 .extended_lut = "off";
defparam \dis|s|Mux3~0 .lut_mask = 64'hC0C00C0C00000000;
defparam \dis|s|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N42
cyclonev_lcell_comb \dis|s|leds[1]~0 (
// Equation(s):
// \dis|s|leds[1]~0_combout  = (!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & (!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  $ (!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout )))

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(gnd),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|leds[1]~0 .extended_lut = "off";
defparam \dis|s|leds[1]~0 .lut_mask = 64'h4488448844884488;
defparam \dis|s|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N0
cyclonev_lcell_comb \dis|s|Decoder0~0 (
// Equation(s):
// \dis|s|Decoder0~0_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( (\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & !\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|Decoder0~0 .extended_lut = "off";
defparam \dis|s|Decoder0~0 .lut_mask = 64'h0000303000003030;
defparam \dis|s|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N57
cyclonev_lcell_comb \dis|s|Mux2~0 (
// Equation(s):
// \dis|s|Mux2~0_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  & (!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// !\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout )) ) ) # ( !\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( (!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  & 
// (!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  $ (\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ))) ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|Mux2~0 .extended_lut = "off";
defparam \dis|s|Mux2~0 .lut_mask = 64'h9090404090904040;
defparam \dis|s|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N27
cyclonev_lcell_comb \dis|s|WideOr0~0 (
// Equation(s):
// \dis|s|WideOr0~0_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  ) ) # ( !\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( 
// (!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(gnd),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|WideOr0~0 .extended_lut = "off";
defparam \dis|s|WideOr0~0 .lut_mask = 64'hF5F55555F5F55555;
defparam \dis|s|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N45
cyclonev_lcell_comb \dis|s|Mux1~0 (
// Equation(s):
// \dis|s|Mux1~0_combout  = (!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  & ((!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  & (\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  & ((\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ) # 
// (\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout )))))

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|Mux1~0 .extended_lut = "off";
defparam \dis|s|Mux1~0 .lut_mask = 64'h1070107010701070;
defparam \dis|s|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N21
cyclonev_lcell_comb \dis|s|Mux0~0 (
// Equation(s):
// \dis|s|Mux0~0_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( (!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) # ((\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ) # 
// (\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout )) ) ) # ( !\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( (!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ) ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datad(gnd),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|s|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|s|Mux0~0 .extended_lut = "off";
defparam \dis|s|Mux0~0 .lut_mask = 64'hCFCFBFBFCFCFBFBF;
defparam \dis|s|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N0
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \c|count [1] ) + ( !VCC ) + ( !VCC ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \c|count [1] ) + ( !VCC ) + ( !VCC ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N3
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \c|count [2] ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \c|count [2] ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\c|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N6
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\c|count [3] ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\c|count [3] ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\c|count [3])

	.dataa(gnd),
	.datab(!\c|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h000033330000CCCC;
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N9
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \c|count [4] ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \c|count [4] ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(!\c|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000005555;
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N12
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N33
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \c|count [4] & ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000033333333;
defparam \dis|Div0|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N30
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dis|Div0|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N24
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dis|Div0|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N27
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|StageOut[16]~3_combout  = (\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \c|count [2])

	.dataa(gnd),
	.datab(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\c|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0033003300330033;
defparam \dis|Div0|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N36
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dis|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N39
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( \c|count [0] ) + ( VCC ) + ( \dis|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Div0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000000F0F;
defparam \dis|Div0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N42
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [1])) ) + ( GND ) + ( \dis|Div0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\c|count [1]),
	.datad(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Div0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FFFF000003CF;
defparam \dis|Div0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N45
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\dis|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\dis|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( VCC ) + ( 
// \dis|Div0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(!\dis|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dis|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Div0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h00000000000055FF;
defparam \dis|Div0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N48
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( GND ) + ( (!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\c|count [3])) ) + ( \dis|Div0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\c|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Div0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FC3000000000;
defparam \dis|Div0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N51
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\dis|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ) # (\dis|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ) ) + ( VCC ) + ( 
// \dis|Div0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(!\dis|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(gnd),
	.datac(!\dis|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dis|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000005F5F;
defparam \dis|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N54
cyclonev_lcell_comb \dis|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dis|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dis|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dis|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dis|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N36
cyclonev_lcell_comb \dis|sd|leds[0]~0 (
// Equation(s):
// \dis|sd|leds[0]~0_combout  = ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (((!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( 
// \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\dis|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datae(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(!\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|sd|leds[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|sd|leds[0]~0 .extended_lut = "off";
defparam \dis|sd|leds[0]~0 .lut_mask = 64'h0000FFFF0000FF7F;
defparam \dis|sd|leds[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N6
cyclonev_lcell_comb \dis|sd|leds[0]~1 (
// Equation(s):
// \dis|sd|leds[0]~1_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (\dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ) # (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ))) ) ) ) # ( 
// !\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(!\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.dataf(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|sd|leds[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|sd|leds[0]~1 .extended_lut = "off";
defparam \dis|sd|leds[0]~1 .lut_mask = 64'h0000000055551555;
defparam \dis|sd|leds[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N39
cyclonev_lcell_comb \dis|sd|leds[2]~2 (
// Equation(s):
// \dis|sd|leds[2]~2_combout  = ( \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (((!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( 
// \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(!\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|sd|leds[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|sd|leds[2]~2 .extended_lut = "off";
defparam \dis|sd|leds[2]~2 .lut_mask = 64'h0000FFFF0000F7FF;
defparam \dis|sd|leds[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N12
cyclonev_lcell_comb \dis|sd|leds[4]~3 (
// Equation(s):
// \dis|sd|leds[4]~3_combout  = ( \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (!\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (((\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ) # (\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout )) # (\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) ) ) # ( 
// !\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( \dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) # ( \dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( 
// !\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\dis|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( !\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & ( 
// !\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\dis|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(!\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datae(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.dataf(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|sd|leds[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|sd|leds[4]~3 .extended_lut = "off";
defparam \dis|sd|leds[4]~3 .lut_mask = 64'hAAAAAAAAFFFFBFFF;
defparam \dis|sd|leds[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N33
cyclonev_lcell_comb \dis|sd|leds[5]~4 (
// Equation(s):
// \dis|sd|leds[5]~4_combout  = ( \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  ) ) # ( !\dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  ) ) # ( \dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # ((!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # ((\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ) # 
// (\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ))) ) ) ) # ( !\dis|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout  ) )

	.dataa(!\dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(!\dis|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\dis|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(!\dis|Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datae(!\dis|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\dis|Mod0|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|sd|leds[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|sd|leds[5]~4 .extended_lut = "off";
defparam \dis|sd|leds[5]~4 .lut_mask = 64'hFFFFEFFFFFFFFFFF;
defparam \dis|sd|leds[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \dis|HEX2[4]~0 (
// Equation(s):
// \dis|HEX2[4]~0_combout  = (\dis|Equal1~0_combout ) # (\dis|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dis|Equal0~0_combout ),
	.datad(!\dis|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dis|HEX2[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dis|HEX2[4]~0 .extended_lut = "off";
defparam \dis|HEX2[4]~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \dis|HEX2[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
