<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Test IO Control Register - testioctrl</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Test IO Control Register - testioctrl</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r.html">Component : ALT_CLKMGR_CLKMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Contains fields setting the IO output select for Test Clock and Debug outputs. The dedicated IO outputs includes two outputs for the Main PLL clock outputs (PLL_CLK0 and PLL_CLK1), two outputs for the Peripheral PLL clock outputs (PLL_CLK2 and PLL_CLK3), and one output for miscelaneous debug for the Main and Peripheral PLL (PLL_CLK4).</p>
<p>The Test Clock and Debug outputs will only propigate to the dedicated IO based on the IO pinmux configuration. If Test Clocks are selected in the pinmux, then the selects in this register determine which PLL clocks and PLL debug signals will propigate to the IOs.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">Main Clock Select</a> </td></tr>
<tr>
<td align="left">[7:4] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[11:8] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">Peripheral Clock Select</a> </td></tr>
<tr>
<td align="left">[15:12] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[20:16] </td><td align="left">RW </td><td align="left">0x10 </td><td align="left"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">Debug Clock Select</a> </td></tr>
<tr>
<td align="left">[31:21] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Main Clock Select - mainclksel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf302740964db54a6691d0067db157daa"></a><a class="anchor" id="ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL"></a></p>
<p>Selects the source of PLL_CLK0 and PLL_CLK1 dedicated IO outputs if selected. All of the CLKOUT# counter outputs are from the Main PLL.</p>
<p>The following table determines the PLL counter output select:</p>
<p>sel PLL_CLK0 PLL_CLK1</p>
<p>0000 CLKOUT0 CLKOUT8</p>
<p>0001 CLKOUT1 CLKOUT9</p>
<p>0010 CLKOUT2 CLKOUT10</p>
<p>0011 CLKOUT3 CLKOUT11</p>
<p>0100 CLKOUT4 CLKOUT13</p>
<p>0101 CLKOUT5 CLKOUT14</p>
<p>0110 CLKOUT6 CLKOUT15</p>
<p>0111 CLKOUT7 CLKOUT16</p>
<p>1xxx VSS VSS</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga920a8e684234f58df6f85ff88fbd3002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga920a8e684234f58df6f85ff88fbd3002">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga920a8e684234f58df6f85ff88fbd3002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4297e6bf2f5614e86601b8d5adc99d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga4297e6bf2f5614e86601b8d5adc99d8a">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga4297e6bf2f5614e86601b8d5adc99d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f8f9dab03c755939efab2705f0d0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gaf6f8f9dab03c755939efab2705f0d0e0">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf6f8f9dab03c755939efab2705f0d0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68b40dfa1b0cbd68c27c846c130c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gaab68b40dfa1b0cbd68c27c846c130c90">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:gaab68b40dfa1b0cbd68c27c846c130c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c43cf60da8583b90b3ab857470ab46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gac0c43cf60da8583b90b3ab857470ab46">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:gac0c43cf60da8583b90b3ab857470ab46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32111228b275201c513b015b13561b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga32111228b275201c513b015b13561b01">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga32111228b275201c513b015b13561b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff71dbdae1eea71835c6a1f34070f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gabff71dbdae1eea71835c6a1f34070f68">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:gabff71dbdae1eea71835c6a1f34070f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2045f70cdc4d25d2af6bf3d6f6dd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga6e2045f70cdc4d25d2af6bf3d6f6dd7e">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:ga6e2045f70cdc4d25d2af6bf3d6f6dd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Peripheral Clock Select - periclksel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4e9aa3332f2dcda3a3dcd545c930e460"></a><a class="anchor" id="ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL"></a></p>
<p>Selects the source of PLL_CLK2 and PLL_CLK3 dedicated IO outputs if selected. All of the CLKOUT# counter outputs are from the Peripheral PLL.</p>
<p>The following table determines the PLL counter output select:</p>
<p>sel PLL_CLK2 PLL_CLK3</p>
<p>0000 CLKOUT0 CLKOUT8</p>
<p>0001 CLKOUT1 CLKOUT9</p>
<p>0010 CLKOUT2 CLKOUT10</p>
<p>0011 CLKOUT3 CLKOUT11</p>
<p>0100 CLKOUT4 CLKOUT13</p>
<p>0101 CLKOUT5 CLKOUT14</p>
<p>0110 CLKOUT6 CLKOUT15</p>
<p>0111 CLKOUT7 CLKOUT16</p>
<p>1xxx VSS VSS</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga70719b5b88083ebf77046c148c0c04c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga70719b5b88083ebf77046c148c0c04c2">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga70719b5b88083ebf77046c148c0c04c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb176dd9f06a4ed46ddcc8d7116233a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gabb176dd9f06a4ed46ddcc8d7116233a1">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabb176dd9f06a4ed46ddcc8d7116233a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11090073f67a51e8e168e8081e046301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga11090073f67a51e8e168e8081e046301">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga11090073f67a51e8e168e8081e046301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc71e55ef794bd6af82bc983603ef55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gacc71e55ef794bd6af82bc983603ef55a">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_SET_MSK</a>&#160;&#160;&#160;0x00000f00</td></tr>
<tr class="separator:gacc71e55ef794bd6af82bc983603ef55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37dd845d2eb95445f616539a964e8944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga37dd845d2eb95445f616539a964e8944">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_CLR_MSK</a>&#160;&#160;&#160;0xfffff0ff</td></tr>
<tr class="separator:ga37dd845d2eb95445f616539a964e8944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efa5e42254ef1b40a7ab170b1e42c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga9efa5e42254ef1b40a7ab170b1e42c27">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga9efa5e42254ef1b40a7ab170b1e42c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102f96ada9d7a3df5afcf9416fa8a945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga102f96ada9d7a3df5afcf9416fa8a945">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga102f96ada9d7a3df5afcf9416fa8a945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9c266fb0db48c547a7ca17da208ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga0d9c266fb0db48c547a7ca17da208ace">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000f00)</td></tr>
<tr class="separator:ga0d9c266fb0db48c547a7ca17da208ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Debug Clock Select - debugclksel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2b6767d83f1aee93719f634ebfe6c0b2"></a><a class="anchor" id="ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL"></a></p>
<p>Selects the source of PLL_CLK4 for miscellaneous PLL signals.</p>
<p>Bit[3] (p below) determines if from the debug output is from the Main or Peripheral PLL. If 0, the the output is from the Main PLL and if 1, the output is from the Peripheral PLL.</p>
<p>The following table determines the PLL debug output select:</p>
<p>sel PLL_CLK4</p>
<p>0p000 OUTRESETACK0</p>
<p>0p001 OUTRESETACK3</p>
<p>0p010 OUTRESETACK7</p>
<p>0p011 PLLRESET</p>
<p>0p100 OUTRESETACK15</p>
<p>0p101 FBSLIP</p>
<p>0p110 RFSLIP</p>
<p>0p111 LOCK</p>
<p>1xxxx VSS</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa2f93d67e8401068bc6a995fd8445121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gaa2f93d67e8401068bc6a995fd8445121">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa2f93d67e8401068bc6a995fd8445121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fc39d9ab300b649712e6ce9934fd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga45fc39d9ab300b649712e6ce9934fd13">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga45fc39d9ab300b649712e6ce9934fd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29363b77cc08b8ad8cdd8328e8048a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga29363b77cc08b8ad8cdd8328e8048a24">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga29363b77cc08b8ad8cdd8328e8048a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971c37a9c89267d960f622a838c07712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga971c37a9c89267d960f622a838c07712">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_SET_MSK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:ga971c37a9c89267d960f622a838c07712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7abf2ee3e535a5d0806963365a2642c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gaf7abf2ee3e535a5d0806963365a2642c">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_CLR_MSK</a>&#160;&#160;&#160;0xffe0ffff</td></tr>
<tr class="separator:gaf7abf2ee3e535a5d0806963365a2642c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fa41570f993444688da2e26d56e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga46fa41570f993444688da2e26d56e38d">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_RESET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga46fa41570f993444688da2e26d56e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeef7d429599b3c01d104f7322842211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gaeeef7d429599b3c01d104f7322842211">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaeeef7d429599b3c01d104f7322842211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b60e7a89b4a4d16ec48c5c44a95988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga88b60e7a89b4a4d16ec48c5c44a95988">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td></tr>
<tr class="separator:ga88b60e7a89b4a4d16ec48c5c44a95988"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s">ALT_CLKMGR_CLKMGR_TESTIOCTL_s</a></td></tr>
<tr class="separator:struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga12c41fd0cf8913d7ffe06f29416a49ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga12c41fd0cf8913d7ffe06f29416a49ca">ALT_CLKMGR_CLKMGR_TESTIOCTL_RESET</a>&#160;&#160;&#160;0x00100808</td></tr>
<tr class="separator:ga12c41fd0cf8913d7ffe06f29416a49ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae032b07b93fd6ebf2f6c2746af8dd8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#gae032b07b93fd6ebf2f6c2746af8dd8f2">ALT_CLKMGR_CLKMGR_TESTIOCTL_OFST</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:gae032b07b93fd6ebf2f6c2746af8dd8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga1a0ffed7c9abc02fdaa92b8a04fdf472"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s">ALT_CLKMGR_CLKMGR_TESTIOCTL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga1a0ffed7c9abc02fdaa92b8a04fdf472">ALT_CLKMGR_CLKMGR_TESTIOCTL_t</a></td></tr>
<tr class="separator:ga1a0ffed7c9abc02fdaa92b8a04fdf472"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s" id="struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_CLKMGR_CLKMGR_TESTIOCTL_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html">ALT_CLKMGR_CLKMGR_TESTIOCTL</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9381eccbbf7c45db18780c873fd39c2a"></a>uint32_t</td>
<td class="fieldname">
mainclksel: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">Main Clock Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a52658f1c803ffb9e6cce5b3984a761b9"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8c7ef5b8ed841cc17737c7f2485f5386"></a>uint32_t</td>
<td class="fieldname">
periclksel: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">Peripheral Clock Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a50aa51c05dcc3817ce29d57cfb1105d6"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 4</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6f35c4e4d4b3b5b7a1c98cae59a8d3f6"></a>uint32_t</td>
<td class="fieldname">
debugclksel: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">Debug Clock Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab8b2e2278d17af9c90986e3adbf93f70"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 11</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga920a8e684234f58df6f85ff88fbd3002"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4297e6bf2f5614e86601b8d5adc99d8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf6f8f9dab03c755939efab2705f0d0e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab68b40dfa1b0cbd68c27c846c130c90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac0c43cf60da8583b90b3ab857470ab46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga32111228b275201c513b015b13561b01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabff71dbdae1eea71835c6a1f34070f68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6e2045f70cdc4d25d2af6bf3d6f6dd7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_MAINCLKSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga70719b5b88083ebf77046c148c0c04c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb176dd9f06a4ed46ddcc8d7116233a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11090073f67a51e8e168e8081e046301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc71e55ef794bd6af82bc983603ef55a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_SET_MSK&#160;&#160;&#160;0x00000f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga37dd845d2eb95445f616539a964e8944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_CLR_MSK&#160;&#160;&#160;0xfffff0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9efa5e42254ef1b40a7ab170b1e42c27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga102f96ada9d7a3df5afcf9416fa8a945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0d9c266fb0db48c547a7ca17da208ace"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_PERICLKSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa2f93d67e8401068bc6a995fd8445121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45fc39d9ab300b649712e6ce9934fd13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29363b77cc08b8ad8cdd8328e8048a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga971c37a9c89267d960f622a838c07712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_SET_MSK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf7abf2ee3e535a5d0806963365a2642c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_CLR_MSK&#160;&#160;&#160;0xffe0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga46fa41570f993444688da2e26d56e38d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_RESET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeeef7d429599b3c01d104f7322842211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga88b60e7a89b4a4d16ec48c5c44a95988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL">ALT_CLKMGR_CLKMGR_TESTIOCTL_DBGCLKSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga12c41fd0cf8913d7ffe06f29416a49ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_RESET&#160;&#160;&#160;0x00100808</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html">ALT_CLKMGR_CLKMGR_TESTIOCTL</a> register. </p>

</div>
</div>
<a class="anchor" id="gae032b07b93fd6ebf2f6c2746af8dd8f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_CLKMGR_TESTIOCTL_OFST&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html">ALT_CLKMGR_CLKMGR_TESTIOCTL</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga1a0ffed7c9abc02fdaa92b8a04fdf472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#struct_a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l__s">ALT_CLKMGR_CLKMGR_TESTIOCTL_s</a> <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html#ga1a0ffed7c9abc02fdaa92b8a04fdf472">ALT_CLKMGR_CLKMGR_TESTIOCTL_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___c_l_k_m_g_r___c_l_k_m_g_r___t_e_s_t_i_o_c_t_l.html">ALT_CLKMGR_CLKMGR_TESTIOCTL</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:38 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
