st_had_hut_2016 = {
"cmssw_v_gensim": "CMSSW_7_1_20_patch3",
"pset_gensim": "TOP-RunIISummer15wmLHEGS-00143_1_st_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "TOP-RunIISummer16DR80Premix-00120_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "TOP-RunIISummer16DR80Premix-00120_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "TOP-RunIISummer16MiniAODv3-00104_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

st_had_hct_2016 = {
"cmssw_v_gensim": "CMSSW_7_1_20_patch3",
"pset_gensim": "TOP-RunIISummer15wmLHEGS-00143_1_st_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "TOP-RunIISummer16DR80Premix-00120_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "TOP-RunIISummer16DR80Premix-00120_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "TOP-RunIISummer16MiniAODv3-00104_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

tt_t2HJ_had_hut_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_T_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_t2HJ_had_hct_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_T_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_at2HJ_had_hut_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_aT_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_at2HJ_had_hct_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_aT_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}


HHggtautau_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_6",
"pset_gensim": "HIG-RunIIFall18wmLHEGS-00737_1_cfg_HHggtautau.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "HIG-RunIIAutumn18DRPremix-00658_1_cfg_HHggtautau.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "HIG-RunIIAutumn18DRPremix-00658_2_cfg_HHggtautau.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "HIG-RunIIAutumn18MiniAOD-00658_1_cfg_HHggtautau.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

HHggtautau_2017 = {
"cmssw_v_gensim": "CMSSW_9_3_6",
"pset_gensim": "HIG-RunIIFall17wmLHEGS-00429_1_cfg_HHggtautau_2017.py",
"scram_arch_gensim": "slc6_amd64_gcc630",

"cmssw_v_aodsim": "CMSSW_9_4_6",
"pset_aodsim": "HIG-RunIIFall17DRPremix-01682_1_cfg_HHggtautau_2017.py",
"scram_arch_aodsim": "slc6_amd64_gcc630",

"pset_aodsim2": "HIG-RunIIFall17DRPremix-01682_2_cfg_HHggtautau_2017.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_6_patch1",
"pset_miniaodsim": "HIG-RunIIFall17MiniAODv2-01813_1_cfg_HHggtautau_2017.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

HHggtautau_2016 = {
#"cmssw_v_lhe": "CMSSW_7_1_20",
#"pset_lhe": "HIG-RunIIWinter15wmLHE-00576_1_cfg_HHggtautau_2016.py",
#"scram_arch_lhe": "slc6_amd64_gcc481",

"cmssw_v_gensim": "CMSSW_7_1_43",
#"cmssw_v_gensim": "CMSSW_8_0_21",
"pset_gensim": "HIG-RunIISummer15wmLHEGS-02729_1_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "HIG-RunIISummer16DR80Premix-00867_1_cfg_HHggtautau_2016.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "HIG-RunIISummer16DR80Premix-00867_2_cfg_HHggtautau_2016.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "HIG-RunIISummer16MiniAODv3-03284_1_cfg_HHggtautau_2016.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}


HHggZZ_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_6",
"pset_gensim": "HIG-RunIIFall18wmLHEGS-04568_1_cfg_HHggZZ_2018.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "HIG-RunIIAutumn18DRPremix-00658_1_cfg_HHggtautau.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "HIG-RunIIAutumn18DRPremix-00658_2_cfg_HHggtautau.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "HIG-RunIIAutumn18MiniAOD-00658_1_cfg_HHggtautau.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

HHggZZ_2017 = {
"cmssw_v_gensim": "CMSSW_9_3_6",
"pset_gensim": "HIG-RunIIFall17wmLHEGS-05503_1_cfg_HHggZZ_2017.py",
"scram_arch_gensim": "slc6_amd64_gcc630",

"cmssw_v_aodsim": "CMSSW_9_4_6",
"pset_aodsim": "HIG-RunIIFall17DRPremix-01682_1_cfg_HHggtautau_2017.py",
"scram_arch_aodsim": "slc6_amd64_gcc630",

"pset_aodsim2": "HIG-RunIIFall17DRPremix-01682_2_cfg_HHggtautau_2017.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_6_patch1",
"pset_miniaodsim": "HIG-RunIIFall17MiniAODv2-01813_1_cfg_HHggtautau_2017.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

HHggZZ_2016 = {
#"cmssw_v_lhe": "CMSSW_7_1_20",
#"pset_lhe": "HIG-RunIIWinter15wmLHE-00576_1_cfg_HHggtautau_2016.py",
#"scram_arch_lhe": "slc6_amd64_gcc481",

"cmssw_v_gensim": "CMSSW_7_1_43",
#"cmssw_v_gensim": "CMSSW_8_0_21",
"pset_gensim": "HIG-RunIISummer15wmLHEGS-04648_1_cfg_HHggZZ_2016.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "HIG-RunIISummer16DR80Premix-00867_1_cfg_HHggtautau_2016.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "HIG-RunIISummer16DR80Premix-00867_2_cfg_HHggtautau_2016.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "HIG-RunIISummer16MiniAODv3-03284_1_cfg_HHggtautau_2016.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

NMSSM = {
"cmssw_v_gensim": "CMSSW_10_2_6",
"pset_gensim": "HIG-RunIIFall18wmLHEGS-00737_1_cfg_NMSSM.py",
"scram_arch_gensim": "slc7_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "HIG-RunIIAutumn18DRPremix-00658_1_cfg_HHggtautau.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "HIG-RunIIAutumn18DRPremix-00658_2_cfg_HHggtautau.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "HIG-RunIIAutumn18MiniAOD-00658_1_cfg_HHggtautau.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

signal_UL20 = {

	"2016" : {
		"cmssw_v_gen": "CMSSW_10_6_28_patch1",
		"pset_gen": "HIG-RunIISummer20UL16wmLHEGEN-03485_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL16SIM-01181_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL16DIGIPremix-01176_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_8_0_33_UL",
		"pset_hlt": "HIG-RunIISummer20UL16HLT-01181_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc530",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL16RECO-01181_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_25",
		"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODv2-00913_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
		"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00891_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	},

	"2016_APV" : {
		"cmssw_v_gen": "CMSSW_10_6_28_patch1",
		"pset_gen": "HIG-RunIISummer20UL16wmLHEGENAPV-03182_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00895_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00874_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_8_0_33_UL",
		"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00895_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc530",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00895_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_17_patch1",
		"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPV-00895_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_19_patch2",
		"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv2-00252_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	},

	"2017" : {
		"cmssw_v_gen": "CMSSW_10_6_28_patch1",
		"pset_gen": "HIG-RunIISummer20UL17wmLHEGEN-03413_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_9_4_14_UL_patch1",
		"pset_hlt": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc630",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_20",
		"pset_miniaodsim": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
		"pset_nanoaodsim": "HIG-RunIISummer20UL17NanoAODv9-00304_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	},

	"2018" : {
		"cmssw_v_gen": "CMSSW_10_6_28_patch1",
		"pset_gen": "HIG-RunIISummer20UL18wmLHEGEN-03457_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL18SIM-01221_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL18DIGIPremix-01202_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_10_2_16_UL",
		"pset_hlt": "HIG-RunIISummer20UL18HLT-01221_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc700",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL18RECO-01221_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_20",
		"pset_miniaodsim": "HIG-RunIISummer20UL18MiniAODv2-00478_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_5",
		"pset_nanoaodsim": "HIG-RunIISummer20UL18NanoAOD-00001_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	}		
}

EFT_benchmarks = {

	"2016" : {
		"cmssw_v_gen": "CMSSW_10_6_28_patch1",
		"pset_gen": "HIG-RunIISummer20UL16wmLHEGEN-03479_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL16SIM-01181_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL16DIGIPremix-01176_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_8_0_33_UL",
		"pset_hlt": "HIG-RunIISummer20UL16HLT-01181_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc530",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL16RECO-01181_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_25",
		"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODv2-00913_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
		"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00891_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	},

	"2016_APV" : {
		"cmssw_v_gen": "CMSSW_10_6_25",
		"pset_gen": "HIG-RunIISummer20UL16wmLHEGENAPV-01195_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00895_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00874_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_8_0_33_UL",
		"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00895_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc530",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00895_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_17_patch1",
		"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPV-00895_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_19_patch2",
		"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv2-00252_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	},

	"2017" : {
		"cmssw_v_gen": "CMSSW_10_6_25",
		"pset_gen": "HIG-RunIISummer20UL17wmLHEGEN-01655_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_9_4_14_UL_patch1",
		"pset_hlt": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc630",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_20",
		"pset_miniaodsim": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
		"pset_nanoaodsim": "HIG-RunIISummer20UL17NanoAODv9-00304_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	},

	"2018" : {
		"cmssw_v_gen": "CMSSW_10_6_25",
		"pset_gen": "HIG-RunIISummer20UL18wmLHEGEN-01693_1_cfg.py",
		"scram_arch_gen": "slc7_amd64_gcc700",
		
		"cmssw_v_sim": "CMSSW_10_6_17_patch1",
		"pset_sim": "HIG-RunIISummer20UL18SIM-01221_1_cfg.py",
		"scram_arch_sim": "slc7_amd64_gcc700",
		
		"cmssw_v_mix": "CMSSW_10_6_17_patch1",
		"pset_mix": "HIG-RunIISummer20UL18DIGIPremix-01202_1_cfg.py",
		"scram_arch_mix": "slc7_amd64_gcc700",
		
		"cmssw_v_hlt": "CMSSW_10_2_16_UL",
		"pset_hlt": "HIG-RunIISummer20UL18HLT-01221_1_cfg.py",
		"scram_arch_hlt": "slc7_amd64_gcc700",
		
		"cmssw_v_reco": "CMSSW_10_6_17_patch1",
		"pset_reco": "HIG-RunIISummer20UL18RECO-01221_1_cfg.py",
		"scram_arch_reco": "slc7_amd64_gcc700",
		
		"cmssw_v_miniaodsim": "CMSSW_10_6_20",
		"pset_miniaodsim": "HIG-RunIISummer20UL18MiniAODv2-00478_1_cfg.py",
		"scram_arch_miniaodsim": "slc7_amd64_gcc700",

		"cmssw_v_nanoaodsim": "CMSSW_10_6_5",
		"pset_nanoaodsim": "HIG-RunIISummer20UL18NanoAOD-00001_1_cfg.py",
		"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
	}		
}

miniAOD_to_nanoAOD = {
	"MC"	:	{

		"2016" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00678_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2016_APV" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv9-00193_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2017" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL17NanoAODv9-00797_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2018" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL18NanoAODv9-00892_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		}		
	},

	"Data"	:	{

		"2016" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00891_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2016_APV" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_19_patch2",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv2-00252_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2017" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL17NanoAODv9-00304_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2018" : {
			"cmssw_v_nanoaodsim": "CMSSW_10_6_5",
			"pset_nanoaodsim": "HIG-RunIISummer20UL18NanoAOD-00001_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		}		
	},
}


resonant_signals = {
	"GluGluToBulkGravitonToHHTo2G2Tau"	:	{

		"2016" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGEN-01295_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIM-01181_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremix-01176_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLT-01181_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECO-01181_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODv2-00913_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00891_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGENAPV-00493_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00895_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00874_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00895_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00895_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_17_patch1",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPV-00895_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_19_patch2",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv2-00252_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2017" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL17wmLHEGEN-00945_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL17SIM-01169_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL17DIGIPremix-01169_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_9_4_14_UL_patch1",
			"pset_hlt": "HIG-RunIISummer20UL17HLT-01169_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc630",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL17RECO-01169_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_20",
			"pset_miniaodsim": "HIG-RunIISummer20UL17MiniAODv2-00321_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL17NanoAODv9-00304_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		},
	
		"2018" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL18wmLHEGEN-01243_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL18SIM-01221_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL18DIGIPremix-01202_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_10_2_16_UL",
			"pset_hlt": "HIG-RunIISummer20UL18HLT-01221_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc700",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL18RECO-01221_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_20",
			"pset_miniaodsim": "HIG-RunIISummer20UL18MiniAODv2-00478_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_5",
			"pset_nanoaodsim": "HIG-RunIISummer20UL18NanoAOD-00001_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
		}		
	},

}

missing_UL_bkgs = {
	"DiPhotonJetsBox_M40_80" : {
	
		"2016" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16GEN-00072_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIM-02919_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremix-02914_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLT-02919_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECO-02919_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODv2-02910_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",

			},
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16GENAPV-00063_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-02619_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-02598_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-02619_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-02619_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPVv2-02263_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
			}
	},
	
	"DiPhotonJetsBox1BJet_MGG_80toInf" : {
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16GENAPV-00061_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00216_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00214_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00216_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00216_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPVv2-00548_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv9-00548_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			}
	},
	
	"DiPhotonJetsBox_MGG_80toInf" : {
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16GENAPV-00060_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00215_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00213_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00215_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00215_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPVv2-00546_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv9-00546_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			}
	},
	
	"GJets_DoubleEMEnriched_PtG_20MGG_40To80_TuneCP5_13TeV_madgraphMLM_pythia8" : {
	
		"2016" : {
			"cmssw_v_gen": "CMSSW_10_6_20_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGEN-01100_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIM-00282_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremix-00280_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLT-00282_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECO-00282_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODv2-00538_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00576_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			},
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_20_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGENAPV-00298_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00291_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00289_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00291_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00291_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPVv2-00513_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv9-00513_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			}
	},
	
	"GJets_DoubleEMEnriched_PtG_40MGG_80_TuneCP5_13TeV_madgraphMLM_pythia8" : {
	
		"2016" : {
			"cmssw_v_gen": "CMSSW_10_6_20_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGEN-01098_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIM-00281_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremix-00279_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLT-00281_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECO-00281_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODv2-00311_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODv9-00351_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			},
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_20_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGENAPV-00296_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00290_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00288_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00290_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00290_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPVv2-00507_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv9-00507_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			}
	},

	
	"GJets_DoubleEMEnriched_PtG_20MGG-80_TuneCP5_13TeV_madgraphMLM_pythia8" : {
		
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "HIG-RunIISummer20UL16wmLHEGENAPV-00297_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "HIG-RunIISummer20UL16SIMAPV-00290_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "HIG-RunIISummer20UL16DIGIPremixAPV-00288_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_33_UL",
			"pset_hlt": "HIG-RunIISummer20UL16HLTAPV-00290_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "HIG-RunIISummer20UL16RECOAPV-00290_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "HIG-RunIISummer20UL16MiniAODAPVv2-00507_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "HIG-RunIISummer20UL16NanoAODAPVv9-00507_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			}
	},

	"GJets_HT_400To600_TuneCP5_13TeV_madgraphMLM_pythia8" : {
	
		"2016" : {
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "JME-RunIISummer20UL16MiniAODv2-00008_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
			}
	},


	"GJets_HT_600ToInf_TuneCP5_13TeV_madgraphMLM_pythia8" : {

		"2016" : {
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "JME-RunIISummer20UL16MiniAODv2-00010_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
			}
	},


	"TTJets_TuneCP5_13TeV_amcatnloFXFX_pythia8" : {

		"2016" : {
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "TOP-RunIISummer20UL16MiniAODv2-00143_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
			},


		"2016_APV" : {
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "TOP-RunIISummer20UL16MiniAODAPVv2-00061_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
			}
	},

	"TTGJets_TuneCP5_13TeV-amcatnloFXFX-madspin-pythia8" : {
	
		"2016" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "SMP-RunIISummer20UL16wmLHEGEN-00352_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			},
	
		"2016_APV" : {
			"cmssw_v_gen": "CMSSW_10_6_28_patch1",
			"pset_gen": "SMP-RunIISummer20UL16wmLHEGENAPV-00313_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
			}
	},

	"TTTo2L2Nu_TuneCP5_13TeV-powheg-pythia8" : {

		"2016" : {
			"cmssw_v_miniaodsim": "CMSSW_10_6_29",
			"pset_miniaodsim": "PPD-RunIISummer20UL16MiniAODv2-00009_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
			}
	},

	"TGJets_TuneCP5_13TeV-amcatnlo-madspin-pythia8" : {
		
		"2016" : {
			"cmssw_v_gen": "CMSSW_10_6_29",
			"pset_gen": "SMP-RunIISummer20UL16wmLHEGEN-00378_1_cfg.py",
			"scram_arch_gen": "slc7_amd64_gcc700",
	
			"cmssw_v_sim": "CMSSW_10_6_17_patch1",
			"pset_sim": "SMP-RunIISummer20UL16SIM-00144_1_cfg.py",
			"scram_arch_sim": "slc7_amd64_gcc700",
			
			"cmssw_v_mix": "CMSSW_10_6_17_patch1",
			"pset_mix": "SMP-RunIISummer20UL16DIGIPremix-00141_1_cfg.py",
			"scram_arch_mix": "slc7_amd64_gcc700",
			
			"cmssw_v_hlt": "CMSSW_8_0_36_UL_patch1",
			"pset_hlt": "SMP-RunIISummer20UL16HLT-00144_1_cfg.py",
			"scram_arch_hlt": "slc7_amd64_gcc530",
			
			"cmssw_v_reco": "CMSSW_10_6_17_patch1",
			"pset_reco": "SMP-RunIISummer20UL16RECO-00144_1_cfg.py",
			"scram_arch_reco": "slc7_amd64_gcc700",
			
			"cmssw_v_miniaodsim": "CMSSW_10_6_25",
			"pset_miniaodsim": "SMP-RunIISummer20UL16MiniAODv2-00133_1_cfg.py",
			"scram_arch_miniaodsim": "slc7_amd64_gcc700",
	
			"cmssw_v_nanoaodsim": "CMSSW_10_6_26",
			"pset_nanoaodsim": "SMP-RunIISummer20UL16NanoAODv9-00127_1_cfg.py",
			"scram_arch_nanoaodsim": "slc7_amd64_gcc700"
			}
	},

}
