Compiling process started (2022-08-12 16:09:37), please wait...<br><font color="blue"><br />------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 <br /></font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is divided into 2 subcircuits.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Linha T2F.M1'>Linha T2F.M1</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Tr1'>Tr1</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/FuseLink4.S1'>FuseLink4.S1</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 1:</font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/gnd5'>gnd5</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/FaltaConsumidor'>FaltaConsumidor</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/FuseLink7.S1'>FuseLink7.S1</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue"><br />Running Device specific hw utilization analysis:</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Standard processing core utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 out of 16&nbsp;&nbsp;&nbsp;&nbsp;12.5%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal generator utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 out of 16&nbsp;&nbsp;&nbsp;&nbsp;18.75%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Look up tables utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Machine solver utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Parallel DTV Conv. Detectors utilization:&nbsp;&nbsp;&nbsp;&nbsp;0 out of 3&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;PWM modulator utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 32&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;PWM analyzer utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 4&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue"><br />Running core0 specific hardware utilization analysis:</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Power Electronics Converters utilization:&nbsp;&nbsp;&nbsp;&nbsp;0 out of 6&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Contactor utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 out of 16&nbsp;&nbsp;&nbsp;&nbsp;37.5%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;TVE solvers utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;SP sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Delayed controlled sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 12&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Non-ideal switches utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 64&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue"><br />Running core1 specific hardware utilization analysis:</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Power Electronics Converters utilization:&nbsp;&nbsp;&nbsp;&nbsp;0 out of 6&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Contactor utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 out of 16&nbsp;&nbsp;&nbsp;&nbsp;37.5%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;TVE solvers utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;SP sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Delayed controlled sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 12&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Non-ideal switches utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 64&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue"><br />Forward voltage drop unit scheduling completed.</font><br><font color="blue"><br />Forward voltage drop unit scheduling completed.</font><br><font color="blue"><br />Machine losses calculation scheduling completed.</font><br><font color="blue"><br />Calculating continuous state space matrices for core0...</font><br><font color="orange">Bad cutset consisting of <a href='show://component/Core Coupling 1'>Core Coupling 1</a>, <a href='show://component/FuseLink5.S1'>FuseLink5.S1</a>, <a href='show://component/Tr1'>Tr1</a>, <a href='show://component/FuseLink4.S1'>FuseLink4.S1</a> detected. The Passive Components.Inductor: <a href='show://component/Tr1.tr2.L2'>Tr1.tr2.L2</a> is degenerated, for the switch permutation (0 0 0 | 0 | 0 | 0 | 0 | 0), where the switch containers are <a href='show://component/CB'>CB</a>, <a href='show://component/FuseLink1.S1'>FuseLink1.S1</a>, <a href='show://component/FuseLink2.S1'>FuseLink2.S1</a>, <a href='show://component/FuseLink3.S1'>FuseLink3.S1</a>, <a href='show://component/FuseLink4.S1'>FuseLink4.S1</a>, <a href='show://component/FuseLink5.S1'>FuseLink5.S1</a>, respectively.</font><br><font color="orange">Bad cutset consisting of <a href='show://component/Tr1'>Tr1</a>, <a href='show://component/Core Coupling 1'>Core Coupling 1</a>, <a href='show://component/FuseLink3.S1'>FuseLink3.S1</a>, <a href='show://component/FuseLink4.S1'>FuseLink4.S1</a>, <a href='show://component/FuseLink1.S1'>FuseLink1.S1</a>, <a href='show://component/FuseLink2.S1'>FuseLink2.S1</a> detected. The Passive Components.Inductor: <a href='show://component/Tr1.tr1.L2'>Tr1.tr1.L2</a> is degenerated, for the switch permutation (0 0 0 | 0 | 0 | 0 | 0 | 1), where the switch containers are <a href='show://component/CB'>CB</a>, <a href='show://component/FuseLink1.S1'>FuseLink1.S1</a>, <a href='show://component/FuseLink2.S1'>FuseLink2.S1</a>, <a href='show://component/FuseLink3.S1'>FuseLink3.S1</a>, <a href='show://component/FuseLink4.S1'>FuseLink4.S1</a>, <a href='show://component/FuseLink5.S1'>FuseLink5.S1</a>, respectively.</font><br><font color="blue"><br />Calculating continuous state space matrices for core1...</font><br><font color="blue"><br />Discretization of state space matrices...</font><br><font color="blue">Simulation step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-07 s</font><br><font color="blue">Scaled discretization step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-07 s</font><br><font color="blue">Simulation step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-07 s</font><br><font color="blue">Scaled discretization step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-07 s</font><br><font color="blue"><br />Memory utilization analysis...</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Matrix memory utilization of core0 is &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0.01%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Matrix memory utilization of core1 is &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0.01%</font><br><font color="blue"><br />Timing constraint analysis...</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Time slot utilization of core0 is &nbsp;&nbsp;&nbsp;&nbsp;2.08%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Time slot utilization of core1 is &nbsp;&nbsp;&nbsp;&nbsp;1.64%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Time slot utilization of other functional units is &nbsp;&nbsp;&nbsp;&nbsp;1.36%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue"><br />Losses calculation scheduling completed.</font><br><font color="blue"><br />Machine fault model builder scheduling completed.</font><br><font color="blue"><br />Writing device configuration files...</font><br><font color="green"><br />Electrical part of compiler successfully finished.<br /></font><br><font color="blue"><br />Starting code generation for system 0 CPU</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing IO variables utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 4194304</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 out of 10240</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Digital Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;0 out of 512</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing tunable parameters utilization: 0 out of 0</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Nothing to generate.</font><br><font color="blue"><br />Starting code generation for user 0 CPU</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing IO variables utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;15 out of 4194304</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;22 out of 10233</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Digital Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;0 out of 512</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing tunable parameters utilization: 0 out of 4194304</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Nothing to generate.</font><br><font color="blue"><br />Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green"><br />Compilation finished successfully.</font><br>Compiling process finished.<br>