$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module test $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 1 % d $end
   $var wire 1 & q $end
   $var wire 1 ' qb $end
   $scope module DFF $end
    $var wire 1 # clk $end
    $var wire 1 $ reset $end
    $var wire 1 % d $end
    $var wire 1 & q $end
    $var wire 1 ' qb $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
1'
#1
0$
1%
#2
1#
1&
0'
#3
