/*
 * Copyright 2012-2016 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 * Copyright 2017 NXP.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
		pn544  = &pn544;
                pn547  = &pn547;

	};

	chosen {
		stdout-path = &uart1;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 29 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power {
			label = "Power Button";
			gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
			wakeup-source;
			linux,code = <KEY_POWER>;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

        backlight {
                compatible = "pwm-backlight";
                pwms = <&pwm1 0 100000>; /* TI driver need range between 5k to 100k, set as 10k */
                brightness-levels = <0 4 8 16 32 64 128 255>;
                default-brightness-level = <7>;
                status = "okay";
        };

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
			  <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
				 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&clks {
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "w25q64,s25fl064k";
		spi-max-frequency = <25000000>;
		reg = <0>;

		partition@0 {
			label = "u-boot";
			reg = <0x00000000 0x00080000>;
		};
		partition@80000 {
			label = "reserve";
			reg = <0x00080000 0x00080000>;
		};

        partition@100000 {
			label = "enva";
			reg = <0x00100000 0x00010000>;
		};

		partition@110000 {
			label = "envb";
			reg = <0x00110000 0x00010000>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 0>;
	fsl,magic-packet;
	status = "okay";
        phy-handle = <&etnphy>;
        mdio {
                #address-cells = <1>;
                #size-cells = <0>;
                etnphy: ethernet-phy@0 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <1>;
                        max-speed = <1000>;
                        };
        };

};

&gpc {
	fsl,ldo-bypass = <1>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

        /* nfc */
        pn544: nxp_pn544@28 {
                compatible = "nxp,pn544";
                reg = <0x28>;
                interrupt-parent = <&gpio5>;
                interrupts = <31 GPIO_ACTIVE_HIGH>;
                irq-gpios = <&gpio5 31 IRQ_TYPE_EDGE_RISING>;
                enable-gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>;
                firmware-gpios = <&gpio6 3 GPIO_ACTIVE_HIGH>;
                status = "okay";
               };

        pn547: pn547@29 {
                compatible = "nxp,pn547";
                reg = <0x29>;
                /* clock-frequency = <400000>; */
                interrupt-parnet=<&gpio5>;
                interrupts = <31 GPIO_ACTIVE_HIGH>;
                /* interrupts = <&gpio5 31 IRQ_TYPE_EDGE_RISING>; */
                irq-gpios = <&gpio5 31 IRQ_TYPE_EDGE_RISING>;
                enable-gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>; /* ven & pwr */
	        firmware-gpios = <&gpio6 3 GPIO_ACTIVE_HIGH>;
                /* power GPIO1_IO5 */
                /* status = "disabled"; */
                status = "okay";
        };

};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio4 12 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio4 13 GPIO_ACTIVE_HIGH>;
	status = "okay";
	
	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

        egalax_i2c@2a {
                compatible = "eeti,egalax_i2c";
                reg = <0x2a>;
                interrupt-parent = <&gpio6>;
                interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
                intr-gpio = <&gpio6 7 1>;
                rst-gpio = <&gpio6 11 1>;
                pwr-gpio = <&gpio6 14 1>;

        };
};

&i2c4 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c4>;
        status = "okay";

        cm36771_i2c@60 {
                compatible = "capella,cm36771";
                reg = <0x60>;
                interrupt-parent = <&gpio4>;
                interrupts = <5 2>;
                intr-pin = <&gpio4 5 0>;
                pwr-pin = <&gpio2 31 0>;
        };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
                                MX6QDL_PAD_SD3_DAT4__GPIO7_IO01         0x80000000 // TP14
                                MX6QDL_PAD_SD3_DAT5__GPIO7_IO00         0x80000000 // TP15
                                MX6QDL_PAD_SD3_DAT6__GPIO6_IO18         0x80000000 // TP13
                                MX6QDL_PAD_SD3_DAT7__GPIO6_IO17         0x80000000 // TP16
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08          0x80000000 // TP18
                                MX6QDL_PAD_ENET_TXD1__GPIO1_IO29        0x80000000 // USB_H1_PWR_EN
                                MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25      0x80000000 // RGMII_nRST
                                MX6QDL_PAD_KEY_COL0__GPIO4_IO06         0x80000000 // BT_WAKUP_B
                                MX6QDL_PAD_KEY_ROW0__GPIO4_IO07         0x80000000 // TP12
                                MX6QDL_PAD_KEY_COL2__GPIO4_IO10         0x80000000 // LCD_STBYB
                                MX6QDL_PAD_KEY_ROW2__GPIO4_IO11         0x80000000 // BT_RESET
                                MX6QDL_PAD_GPIO_0__CCM_CLKO1            0x130b0
                                MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x80000000 // BT_HOST_WAKEUP_B
                                MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x80000000 // WLAN_PWREN#
                                MX6QDL_PAD_GPIO_5__GPIO1_IO05           0x80000000 // NFC_PWREN
                                MX6QDL_PAD_GPIO_7__GPIO1_IO07           0x80000000 // LED_GREEN
                                MX6QDL_PAD_GPIO_8__GPIO1_IO08           0x80000000 // LED_RED
                                MX6QDL_PAD_GPIO_9__GPIO1_IO09           0x80000000 // LED_YELLOW
                                MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x80000000 // WL_RESET
                                MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x80000000 // PMIC_INT_B
                                MX6QDL_PAD_GPIO_19__GPIO4_IO05          0x80000000 // SENSOR_INT
                                MX6QDL_PAD_NANDF_CS0__GPIO6_IO11        0x80000000 // TOUCH_RST
                                MX6QDL_PAD_NANDF_CS1__GPIO6_IO14        0x80000000 // TOUCH_EN
                                MX6QDL_PAD_NANDF_CS2__GPIO6_IO15        0x80000000 // TOUCH_MODE_SW
                                MX6QDL_PAD_NANDF_ALE__GPIO6_IO08        0x80000000 // LCD_APWR_EN
                                MX6QDL_PAD_NANDF_CLE__GPIO6_IO07        0x80000000 // TOUCH_INT
                                MX6QDL_PAD_NANDF_RB0__GPIO6_IO10        0x80000000 // AUX_5V_EN
                                MX6QDL_PAD_NANDF_D0__GPIO2_IO00         0x80000000 // SD3_CD_B
                                MX6QDL_PAD_NANDF_D1__GPIO2_IO01         0x80000000 // SD3_WP
                                MX6QDL_PAD_NANDF_D2__GPIO2_IO02         0x80000000 // SD2_CD_B
                                MX6QDL_PAD_NANDF_D3__GPIO2_IO03         0x80000000 // SD2_WP
                                MX6QDL_PAD_NANDF_D4__GPIO2_IO04         0x80000000 // TP51
                                MX6QDL_PAD_NANDF_D5__GPIO2_IO05         0X80000000 // TP49
                                MX6QDL_PAD_NANDF_D6__GPIO2_IO06         0x80000000 // TP19
                                MX6QDL_PAD_NANDF_D7__GPIO2_IO07         0x80000000 // TP50
                                MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x80000000 // WIFI_AWAKE_B
                                MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31       0x80000000 // NFC_IRQ
                                MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03       0x80000000 // NFC_FW_UG
                                MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05       0x80000000 // TP39
                                MX6QDL_PAD_EIM_D22__GPIO3_IO22          0x80000000 // USB_OTG_PWR_EN
                                MX6QDL_PAD_EIM_D30__USB_H1_OC           0x80000000 // USB_OTG_OC
                                MX6QDL_PAD_EIM_EB3__GPIO2_IO31          0x80000000 // SENSOR_PWR_EN
                                MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12      0x80000000 // SPINOR_WP
                                MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08      0x80000000 // NFC_VEN
                                MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11      0x80000000 // BOARD_ID0
                                MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16      0x80000000 // BOARD_ID1
                                MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17      0x80000000 // BOARD_ID2

			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
                                MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
                                MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
                                MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
				MX6QDL_PAD_EIM_D19__GPIO3_IO19          0x100b1 // ECSPI1_SS1
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b030
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b030
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b030
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b030
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b030
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b030
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b030
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
			>;
		};

		pinctrl_enet_irq: enetirqgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x1b0b0
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c2_gpio: i2c2_gpio_grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x1b0b0
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x1b0b0
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
			>;
		};

                pinctrl_i2c4: i2c4grp {
                        fsl,pins = <
                                MX6QDL_PAD_NANDF_WP_B__I2C4_SCL         0x4001b8b1
                                MX6QDL_PAD_NANDF_CS3__I2C4_SDA          0x4001b8b1
                        >;
                };

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x1b0b0
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1
			>;
		};

               /* for green led */
                pinctrl_pwm2: pwm2grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT2__PWM2_OUT           0x1b0b1
                        >;
                };

                /* for red led */
                pinctrl_pwm3: pwm3grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT1__PWM3_OUT           0x1b0b1
                        >;
                };

                /* for white led */
                pinctrl_pwm4: pwm4grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__PWM4_OUT            0x1b0b1
                        >;
                };

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
                        >;
                };

                pinctrl_uart5: uart5grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
                                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
                                MX6QDL_PAD_KEY_COL4__UART5_RTS_B        0x1b0b1
                                MX6QDL_PAD_KEY_ROW4__UART5_CTS_B        0x1b0b1
                        >;
                };

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
			>;
		};
	};

	gpio_leds {
		pinctrl_gpio_leds: gpioledsgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
			>;
		};
	};
};

&ldb {
        status = "okay";

        lvds-channel@0 {
                fsl,data-mapping = "spwg";
                fsl,data-width = <24>;
                status = "disabled";

                display-timings {
                        native-mode = <&timing0>;
                        timing0: hsd100pxn1 {
                                clock-frequency = <65000000>;
                                hactive = <1024>;
                                vactive = <768>;
                                hback-porch = <220>;
                                hfront-porch = <40>;
                                vback-porch = <21>;
                                vfront-porch = <7>;
                                hsync-len = <60>;
                                vsync-len = <10>;
                        };
                };
        };

        lvds-channel@1 {
                fsl,data-mapping = "spwg";
                fsl,data-width = <24>;
                primary;
                status = "okay";

                vcc-gpio = <&gpio6 8 GPIO_ACTIVE_HIGH>;
                vcc-powerup-delay-ms = <100>;

                display-timings {
                        native-mode = <&timing1>;
                        timing1: hsd100pxn1 {
                                clock-frequency = <65000000>;
                                hactive = <1024>;
                                vactive = <768>;
                                hback-porch = <220>;
                                hfront-porch = <40>;
                                vback-porch = <21>;
                                vfront-porch = <7>;
                                hsync-len = <60>;
                                vsync-len = <10>;
                        };
                };
        };
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio7 12 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

/* for green led */
&pwm2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm2>;
        status = "okay";
};

/* for red led */
&pwm3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm3>;
        status = "okay";
};

/* for white led */
&pwm4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm4>;
        status = "okay";
};

&reg_arm {
       vin-supply = <&sw1a_reg>;
};

&reg_pu {
       vin-supply = <&sw1c_reg>;
};

&reg_soc {
       vin-supply = <&sw1c_reg>;
};

&snvs_poweroff {
	status = "okay";
};

&ssi2 {
	assigned-clocks = <&clks IMX6QDL_CLK_PLL4>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_SSI2_SEL>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_OSC>,
				 <&clks IMX6QDL_CLK_PLL4>,
				 <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <737280000>, <0>, <0>;
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* for testing purpose */
&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        fsl,uart-has-rtscts;
        status = "okay";
};

/* for BT */
&uart5 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart5>;
        fsl,uart-has-rtscts;
        status = "okay";
};


&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
        bus-width = <4>;
        wifi-host;
        wifi-power = <&gpio1 4 0>;
        wifi-reset = <&gpio7 12 0>;
        bt-reset = <&gpio4 11 0>;
        non-removable;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&wdog1 {
	status = "disabled";
};

&wdog2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};
