# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../redpitaya.srcs/sources_1/new/cmd1.vhd" \
"../../../../../../Projects/Public/RocksatX-WVU/src/VHDL/src/cntr_ahe.vhd" \
"../../../../../../Projects/Public/RocksatX-WVU/src/VHDL/src/mux_ahe.vhd" \
"../../../../../../Projects/Public/RocksatX-WVU/src/VHDL/src/pwm_ahe.vhd" \
"../../../../../../Projects/Public/RocksatX-WVU/src/VHDL/sim/ahe_tb.vhd" \

# Do not sort compile order
nosort
