

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row_r_Col_r'
================================================================
* Date:           Wed Feb 14 00:39:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_r_Col_r  |        5|        5|         3|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    131|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|     34|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     34|    245|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_6s_8_1_1_U9  |mul_8s_6s_8_1_1  |        0|   0|  0|  42|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0|  42|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln81_1_fu_156_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln81_fu_168_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln82_fu_283_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln83_fu_206_p2       |         +|   0|  0|  10|           2|           2|
    |sub_ln83_1_fu_307_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln83_fu_257_p2       |         -|   0|  0|  16|           1|           9|
    |icmp_ln81_fu_150_p2      |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln82_fu_174_p2      |      icmp|   0|  0|  11|           2|           3|
    |select_ln81_1_fu_188_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln81_fu_180_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln83_1_fu_221_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln83_2_fu_320_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_3_fu_237_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln83_fu_229_p3    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 131|          23|          62|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_74                                 |   9|          2|    2|          4|
    |indvar_flatten34_fu_78                  |   9|          2|    3|          6|
    |j_fu_70                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_74                           |  2|   0|    2|          0|
    |indvar_flatten34_fu_78            |  3|   0|    3|          0|
    |j_fu_70                           |  2|   0|    2|          0|
    |mul_ln83_reg_387                  |  8|   0|    8|          0|
    |tmp_5_reg_377                     |  5|   0|    5|          0|
    |tmp_reg_372                       |  1|   0|    1|          0|
    |trunc_ln83_4_reg_382              |  4|   0|    4|          0|
    |zext_ln83_reg_362                 |  2|   0|   64|         62|
    |zext_ln83_reg_362_pp0_iter1_reg   |  2|   0|   64|         62|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 34|   0|  158|        124|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|b_address0  |  out|    2|   ap_memory|                               b|         array|
|b_ce0       |  out|    1|   ap_memory|                               b|         array|
|b_q0        |   in|    8|   ap_memory|                               b|         array|
|r_address0  |  out|    2|   ap_memory|                               r|         array|
|r_ce0       |  out|    1|   ap_memory|                               r|         array|
|r_we0       |  out|    1|   ap_memory|                               r|         array|
|r_d0        |  out|    8|   ap_memory|                               r|         array|
|p_reload25  |   in|    8|     ap_none|                      p_reload25|        scalar|
|p_reload22  |   in|    8|     ap_none|                      p_reload22|        scalar|
|p_reload19  |   in|    8|     ap_none|                      p_reload19|        scalar|
|p_reload    |   in|    8|     ap_none|                        p_reload|        scalar|
+------------+-----+-----+------------+--------------------------------+--------------+

