// Seed: 52685386
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3
);
  assign id_0 = (1 < "");
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    output wand id_5,
    input tri id_6,
    output wand id_7,
    output uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output tri1 id_11,
    output wire id_12,
    output wand id_13,
    input tri1 id_14
    , id_25,
    input wor id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    input uwire id_19,
    input uwire id_20,
    output uwire id_21,
    input wire id_22,
    input uwire id_23
);
  wire id_26;
  module_0(
      id_5, id_2, id_4, id_5
  );
endmodule
