Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 30 21:43:26 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Divider_fpga_control_sets_placed.rpt
| Design       : Divider_fpga
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           17 |
| No           | No                    | Yes                    |              18 |            2 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+--------------------+------------------+------------------+----------------+
|  DEBOUNCER/CLK       | Div/CU/E[0]        | Div/CU/out[0]    |                2 |              8 |
|  DEBOUNCER/CLK       | Div/CU/out[1]      | Div/CU/out[0]    |                2 |              8 |
|  DEBOUNCER/CLK       | Div/DP/Y/E[0]      |                  |                1 |              8 |
|  DEBOUNCER/CLK       | Div/CU/Q_reg[0][0] | Div/CU/out[0]    |                2 |             10 |
|  DEBOUNCER/CLK       |                    | rst_IBUF         |                2 |             18 |
|  clk100MHz_IBUF_BUFG |                    | rst_IBUF         |               10 |             66 |
|  clk_BUFG            |                    |                  |               17 |            134 |
+----------------------+--------------------+------------------+------------------+----------------+


