============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 10:28:30 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db" in  4.261945s wall, 4.125000s user + 0.046875s system = 4.171875s CPU (97.9%)

RUN-1004 : used memory is 445 MB, reserved memory is 410 MB, peak memory is 445 MB
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.069853s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (5.3%)

RUN-1004 : used memory is 537 MB, reserved memory is 482 MB, peak memory is 553 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.326582s wall, 0.343750s user + 0.140625s system = 0.484375s CPU (6.6%)

RUN-1004 : used memory is 537 MB, reserved memory is 482 MB, peak memory is 553 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.840712s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 546 MB, reserved memory is 490 MB, peak memory is 562 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.092500s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 546 MB, reserved memory is 490 MB, peak memory is 562 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.998747s wall, 0.234375s user + 0.250000s system = 0.484375s CPU (6.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 497 MB, peak memory is 570 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.244575s wall, 0.328125s user + 0.281250s system = 0.609375s CPU (8.4%)

RUN-1004 : used memory is 552 MB, reserved memory is 497 MB, peak memory is 570 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.063783s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 556 MB, reserved memory is 501 MB, peak memory is 574 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.334247s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.1%)

RUN-1004 : used memory is 556 MB, reserved memory is 501 MB, peak memory is 574 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/TimerH_n_syn_3 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.130707s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 558 MB, reserved memory is 506 MB, peak memory is 575 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.406456s wall, 0.296875s user + 0.140625s system = 0.437500s CPU (5.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 506 MB, peak memory is 575 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U2/TimerH_n_syn_6 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.121353s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.4%)

RUN-1004 : used memory is 566 MB, reserved memory is 513 MB, peak memory is 584 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.367319s wall, 0.281250s user + 0.140625s system = 0.421875s CPU (5.7%)

RUN-1004 : used memory is 566 MB, reserved memory is 513 MB, peak memory is 584 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U2/TimerH_n_syn_9 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.982070s wall, 0.140625s user + 0.218750s system = 0.359375s CPU (5.1%)

RUN-1004 : used memory is 570 MB, reserved memory is 517 MB, peak memory is 588 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.267667s wall, 0.250000s user + 0.234375s system = 0.484375s CPU (6.7%)

RUN-1004 : used memory is 570 MB, reserved memory is 517 MB, peak memory is 588 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U2/TimerH_n_syn_9 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.077229s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 574 MB, reserved memory is 521 MB, peak memory is 592 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.331531s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 574 MB, reserved memory is 521 MB, peak memory is 592 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.077714s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 580 MB, reserved memory is 526 MB, peak memory is 598 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.350538s wall, 0.312500s user + 0.171875s system = 0.484375s CPU (6.6%)

RUN-1004 : used memory is 580 MB, reserved memory is 526 MB, peak memory is 598 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-8007 ERROR: syntax error near 'end' in Timer_module.v(53)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in Timer_module.v(53)
HDL-8007 ERROR: ignore module module due to previous errors in Timer_module.v(1)
HDL-1007 : Verilog file 'Timer_module.v' ignored due to errors
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.074579s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.7%)

RUN-1004 : used memory is 587 MB, reserved memory is 534 MB, peak memory is 605 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.346556s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (4.9%)

RUN-1004 : used memory is 587 MB, reserved memory is 534 MB, peak memory is 605 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U2/TimerH_n_syn_9 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.078026s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 591 MB, reserved memory is 540 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.321258s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 591 MB, reserved memory is 540 MB, peak memory is 609 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U2/TimerH_n_syn_9 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.393865s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 592 MB, reserved memory is 540 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.632842s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 592 MB, reserved memory is 540 MB, peak memory is 609 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.395683s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 592 MB, reserved memory is 540 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.640960s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 592 MB, reserved memory is 540 MB, peak memory is 609 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db" in  1.672983s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (56.0%)

RUN-1004 : used memory is 603 MB, reserved memory is 551 MB, peak memory is 609 MB
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.358456s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 606 MB, reserved memory is 552 MB, peak memory is 624 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.701665s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 606 MB, reserved memory is 552 MB, peak memory is 624 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/Timer_Start_syn_4 will be merged with clock U1/Timer_Start
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.424076s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 605 MB, reserved memory is 553 MB, peak memory is 624 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.689678s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 605 MB, reserved memory is 553 MB, peak memory is 624 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.380660s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 549 MB, peak memory is 624 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.647000s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 601 MB, reserved memory is 549 MB, peak memory is 624 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.430697s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 598 MB, reserved memory is 546 MB, peak memory is 624 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.671658s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 598 MB, reserved memory is 546 MB, peak memory is 624 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.439573s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 608 MB, reserved memory is 556 MB, peak memory is 626 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.681113s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 556 MB, peak memory is 626 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.820447s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 565 MB, peak memory is 633 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.064671s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 616 MB, reserved memory is 565 MB, peak memory is 633 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-8007 ERROR: syntax error near 'end' in Timer_module.v(71)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in Timer_module.v(71)
HDL-8007 ERROR: ignore module module due to previous errors in Timer_module.v(1)
HDL-1007 : Verilog file 'Timer_module.v' ignored due to errors
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.841689s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 621 MB, reserved memory is 568 MB, peak memory is 638 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.077890s wall, 0.234375s user + 0.171875s system = 0.406250s CPU (5.7%)

RUN-1004 : used memory is 621 MB, reserved memory is 568 MB, peak memory is 638 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.904533s wall, 0.062500s user + 0.187500s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 628 MB, reserved memory is 576 MB, peak memory is 644 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.165953s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 628 MB, reserved memory is 576 MB, peak memory is 644 MB
GUI-1001 : Downloading succeeded!
KIT-1001 : EgGetBRAMList: start....BRAM Vec size = 198248.
RUN-1002 : start command "program -spd 1 -cable 0"
GUI-1001 : User opens ERAM Editor ...
GUI-1001 : User closes ERAM Editor ...
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.786139s wall, 0.125000s user + 0.281250s system = 0.406250s CPU (6.0%)

RUN-1004 : used memory is 637 MB, reserved memory is 583 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.070858s wall, 0.265625s user + 0.281250s system = 0.546875s CPU (7.7%)

RUN-1004 : used memory is 637 MB, reserved memory is 583 MB, peak memory is 654 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.850218s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 637 MB, reserved memory is 586 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.113808s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.1%)

RUN-1004 : used memory is 637 MB, reserved memory is 586 MB, peak memory is 654 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.890954s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 644 MB, reserved memory is 592 MB, peak memory is 661 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.138428s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 644 MB, reserved memory is 592 MB, peak memory is 661 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.906646s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 594 MB, peak memory is 664 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.134017s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 594 MB, peak memory is 664 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-8007 ERROR: syntax error near ')' in Timer_module.v(23)
HDL-5007 WARNING: empty statement in always construct in Timer_module.v(23)
HDL-7007 CRITICAL-WARNING: potential always loop found in Timer_module.v(23)
HDL-8007 ERROR: ignore module module due to previous errors in Timer_module.v(1)
HDL-1007 : Verilog file 'Timer_module.v' ignored due to errors
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Timer_module.v
KIT-1001 : EgGetBRAMList: start....BRAM Vec size = 198248.
RUN-1002 : start command "program -spd 1 -cable 0"
GUI-1001 : User opens ERAM Editor ...
GUI-1001 : User closes ERAM Editor ...
HDL-1007 : analyze verilog file Timer_module.v
HDL-8007 ERROR: port 'Set_Time' is not defined in Timer_module.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in Timer_module.v(1)
HDL-1007 : Verilog file 'Timer_module.v' ignored due to errors
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-8007 ERROR: port 'Set_Time' is not defined in Timer_module.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in Timer_module.v(1)
HDL-1007 : Verilog file 'Timer_module.v' ignored due to errors
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: procedural assignment to a non-register 'Change_Time' is not permitted in countdown_module.v(24)
HDL-8007 ERROR: procedural assignment to a non-register 'Change_Time' is not permitted in countdown_module.v(41)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.912295s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 653 MB, reserved memory is 601 MB, peak memory is 669 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.164194s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 653 MB, reserved memory is 601 MB, peak memory is 669 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.796118s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 660 MB, reserved memory is 609 MB, peak memory is 678 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.059753s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 660 MB, reserved memory is 609 MB, peak memory is 678 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: procedural assignment to a non-register 'Change_Time' is not permitted in countdown_module.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.883698s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 662 MB, reserved memory is 611 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.158571s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (4.1%)

RUN-1004 : used memory is 662 MB, reserved memory is 611 MB, peak memory is 680 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: procedural assignment to a non-register 'Change_Time' is not permitted in countdown_module.v(43)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '<=' in countdown_module.v(43)
HDL-8007 ERROR: 'temp_time' is not a task in countdown_module.v(43)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '<=' in countdown_module.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.852385s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 605 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.135260s wall, 0.218750s user + 0.171875s system = 0.390625s CPU (5.5%)

RUN-1004 : used memory is 656 MB, reserved memory is 605 MB, peak memory is 680 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file Timer_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.110692s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 666 MB, reserved memory is 615 MB, peak memory is 684 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.384522s wall, 0.250000s user + 0.203125s system = 0.453125s CPU (6.1%)

RUN-1004 : used memory is 666 MB, reserved memory is 615 MB, peak memory is 684 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.051082s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 672 MB, reserved memory is 621 MB, peak memory is 689 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.320480s wall, 0.281250s user + 0.109375s system = 0.390625s CPU (5.3%)

RUN-1004 : used memory is 672 MB, reserved memory is 621 MB, peak memory is 689 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(8)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(8)
HDL-5007 WARNING: 'K3' is not declared in countdown_module.v(8)
HDL-5007 WARNING: 'K4' is not declared in countdown_module.v(8)
HDL-8007 ERROR: port 'Key_In' is not defined in countdown_module.v(14)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'Key_In' is not declared in countdown_module.v(23)
HDL-5007 WARNING: 'Key_In' is not declared in countdown_module.v(27)
HDL-8007 ERROR: cannot find port 'Key_In' on this module in responder.v(106)
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: cannot find port 'Key_In' on this module in responder.v(106)
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U7/TimerH_Set_n_syn_3 will be merged with clock U7/TimerH_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.118907s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 664 MB, reserved memory is 615 MB, peak memory is 689 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.398824s wall, 0.218750s user + 0.156250s system = 0.375000s CPU (5.1%)

RUN-1004 : used memory is 664 MB, reserved memory is 615 MB, peak memory is 689 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U7/TimerH_Set_n_syn_3 will be merged with clock U7/TimerH_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.025368s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (5.6%)

RUN-1004 : used memory is 673 MB, reserved memory is 623 MB, peak memory is 690 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.259162s wall, 0.375000s user + 0.125000s system = 0.500000s CPU (6.9%)

RUN-1004 : used memory is 673 MB, reserved memory is 623 MB, peak memory is 690 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |     on     |       off        |   *    
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: cannot find port 'CLK' on this module in responder.v(115)
HDL-8007 ERROR: cannot find port 'onehot' on this module in responder.v(116)
HDL-8007 ERROR: cannot find port 'binary' on this module in responder.v(117)
HDL-1007 : analyze verilog file onehot2binary.v
HDL-8007 ERROR: illegal character '2' in binary number 4'b0002 in onehot2binary.v(9)
HDL-8007 ERROR: illegal character '4' in binary number 4'b0004 in onehot2binary.v(10)
HDL-5007 WARNING: 'clk' is not declared in onehot2binary.v(7)
HDL-8007 ERROR: ignore module module due to previous errors in onehot2binary.v(1)
HDL-1007 : Verilog file 'onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file onehot2binary.v
HDL-8007 ERROR: illegal character '2' in binary number 4'b0002 in onehot2binary.v(9)
HDL-8007 ERROR: illegal character '4' in binary number 4'b0004 in onehot2binary.v(10)
HDL-8007 ERROR: ignore module module due to previous errors in onehot2binary.v(1)
HDL-1007 : Verilog file 'onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file onehot2binary.v
HDL-5007 WARNING: literal value 'h0010 truncated to fit in 4 bits in onehot2binary.v(11)
HDL-5007 WARNING: literal value 'h0100 truncated to fit in 4 bits in onehot2binary.v(12)
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: extra comma in port association list is not allowed in responder.v(93)
HDL-8007 ERROR: ignore module module due to previous errors in responder.v(1)
HDL-1007 : Verilog file 'responder.v' ignored due to errors
HDL-1007 : analyze verilog file responder.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U7/TimerH_Set_n_syn_3 will be merged with clock U7/TimerH_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.988425s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.1%)

RUN-1004 : used memory is 688 MB, reserved memory is 636 MB, peak memory is 705 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.253081s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 688 MB, reserved memory is 636 MB, peak memory is 705 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U7/TimerH_Set_n_syn_3 will be merged with clock U7/TimerH_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.884321s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 683 MB, reserved memory is 632 MB, peak memory is 705 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.171749s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (5.4%)

RUN-1004 : used memory is 683 MB, reserved memory is 632 MB, peak memory is 705 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: cannot find port 'Set_Time' on this module in responder.v(37)
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file responder.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U7/TimerH_Set_n_syn_3 will be merged with clock U7/TimerH_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : clock net U5/cnt_b_n_syn_2 will be merged with clock U5/cnt_b_n
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.987124s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.4%)

RUN-1004 : used memory is 690 MB, reserved memory is 639 MB, peak memory is 708 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.239025s wall, 0.218750s user + 0.171875s system = 0.390625s CPU (5.4%)

RUN-1004 : used memory is 690 MB, reserved memory is 639 MB, peak memory is 708 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: data object 'temp_time' is already declared in countdown_module.v(64)
HDL-1007 : previous declaration of 'temp_time' is from here in countdown_module.v(18)
HDL-5007 WARNING: second declaration of 'temp_time' is ignored in countdown_module.v(64)
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '=' in countdown_module.v(64)
HDL-8007 ERROR: 'temp_time' is not a type in countdown_module.v(64)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: data object 'temp_time' is already declared in countdown_module.v(64)
HDL-1007 : previous declaration of 'temp_time' is from here in countdown_module.v(18)
HDL-5007 WARNING: second declaration of 'temp_time' is ignored in countdown_module.v(64)
HDL-8007 ERROR: syntax error near '[' in countdown_module.v(64)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: data object 'temp_time' is already declared in countdown_module.v(64)
HDL-1007 : previous declaration of 'temp_time' is from here in countdown_module.v(18)
HDL-5007 WARNING: second declaration of 'temp_time' is ignored in countdown_module.v(64)
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: declarations are not allowed in an unnamed block in countdown_module.v(40)
HDL-5007 WARNING: 'RSTN' is not declared in countdown_module.v(38)
HDL-7007 CRITICAL-WARNING: variable 'temp_time' must explicitly be declared as automatic or static in countdown_module.v(40)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '[' in countdown_module.v(40)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in countdown_module.v(40)
HDL-5007 WARNING: 'RSTN' is not declared in countdown_module.v(38)
HDL-7007 CRITICAL-WARNING: variable 'temp_time' must explicitly be declared as automatic or static in countdown_module.v(40)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'RSTN' is not declared in countdown_module.v(38)
HDL-5007 WARNING: 'RSTN' is not declared in countdown_module.v(38)
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '=' in countdown_module.v(69)
HDL-8007 ERROR: 'temp_time' is not a type in countdown_module.v(69)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '<=' in countdown_module.v(69)
HDL-8007 ERROR: 'temp_time' is not a type in countdown_module.v(69)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '=' in countdown_module.v(65)
HDL-8007 ERROR: 'temp_time' is not a type in countdown_module.v(65)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: data object 'temp_time' is already declared in countdown_module.v(65)
HDL-1007 : previous declaration of 'temp_time' is from here in countdown_module.v(18)
HDL-5007 WARNING: second declaration of 'temp_time' is ignored in countdown_module.v(65)
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_5 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : clock net U5/cnt_b_n_syn_2 will be merged with clock U5/cnt_b_n
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.050206s wall, 0.218750s user + 0.187500s system = 0.406250s CPU (5.8%)

RUN-1004 : used memory is 692 MB, reserved memory is 642 MB, peak memory is 708 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.304393s wall, 0.312500s user + 0.187500s system = 0.500000s CPU (6.8%)

RUN-1004 : used memory is 692 MB, reserved memory is 642 MB, peak memory is 708 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : clock net U5/cnt_b_n_syn_2 will be merged with clock U5/cnt_b_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.926509s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 705 MB, reserved memory is 654 MB, peak memory is 722 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.178966s wall, 0.234375s user + 0.140625s system = 0.375000s CPU (5.2%)

RUN-1004 : used memory is 705 MB, reserved memory is 654 MB, peak memory is 722 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : clock net U5/cnt_b_n_syn_2 will be merged with clock U5/cnt_b_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.944360s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 704 MB, reserved memory is 653 MB, peak memory is 722 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.201889s wall, 0.265625s user + 0.171875s system = 0.437500s CPU (6.1%)

RUN-1004 : used memory is 704 MB, reserved memory is 653 MB, peak memory is 722 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file responder.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : clock net U5/cnt_b_n_syn_2 will be merged with clock U5/cnt_b_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.926251s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 700 MB, reserved memory is 650 MB, peak memory is 722 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.189999s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (4.1%)

RUN-1004 : used memory is 700 MB, reserved memory is 650 MB, peak memory is 722 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.949133s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.4%)

RUN-1004 : used memory is 708 MB, reserved memory is 658 MB, peak memory is 725 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.196644s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 708 MB, reserved memory is 658 MB, peak memory is 725 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n1_syn_3 will be merged with clock U7/temp_time_n1
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.938742s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 715 MB, reserved memory is 665 MB, peak memory is 732 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.211865s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 715 MB, reserved memory is 665 MB, peak memory is 732 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
PRG-2019 : Erase flash successfully.
RUN-1003 : finish command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0" in  7.800236s wall, 5.781250s user + 0.046875s system = 5.828125s CPU (74.7%)

RUN-1004 : used memory is 715 MB, reserved memory is 665 MB, peak memory is 732 MB
GUI-1001 : Erase flash success!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.008265s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 715 MB, reserved memory is 665 MB, peak memory is 733 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.283956s wall, 0.234375s user + 0.187500s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 715 MB, reserved memory is 665 MB, peak memory is 733 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n1_syn_3 will be merged with clock U7/temp_time_n1
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.002505s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 716 MB, reserved memory is 666 MB, peak memory is 733 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.264288s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 716 MB, reserved memory is 666 MB, peak memory is 733 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/reg2_syn_54 will be merged with clock U7/reg2_syn_37
PHY-1001 : net U7/reg2_syn_35 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.960580s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 719 MB, reserved memory is 670 MB, peak memory is 737 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.203648s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 719 MB, reserved memory is 670 MB, peak memory is 737 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.015361s wall, 0.171875s user + 0.281250s system = 0.453125s CPU (6.5%)

RUN-1004 : used memory is 720 MB, reserved memory is 670 MB, peak memory is 737 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.291753s wall, 0.296875s user + 0.281250s system = 0.578125s CPU (7.9%)

RUN-1004 : used memory is 720 MB, reserved memory is 670 MB, peak memory is 737 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.957002s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 710 MB, reserved memory is 662 MB, peak memory is 737 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.209638s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 710 MB, reserved memory is 662 MB, peak memory is 737 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.944220s wall, 0.125000s user + 0.203125s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 714 MB, reserved memory is 667 MB, peak memory is 737 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.180680s wall, 0.187500s user + 0.234375s system = 0.421875s CPU (5.9%)

RUN-1004 : used memory is 714 MB, reserved memory is 667 MB, peak memory is 737 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.972450s wall, 0.171875s user + 0.265625s system = 0.437500s CPU (6.3%)

RUN-1004 : used memory is 717 MB, reserved memory is 669 MB, peak memory is 737 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.233543s wall, 0.281250s user + 0.265625s system = 0.546875s CPU (7.6%)

RUN-1004 : used memory is 717 MB, reserved memory is 669 MB, peak memory is 737 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.906052s wall, 0.187500s user + 0.156250s system = 0.343750s CPU (5.0%)

RUN-1004 : used memory is 724 MB, reserved memory is 676 MB, peak memory is 742 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.155604s wall, 0.250000s user + 0.171875s system = 0.421875s CPU (5.9%)

RUN-1004 : used memory is 724 MB, reserved memory is 676 MB, peak memory is 742 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.961326s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (2.7%)

RUN-1004 : used memory is 721 MB, reserved memory is 672 MB, peak memory is 742 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.233978s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 721 MB, reserved memory is 672 MB, peak memory is 742 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.055110s wall, 0.171875s user + 0.296875s system = 0.468750s CPU (6.6%)

RUN-1004 : used memory is 722 MB, reserved memory is 672 MB, peak memory is 742 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.319686s wall, 0.281250s user + 0.296875s system = 0.578125s CPU (7.9%)

RUN-1004 : used memory is 722 MB, reserved memory is 672 MB, peak memory is 742 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.937391s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 731 MB, reserved memory is 681 MB, peak memory is 747 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.198480s wall, 0.187500s user + 0.218750s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 731 MB, reserved memory is 681 MB, peak memory is 747 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '<=' in countdown_module.v(54)
HDL-8007 ERROR: syntax error near 'TimerH_Set' in countdown_module.v(55)
HDL-8007 ERROR: 'temp_time' is not a type in countdown_module.v(54)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near '=' in countdown_module.v(54)
HDL-8007 ERROR: syntax error near '<=' in countdown_module.v(55)
HDL-8007 ERROR: 'temp_time' is not a type in countdown_module.v(54)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: data object 'temp_time' is already declared in countdown_module.v(54)
HDL-1007 : previous declaration of 'temp_time' is from here in countdown_module.v(18)
HDL-5007 WARNING: second declaration of 'temp_time' is ignored in countdown_module.v(54)
HDL-8007 ERROR: syntax error near '<=' in countdown_module.v(55)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: data object 'temp_time' is already declared in countdown_module.v(54)
HDL-1007 : previous declaration of 'temp_time' is from here in countdown_module.v(18)
HDL-5007 WARNING: second declaration of 'temp_time' is ignored in countdown_module.v(54)
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.915388s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (3.8%)

RUN-1004 : used memory is 737 MB, reserved memory is 687 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.193307s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 737 MB, reserved memory is 687 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.964701s wall, 0.109375s user + 0.203125s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 735 MB, reserved memory is 685 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.240742s wall, 0.218750s user + 0.203125s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 735 MB, reserved memory is 685 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.957245s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 729 MB, reserved memory is 680 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.209614s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.0%)

RUN-1004 : used memory is 729 MB, reserved memory is 680 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.995695s wall, 0.156250s user + 0.187500s system = 0.343750s CPU (4.9%)

RUN-1004 : used memory is 731 MB, reserved memory is 682 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.282631s wall, 0.234375s user + 0.187500s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 731 MB, reserved memory is 682 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.028253s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 729 MB, reserved memory is 681 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.298060s wall, 0.250000s user + 0.156250s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 729 MB, reserved memory is 681 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.380019s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 742 MB, reserved memory is 693 MB, peak memory is 759 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.616106s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 742 MB, reserved memory is 693 MB, peak memory is 759 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.399658s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 743 MB, reserved memory is 693 MB, peak memory is 759 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.665752s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 743 MB, reserved memory is 693 MB, peak memory is 759 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.949726s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 742 MB, reserved memory is 694 MB, peak memory is 759 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.216082s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 742 MB, reserved memory is 694 MB, peak memory is 759 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.998607s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 745 MB, reserved memory is 696 MB, peak memory is 762 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.270942s wall, 0.296875s user + 0.125000s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 745 MB, reserved memory is 696 MB, peak memory is 762 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file responder.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.934382s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 751 MB, reserved memory is 702 MB, peak memory is 768 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.188114s wall, 0.234375s user + 0.187500s system = 0.421875s CPU (5.9%)

RUN-1004 : used memory is 751 MB, reserved memory is 702 MB, peak memory is 768 MB
GUI-1001 : Downloading succeeded!
