Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Oct 16 17:10:56 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Array_Tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  3           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-8   Critical Warning  No common period between related clocks             2           
LUTAR-1    Warning           LUT drives async reset alert                        98          
TIMING-16  Warning           Large setup violation                               93          
TIMING-18  Warning           Missing input or output delay                       11          
TIMING-20  Warning           Non-clocked latch                                   48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (432)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (432)
--------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Sig_Sel[0] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Sig_Sel[1] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Toggle_L (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Toggle_R (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_49_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_49_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_49_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_49_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_50_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_50_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_50_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_50_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_51_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_51_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_51_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_51_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_52_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_52_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_52_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_52_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_53_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_53_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_53_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_53_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_54_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_54_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_54_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_54_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_55_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_55_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_55_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_55_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_56_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_56_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_56_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_56_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_57_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_57_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_57_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_57_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_58_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_58_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_58_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_58_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_59_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_59_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_59_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_59_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_60_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_60_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_60_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_60_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_61_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_61_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_61_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_61_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_62_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_62_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_62_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_62_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_63_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_63_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_63_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_63_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_64_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_64_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_64_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_64_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_65_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_65_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_65_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_65_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_66_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_66_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_66_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_66_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_67_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_67_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_67_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_67_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_68_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_68_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_68_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_68_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_69_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_69_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_69_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_69_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_70_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_70_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_70_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_70_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_71_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_71_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_71_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_71_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_72_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_72_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_72_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PCM_TX_i_72_psbram_3/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.873     -916.339                    196                  395        0.091        0.000                      0                  395        2.000        0.000                       0                   260  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)             Period(ns)      Frequency(MHz)
-----                 ------------             ----------      --------------
BCK                   {0.000 162.761}          325.521         3.072           
LRCK                  {0.000 10416.667}        20833.333       0.048           
MCK                   {0.000 40.690}           81.380          12.288          
SCK                   {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.690}           81.380          12.288          
  clkfbout_clk_wiz_0  {0.000 28.000}           56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       322.569        0.000                      0                  103        0.091        0.000                      0                  103      161.780        0.000                       0                   105  
LRCK                    20828.488        0.000                      0                   32        0.323        0.000                      0                   32    10416.165        0.000                       0                    32  
MCK                        77.221        0.000                      0                  109        0.215        0.000                      0                  109       39.710        0.000                       0                   117  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   79.225        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MCK           BCK                -5.873     -493.882                     93                   93       81.615        0.000                      0                   93  
LRCK          MCK                77.213        0.000                      0                   48        0.226        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MCK                BCK                     -4.665     -422.457                    103                  103       81.419        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      322.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             322.569ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.603ns  (logic 0.721ns (27.704%)  route 1.882ns (72.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 489.770 - 488.282 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 164.430 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.669   164.430    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDPE (Prop_fdpe_C_Q)         0.422   164.852 r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/Q
                         net (fo=1, routed)           1.180   166.032    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.299   166.331 r  PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1/O
                         net (fo=2, routed)           0.701   167.033    PCM_TX/inst/FIFO_A/p_2_in[17]
    SLICE_X35Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.488   489.770    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.885    
                         clock uncertainty           -0.228   489.657    
    SLICE_X35Y28         FDPE (Setup_fdpe_C_D)       -0.055   489.602    PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
  -------------------------------------------------------------------
                         required time                        489.602    
                         arrival time                        -167.033    
  -------------------------------------------------------------------
                         slack                                322.569    

Slack (MET) :             322.580ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.507ns  (logic 0.721ns (28.765%)  route 1.786ns (71.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 489.769 - 488.282 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 164.428 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.667   164.428    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y34         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDPE (Prop_fdpe_C_Q)         0.422   164.850 r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/Q
                         net (fo=1, routed)           1.429   166.279    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P_n_0
    SLICE_X23Y28         LUT3 (Prop_lut3_I0_O)        0.299   166.578 r  PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1/O
                         net (fo=2, routed)           0.357   166.935    PCM_TX/inst/FIFO_A/p_2_in[47]
    SLICE_X21Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.487   489.769    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X21Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/C  (IS_INVERTED)
                         clock pessimism              0.014   489.783    
                         clock uncertainty           -0.228   489.555    
    SLICE_X21Y28         FDPE (Setup_fdpe_C_D)       -0.040   489.515    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P
  -------------------------------------------------------------------
                         required time                        489.515    
                         arrival time                        -166.935    
  -------------------------------------------------------------------
                         slack                                322.580    

Slack (MET) :             322.631ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.543ns  (logic 0.785ns (30.868%)  route 1.758ns (69.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 489.770 - 488.282 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 164.427 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.666   164.427    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y33         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDPE (Prop_fdpe_C_Q)         0.484   164.911 r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/Q
                         net (fo=1, routed)           1.261   166.172    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.301   166.473 r  PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
                         net (fo=2, routed)           0.497   166.970    PCM_TX/inst/FIFO_A/p_2_in[43]
    SLICE_X26Y19         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.488   489.770    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y19         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.885    
                         clock uncertainty           -0.228   489.657    
    SLICE_X26Y19         FDPE (Setup_fdpe_C_D)       -0.055   489.602    PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                        489.602    
                         arrival time                        -166.970    
  -------------------------------------------------------------------
                         slack                                322.631    

Slack (MET) :             322.689ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.491ns  (logic 0.721ns (28.940%)  route 1.770ns (71.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 489.766 - 488.282 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 164.428 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.667   164.428    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y34         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDPE (Prop_fdpe_C_Q)         0.422   164.850 r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/Q
                         net (fo=1, routed)           1.429   166.279    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P_n_0
    SLICE_X23Y28         LUT3 (Prop_lut3_I0_O)        0.299   166.578 r  PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1/O
                         net (fo=2, routed)           0.342   166.919    PCM_TX/inst/FIFO_A/p_2_in[47]
    SLICE_X23Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.484   489.766    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.881    
                         clock uncertainty           -0.228   489.653    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)       -0.044   489.609    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
  -------------------------------------------------------------------
                         required time                        489.609    
                         arrival time                        -166.919    
  -------------------------------------------------------------------
                         slack                                322.689    

Slack (MET) :             322.718ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.475ns  (logic 0.721ns (29.136%)  route 1.754ns (70.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 489.776 - 488.282 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 164.415 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.654   164.415    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y24         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDPE (Prop_fdpe_C_Q)         0.422   164.837 r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
                         net (fo=1, routed)           1.411   166.248    PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.299   166.547 r  PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1/O
                         net (fo=2, routed)           0.343   166.890    PCM_TX/inst/FIFO_A/p_2_in[21]
    SLICE_X31Y36         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.494   489.776    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y36         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.891    
                         clock uncertainty           -0.228   489.663    
    SLICE_X31Y36         FDPE (Setup_fdpe_C_D)       -0.055   489.608    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
  -------------------------------------------------------------------
                         required time                        489.608    
                         arrival time                        -166.890    
  -------------------------------------------------------------------
                         slack                                322.718    

Slack (MET) :             322.725ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.509ns  (logic 0.719ns (28.661%)  route 1.790ns (71.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 489.778 - 488.282 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 164.421 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.660   164.421    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y29         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDPE (Prop_fdpe_C_Q)         0.422   164.843 r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/Q
                         net (fo=1, routed)           1.154   165.997    PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P_n_0
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.297   166.294 r  PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1/O
                         net (fo=2, routed)           0.636   166.930    PCM_TX/inst/FIFO_A/p_2_in[45]
    SLICE_X27Y38         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.496   489.778    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y38         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/C  (IS_INVERTED)
                         clock pessimism              0.149   489.927    
                         clock uncertainty           -0.228   489.699    
    SLICE_X27Y38         FDCE (Setup_fdce_C_D)       -0.044   489.655    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C
  -------------------------------------------------------------------
                         required time                        489.655    
                         arrival time                        -166.930    
  -------------------------------------------------------------------
                         slack                                322.725    

Slack (MET) :             322.752ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.445ns  (logic 0.721ns (29.491%)  route 1.724ns (70.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 489.770 - 488.282 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 164.420 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.659   164.420    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y21         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.422   164.842 r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/Q
                         net (fo=1, routed)           1.192   166.034    PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.299   166.333 r  PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1/O
                         net (fo=2, routed)           0.531   166.865    PCM_TX/inst/FIFO_A/p_2_in[44]
    SLICE_X26Y29         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.488   489.770    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y29         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.885    
                         clock uncertainty           -0.228   489.657    
    SLICE_X26Y29         FDPE (Setup_fdpe_C_D)       -0.040   489.617    PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P
  -------------------------------------------------------------------
                         required time                        489.617    
                         arrival time                        -166.865    
  -------------------------------------------------------------------
                         slack                                322.752    

Slack (MET) :             322.754ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.346ns  (logic 0.719ns (30.646%)  route 1.627ns (69.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 489.778 - 488.282 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 164.420 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.659   164.420    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X21Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDPE (Prop_fdpe_C_Q)         0.422   164.842 r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/Q
                         net (fo=1, routed)           1.295   166.137    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.297   166.434 r  PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1/O
                         net (fo=2, routed)           0.333   166.766    PCM_TX/inst/FIFO_A/p_2_in[48]
    SLICE_X31Y38         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.496   489.778    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y38         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C  (IS_INVERTED)
                         clock pessimism              0.014   489.792    
                         clock uncertainty           -0.228   489.564    
    SLICE_X31Y38         FDPE (Setup_fdpe_C_D)       -0.044   489.520    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
  -------------------------------------------------------------------
                         required time                        489.520    
                         arrival time                        -166.766    
  -------------------------------------------------------------------
                         slack                                322.754    

Slack (MET) :             322.756ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.484ns  (logic 0.721ns (29.029%)  route 1.763ns (70.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 489.776 - 488.282 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 164.415 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.654   164.415    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y24         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDPE (Prop_fdpe_C_Q)         0.422   164.837 r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
                         net (fo=1, routed)           1.411   166.248    PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.299   166.547 r  PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1/O
                         net (fo=2, routed)           0.352   166.899    PCM_TX/inst/FIFO_A/p_2_in[21]
    SLICE_X28Y36         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.494   489.776    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y36         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.891    
                         clock uncertainty           -0.228   489.663    
    SLICE_X28Y36         FDCE (Setup_fdce_C_D)       -0.008   489.655    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C
  -------------------------------------------------------------------
                         required time                        489.655    
                         arrival time                        -166.899    
  -------------------------------------------------------------------
                         slack                                322.756    

Slack (MET) :             322.758ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.429ns  (logic 0.785ns (32.314%)  route 1.644ns (67.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 489.766 - 488.282 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 164.421 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.660   164.421    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDPE (Prop_fdpe_C_Q)         0.484   164.905 r  PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/Q
                         net (fo=1, routed)           1.005   165.910    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.301   166.211 r  PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
                         net (fo=2, routed)           0.639   166.850    PCM_TX/inst/FIFO_A/p_2_in[27]
    SLICE_X31Y26         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.484   489.766    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y26         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.881    
                         clock uncertainty           -0.228   489.653    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)       -0.044   489.609    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
  -------------------------------------------------------------------
                         required time                        489.609    
                         arrival time                        -166.850    
  -------------------------------------------------------------------
                         slack                                322.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.417ns  (logic 0.232ns (55.618%)  route 0.185ns (44.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 163.578 - 162.761 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 163.311 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.550   163.311    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y27         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDPE (Prop_fdpe_C_Q)         0.133   163.444 r  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/Q
                         net (fo=1, routed)           0.054   163.498    PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0
    SLICE_X23Y27         LUT3 (Prop_lut3_I0_O)        0.099   163.597 r  PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1/O
                         net (fo=2, routed)           0.131   163.728    PCM_TX/inst/FIFO_A/p_2_in[63]
    SLICE_X20Y27         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.817   163.578    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y27         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.573    
    SLICE_X20Y27         FDPE (Hold_fdpe_C_D)         0.064   163.637    PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P
  -------------------------------------------------------------------
                         required time                       -163.637    
                         arrival time                         163.728    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg_c_1/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.774%)  route 0.112ns (40.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 163.581 - 162.761 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 163.315 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.554   163.315    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.167   163.482 r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_1/Q
                         net (fo=1, routed)           0.112   163.594    PCM_TX/inst/FIFO_A/Data_Out_reg_c_1_n_0
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820   163.581    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/C  (IS_INVERTED)
                         clock pessimism             -0.266   163.315    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.080   163.395    PCM_TX/inst/FIFO_A/Data_Out_reg_c_2
  -------------------------------------------------------------------
                         required time                       -163.395    
                         arrival time                         163.594    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.352ns  (logic 0.232ns (65.901%)  route 0.120ns (34.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 163.582 - 162.761 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 163.314 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.553   163.314    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDPE (Prop_fdpe_C_Q)         0.133   163.447 r  PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/Q
                         net (fo=1, routed)           0.120   163.567    PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.099   163.666 r  PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1/O
                         net (fo=2, routed)           0.000   163.666    PCM_TX/inst/FIFO_A/p_2_in[10]
    SLICE_X32Y30         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.821   163.582    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y30         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism             -0.252   163.330    
    SLICE_X32Y30         FDPE (Hold_fdpe_C_D)         0.124   163.454    PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
  -------------------------------------------------------------------
                         required time                       -163.454    
                         arrival time                         163.666    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg_c_3/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.853%)  route 0.112ns (40.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 163.581 - 162.761 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 163.315 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.554   163.315    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.167   163.482 r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/Q
                         net (fo=1, routed)           0.112   163.594    PCM_TX/inst/FIFO_A/Data_Out_reg_c_2_n_0
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820   163.581    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_3/C  (IS_INVERTED)
                         clock pessimism             -0.266   163.315    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.057   163.372    PCM_TX/inst/FIFO_A/Data_Out_reg_c_3
  -------------------------------------------------------------------
                         required time                       -163.372    
                         arrival time                         163.594    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg_c_4/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.264ns  (logic 0.151ns (57.100%)  route 0.113ns (42.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 163.581 - 162.761 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 163.315 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.554   163.315    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.151   163.466 r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_4/Q
                         net (fo=1, routed)           0.113   163.579    PCM_TX/inst/FIFO_A/Data_Out_reg_c_4_n_0
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820   163.581    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/C  (IS_INVERTED)
                         clock pessimism             -0.266   163.315    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.015   163.330    PCM_TX/inst/FIFO_A/Data_Out_reg_c_5
  -------------------------------------------------------------------
                         required time                       -163.330    
                         arrival time                         163.579    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[39]/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.446%)  route 0.143ns (36.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 163.581 - 162.761 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 163.315 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.554   163.315    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.151   163.466 r  PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/Q
                         net (fo=1, routed)           0.143   163.609    PCM_TX/inst/FIFO_A/Data_Out_reg_c_5_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.098   163.707 r  PCM_TX/inst/FIFO_A/Data_Out_reg_gate/O
                         net (fo=1, routed)           0.000   163.707    PCM_TX/inst/FIFO_A/Data_Out_reg_gate_n_0
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820   163.581    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[39]/C  (IS_INVERTED)
                         clock pessimism             -0.266   163.315    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.124   163.439    PCM_TX/inst/FIFO_A/Data_Out_reg[39]
  -------------------------------------------------------------------
                         required time                       -163.439    
                         arrival time                         163.707    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (53.988%)  route 0.197ns (46.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 163.591 - 162.761 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 163.320 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.559   163.320    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDPE (Prop_fdpe_C_Q)         0.133   163.453 r  PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/Q
                         net (fo=1, routed)           0.197   163.649    PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.098   163.747 r  PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1/O
                         net (fo=2, routed)           0.000   163.747    PCM_TX/inst/FIFO_A/p_2_in[54]
    SLICE_X28Y40         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.830   163.591    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y40         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/C  (IS_INVERTED)
                         clock pessimism             -0.252   163.339    
    SLICE_X28Y40         FDCE (Hold_fdce_C_D)         0.125   163.464    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C
  -------------------------------------------------------------------
                         required time                       -163.464    
                         arrival time                         163.747    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.421ns  (logic 0.232ns (55.100%)  route 0.189ns (44.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 163.579 - 162.761 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 163.314 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.553   163.314    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y21         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDPE (Prop_fdpe_C_Q)         0.133   163.447 r  PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/Q
                         net (fo=1, routed)           0.189   163.636    PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P_n_0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.099   163.735 r  PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1/O
                         net (fo=2, routed)           0.000   163.735    PCM_TX/inst/FIFO_A/p_2_in[19]
    SLICE_X28Y22         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.818   163.579    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y22         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/C  (IS_INVERTED)
                         clock pessimism             -0.252   163.327    
    SLICE_X28Y22         FDPE (Hold_fdpe_C_D)         0.124   163.451    PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
  -------------------------------------------------------------------
                         required time                       -163.451    
                         arrival time                         163.735    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.034%)  route 0.195ns (47.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 163.588 - 162.761 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 163.322 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.561   163.322    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y39         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.167   163.489 r  PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/Q
                         net (fo=1, routed)           0.195   163.684    PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I2_O)        0.045   163.729 r  PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1/O
                         net (fo=2, routed)           0.000   163.729    PCM_TX/inst/FIFO_A/p_2_in[56]
    SLICE_X31Y37         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.827   163.588    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y37         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/C  (IS_INVERTED)
                         clock pessimism             -0.252   163.336    
    SLICE_X31Y37         FDPE (Hold_fdpe_C_D)         0.098   163.434    PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
  -------------------------------------------------------------------
                         required time                       -163.434    
                         arrival time                         163.729    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.453ns  (logic 0.232ns (51.203%)  route 0.221ns (48.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 163.586 - 162.761 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 163.322 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.561   163.322    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y38         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.133   163.455 r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/Q
                         net (fo=1, routed)           0.221   163.676    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.099   163.775 r  PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1/O
                         net (fo=2, routed)           0.000   163.775    PCM_TX/inst/FIFO_A/p_2_in[46]
    SLICE_X30Y34         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.825   163.586    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y34         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism             -0.233   163.353    
    SLICE_X30Y34         FDCE (Hold_fdce_C_D)         0.124   163.477    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                       -163.477    
                         arrival time                         163.775    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { PCM_TX/inst/Clock_Divier/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X34Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X32Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X30Y27  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X28Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X30Y31  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X27Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X32Y31  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X33Y29  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X29Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X28Y27  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X24Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X24Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X34Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X34Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         162.761     162.261    SLICE_X32Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         162.761     162.261    SLICE_X32Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X30Y27  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X30Y27  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         162.761     162.261    SLICE_X28Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         162.761     162.261    SLICE_X28Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X24Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X24Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X32Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X28Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X28Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X27Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         162.760     162.260    SLICE_X29Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         162.760     162.260    SLICE_X29Y30  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X26Y20  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X28Y19  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  LRCK

Setup :            0  Failing Endpoints,  Worst Slack    20828.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    10416.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20828.488ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.588ns  (logic 0.831ns (18.111%)  route 3.758ns (81.899%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.880 10422.878    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.124 10423.002 r  Address_Logic/Addr[30]_i_1/O
                         net (fo=1, routed)           0.000 10423.002    Address_Logic/Addr[30]
    SLICE_X39Y39         FDCE                                         r  Address_Logic/Addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.573 31251.572    Address_Logic/CLK
    SLICE_X39Y39         FDCE                                         r  Address_Logic/Addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.688    
                         clock uncertainty           -0.228 31251.459    
    SLICE_X39Y39         FDCE (Setup_fdce_C_D)        0.034 31251.492    Address_Logic/Addr_reg[30]
  -------------------------------------------------------------------
                         required time                      31251.490    
                         arrival time                       -10423.001    
  -------------------------------------------------------------------
                         slack                              20828.488    

Slack (MET) :             20828.654ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.421ns  (logic 0.831ns (18.796%)  route 3.590ns (81.202%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.712 10422.710    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.124 10422.834 r  Address_Logic/Addr[25]_i_1/O
                         net (fo=1, routed)           0.000 10422.834    Address_Logic/Addr[25]
    SLICE_X39Y39         FDCE                                         r  Address_Logic/Addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.573 31251.572    Address_Logic/CLK
    SLICE_X39Y39         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.688    
                         clock uncertainty           -0.228 31251.459    
    SLICE_X39Y39         FDCE (Setup_fdce_C_D)        0.032 31251.490    Address_Logic/Addr_reg[25]
  -------------------------------------------------------------------
                         required time                      31251.490    
                         arrival time                       -10422.834    
  -------------------------------------------------------------------
                         slack                              20828.654    

Slack (MET) :             20828.693ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.420ns  (logic 0.831ns (18.800%)  route 3.590ns (81.216%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.712 10422.710    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124 10422.834 r  Address_Logic/Addr[21]_i_1/O
                         net (fo=1, routed)           0.000 10422.834    Address_Logic/Addr[21]
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.573 31251.572    Address_Logic/CLK
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.153 31251.725    
                         clock uncertainty           -0.228 31251.496    
    SLICE_X41Y38         FDCE (Setup_fdce_C_D)        0.032 31251.527    Address_Logic/Addr_reg[21]
  -------------------------------------------------------------------
                         required time                      31251.525    
                         arrival time                       -10422.833    
  -------------------------------------------------------------------
                         slack                              20828.693    

Slack (MET) :             20828.695ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.419ns  (logic 0.831ns (18.804%)  route 3.589ns (81.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.711 10422.709    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124 10422.833 r  Address_Logic/Addr[22]_i_1/O
                         net (fo=1, routed)           0.000 10422.833    Address_Logic/Addr[22]
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.573 31251.572    Address_Logic/CLK
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.153 31251.725    
                         clock uncertainty           -0.228 31251.496    
    SLICE_X41Y38         FDCE (Setup_fdce_C_D)        0.034 31251.529    Address_Logic/Addr_reg[22]
  -------------------------------------------------------------------
                         required time                      31251.525    
                         arrival time                       -10422.832    
  -------------------------------------------------------------------
                         slack                              20828.695    

Slack (MET) :             20828.852ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.261ns  (logic 0.831ns (19.503%)  route 3.431ns (80.515%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.570 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.553 10422.551    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.124 10422.675 r  Address_Logic/Addr[18]_i_1/O
                         net (fo=1, routed)           0.000 10422.675    Address_Logic/Addr[18]
    SLICE_X41Y37         FDCE                                         r  Address_Logic/Addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.572 31251.570    Address_Logic/CLK
    SLICE_X41Y37         FDCE                                         r  Address_Logic/Addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.153 31251.723    
                         clock uncertainty           -0.228 31251.494    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.032 31251.525    Address_Logic/Addr_reg[18]
  -------------------------------------------------------------------
                         required time                      31251.525    
                         arrival time                       -10422.674    
  -------------------------------------------------------------------
                         slack                              20828.852    

Slack (MET) :             20828.854ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.260ns  (logic 0.831ns (19.507%)  route 3.430ns (80.509%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.570 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.552 10422.550    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.124 10422.674 r  Address_Logic/Addr[19]_i_1/O
                         net (fo=1, routed)           0.000 10422.674    Address_Logic/Addr[19]
    SLICE_X41Y37         FDCE                                         r  Address_Logic/Addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.572 31251.570    Address_Logic/CLK
    SLICE_X41Y37         FDCE                                         r  Address_Logic/Addr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.153 31251.723    
                         clock uncertainty           -0.228 31251.494    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.034 31251.527    Address_Logic/Addr_reg[19]
  -------------------------------------------------------------------
                         required time                      31251.525    
                         arrival time                       -10422.673    
  -------------------------------------------------------------------
                         slack                              20828.854    

Slack (MET) :             20828.877ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.196ns  (logic 0.831ns (19.803%)  route 3.366ns (80.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 10418.418 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.751 10418.418    Address_Logic/CLK
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.459 10418.877 r  Address_Logic/Addr_reg[29]/Q
                         net (fo=2, routed)           0.823 10419.700    Address_Logic/Addr_reg_n_0_[29]
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124 10419.824 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.846 10420.670    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124 10420.794 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          1.697 10422.491    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.124 10422.615 r  Address_Logic/Addr[26]_i_1/O
                         net (fo=1, routed)           0.000 10422.615    Address_Logic/Addr[26]
    SLICE_X39Y39         FDCE                                         r  Address_Logic/Addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.573 31251.572    Address_Logic/CLK
    SLICE_X39Y39         FDCE                                         r  Address_Logic/Addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.688    
                         clock uncertainty           -0.228 31251.459    
    SLICE_X39Y39         FDCE (Setup_fdce_C_D)        0.034 31251.492    Address_Logic/Addr_reg[26]
  -------------------------------------------------------------------
                         required time                      31251.490    
                         arrival time                       -10422.613    
  -------------------------------------------------------------------
                         slack                              20828.877    

Slack (MET) :             20828.910ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.208ns  (logic 0.831ns (19.747%)  route 3.377ns (80.258%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.500 10422.498    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.124 10422.622 r  Address_Logic/Addr[27]_i_1/O
                         net (fo=1, routed)           0.000 10422.622    Address_Logic/Addr[27]
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.574 31251.572    Address_Logic/CLK
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.153 31251.725    
                         clock uncertainty           -0.228 31251.496    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)        0.032 31251.527    Address_Logic/Addr_reg[27]
  -------------------------------------------------------------------
                         required time                      31251.529    
                         arrival time                       -10422.621    
  -------------------------------------------------------------------
                         slack                              20828.910    

Slack (MET) :             20828.910ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.206ns  (logic 0.831ns (19.756%)  route 3.375ns (80.245%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 10418.413 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 10418.413    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.872 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.024 10419.896    Address_Logic/Q[3]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124 10420.021 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.854 10420.874    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124 10420.998 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.498 10422.496    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.124 10422.620 r  Address_Logic/Addr[28]_i_1/O
                         net (fo=1, routed)           0.000 10422.620    Address_Logic/Addr[28]
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.574 31251.572    Address_Logic/CLK
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.153 31251.725    
                         clock uncertainty           -0.228 31251.496    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)        0.034 31251.529    Address_Logic/Addr_reg[28]
  -------------------------------------------------------------------
                         required time                      31251.529    
                         arrival time                       -10422.619    
  -------------------------------------------------------------------
                         slack                              20828.910    

Slack (MET) :             20828.971ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.112ns  (logic 2.340ns (56.909%)  route 1.774ns (43.142%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 31251.572 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 10418.411 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.744 10418.411    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.459 10418.870 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.972 10419.843    Address_Logic/Q[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 10420.499 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.499    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.613 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.613    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.728 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.728    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.842 r  Address_Logic/Addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.842    Address_Logic/Addr_reg[16]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.956 r  Address_Logic/Addr_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.956    Address_Logic/Addr_reg[20]_i_2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.070 r  Address_Logic/Addr_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.070    Address_Logic/Addr_reg[24]_i_2_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.185 r  Address_Logic/Addr_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.185    Address_Logic/Addr_reg[28]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239 10421.424 r  Address_Logic/Addr_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.802 10422.226    Address_Logic/data0[31]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.302 10422.527 r  Address_Logic/Addr[31]_i_1/O
                         net (fo=1, routed)           0.000 10422.527    Address_Logic/Addr[31]
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.574 31251.572    Address_Logic/CLK
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.688    
                         clock uncertainty           -0.228 31251.459    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)        0.034 31251.492    Address_Logic/Addr_reg[31]
  -------------------------------------------------------------------
                         required time                      31251.492    
                         arrival time                       -10422.522    
  -------------------------------------------------------------------
                         slack                              20828.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.454ns  (logic 0.236ns (52.001%)  route 0.218ns (47.978%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10417.520 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10417.254 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.587 10417.254    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.400 f  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          0.131 10417.532    Address_Logic/Q[2]
    SLICE_X39Y33         LUT5 (Prop_lut5_I1_O)        0.045 10417.577 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          0.086 10417.663    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I2_O)        0.045 10417.708 r  Address_Logic/Addr[0]_i_1/O
                         net (fo=1, routed)           0.000 10417.708    Address_Logic/Addr[0]_i_1_n_0
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.852 10417.519    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.285    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.099 10417.384    Address_Logic/Addr_reg[0]
  -------------------------------------------------------------------
                         required time                      -10417.384    
                         arrival time                       10417.707    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.897%)  route 0.219ns (48.102%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10417.520 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10417.254 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.587 10417.254    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.400 f  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          0.131 10417.532    Address_Logic/Q[2]
    SLICE_X39Y33         LUT5 (Prop_lut5_I1_O)        0.045 10417.577 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          0.087 10417.664    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.045 10417.709 r  Address_Logic/Addr[1]_i_1/O
                         net (fo=1, routed)           0.000 10417.709    Address_Logic/Addr[1]
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.852 10417.519    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.285    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.098 10417.383    Address_Logic/Addr_reg[1]
  -------------------------------------------------------------------
                         required time                      -10417.383    
                         arrival time                       10417.708    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.472ns  (logic 0.236ns (49.997%)  route 0.236ns (50.056%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 10417.522 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10417.255 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.588 10417.255    Address_Logic/CLK
    SLICE_X41Y36         FDCE                                         r  Address_Logic/Addr_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.146 10417.401 r  Address_Logic/Addr_reg[14]/Q
                         net (fo=2, routed)           0.118 10417.520    Address_Logic/Addr_reg_n_0_[14]
    SLICE_X41Y35         LUT5 (Prop_lut5_I3_O)        0.045 10417.564 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          0.118 10417.683    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.045 10417.728 r  Address_Logic/Addr[12]_i_1/O
                         net (fo=1, routed)           0.000 10417.728    Address_Logic/Addr[12]
    SLICE_X41Y35         FDCE                                         r  Address_Logic/Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.856 10417.523    Address_Logic/CLK
    SLICE_X41Y35         FDCE                                         r  Address_Logic/Addr_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.253 10417.271    
    SLICE_X41Y35         FDCE (Hold_fdce_C_D)         0.099 10417.369    Address_Logic/Addr_reg[12]
  -------------------------------------------------------------------
                         required time                      -10417.368    
                         arrival time                       10417.727    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.254%)  route 0.275ns (53.815%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 10417.525 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10417.255 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.588 10417.255    Address_Logic/CLK
    SLICE_X39Y38         FDCE                                         r  Address_Logic/Addr_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.146 10417.401 r  Address_Logic/Addr_reg[23]/Q
                         net (fo=2, routed)           0.123 10417.524    Address_Logic/Addr_reg_n_0_[23]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.045 10417.569 r  Address_Logic/Addr[31]_i_6/O
                         net (fo=32, routed)          0.152 10417.721    Address_Logic/Addr[31]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.045 10417.766 r  Address_Logic/Addr[29]_i_1/O
                         net (fo=1, routed)           0.000 10417.766    Address_Logic/Addr[29]
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.859 10417.526    Address_Logic/CLK
    SLICE_X41Y38         FDCE                                         r  Address_Logic/Addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.293    
    SLICE_X41Y38         FDCE (Hold_fdce_C_D)         0.099 10417.392    Address_Logic/Addr_reg[29]
  -------------------------------------------------------------------
                         required time                      -10417.391    
                         arrival time                       10417.765    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.519ns  (logic 0.236ns (45.444%)  route 0.284ns (54.620%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 10417.521 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10417.254 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.587 10417.254    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.400 f  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          0.131 10417.532    Address_Logic/Q[2]
    SLICE_X39Y33         LUT5 (Prop_lut5_I1_O)        0.045 10417.577 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          0.152 10417.729    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.045 10417.774 r  Address_Logic/Addr[5]_i_1/O
                         net (fo=1, routed)           0.000 10417.774    Address_Logic/Addr[5]
    SLICE_X39Y34         FDCE                                         r  Address_Logic/Addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.853 10417.520    Address_Logic/CLK
    SLICE_X39Y34         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.286    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.098 10417.384    Address_Logic/Addr_reg[5]
  -------------------------------------------------------------------
                         required time                      -10417.384    
                         arrival time                       10417.772    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.906%)  route 0.302ns (56.181%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10417.521 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10417.254 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.587 10417.254    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.400 r  Address_Logic/Addr_reg[6]/Q
                         net (fo=2, routed)           0.201 10417.602    Address_Logic/Addr_reg_n_0_[6]
    SLICE_X41Y34         LUT5 (Prop_lut5_I3_O)        0.045 10417.646 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          0.101 10417.747    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I2_O)        0.045 10417.792 r  Address_Logic/Addr[8]_i_1/O
                         net (fo=1, routed)           0.000 10417.792    Address_Logic/Addr[8]
    SLICE_X41Y34         FDCE                                         r  Address_Logic/Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.855 10417.522    Address_Logic/CLK
    SLICE_X41Y34         FDCE                                         r  Address_Logic/Addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.253 10417.270    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.098 10417.367    Address_Logic/Addr_reg[8]
  -------------------------------------------------------------------
                         required time                      -10417.366    
                         arrival time                       10417.791    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.574ns  (logic 0.236ns (41.123%)  route 0.339ns (59.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10417.521 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10417.252 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.585 10417.252    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.398 f  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.158 10417.557    Address_Logic/Q[1]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.045 10417.602 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          0.180 10417.782    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.045 10417.827 r  Address_Logic/Addr[6]_i_1/O
                         net (fo=1, routed)           0.000 10417.827    Address_Logic/Addr[6]
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.854 10417.521    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.287    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.099 10417.386    Address_Logic/Addr_reg[6]
  -------------------------------------------------------------------
                         required time                      -10417.386    
                         arrival time                       10417.825    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.578ns  (logic 0.236ns (40.864%)  route 0.342ns (59.151%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10417.521 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10417.252 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.585 10417.252    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.398 f  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.158 10417.557    Address_Logic/Q[1]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.045 10417.602 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          0.183 10417.785    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.045 10417.830 r  Address_Logic/Addr[7]_i_1/O
                         net (fo=1, routed)           0.000 10417.830    Address_Logic/Addr[7]
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.854 10417.521    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.287    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.099 10417.386    Address_Logic/Addr_reg[7]
  -------------------------------------------------------------------
                         required time                      -10417.386    
                         arrival time                       10417.829    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.583ns  (logic 0.236ns (40.481%)  route 0.348ns (59.640%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 10417.525 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10417.255 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.588 10417.255    Address_Logic/CLK
    SLICE_X39Y38         FDCE                                         r  Address_Logic/Addr_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.146 10417.401 r  Address_Logic/Addr_reg[23]/Q
                         net (fo=2, routed)           0.123 10417.524    Address_Logic/Addr_reg_n_0_[23]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.045 10417.569 r  Address_Logic/Addr[31]_i_6/O
                         net (fo=32, routed)          0.225 10417.794    Address_Logic/Addr[31]_i_6_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045 10417.839 r  Address_Logic/Addr[31]_i_1/O
                         net (fo=1, routed)           0.000 10417.839    Address_Logic/Addr[31]
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.859 10417.526    Address_Logic/CLK
    SLICE_X41Y39         FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.293    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.099 10417.392    Address_Logic/Addr_reg[31]
  -------------------------------------------------------------------
                         required time                      -10417.391    
                         arrival time                       10417.837    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.601ns  (logic 0.236ns (39.256%)  route 0.365ns (60.788%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 10417.523 - 10416.667 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10417.255 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.588 10417.255    Address_Logic/CLK
    SLICE_X39Y38         FDCE                                         r  Address_Logic/Addr_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.146 10417.401 r  Address_Logic/Addr_reg[23]/Q
                         net (fo=2, routed)           0.123 10417.524    Address_Logic/Addr_reg_n_0_[23]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.045 10417.569 r  Address_Logic/Addr[31]_i_6/O
                         net (fo=32, routed)          0.243 10417.812    Address_Logic/Addr[31]_i_6_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I4_O)        0.045 10417.856 r  Address_Logic/Addr[20]_i_1/O
                         net (fo=1, routed)           0.000 10417.856    Address_Logic/Addr[20]
    SLICE_X41Y37         FDCE                                         r  Address_Logic/Addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.857 10417.524    Address_Logic/CLK
    SLICE_X41Y37         FDCE                                         r  Address_Logic/Addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.233 10417.291    
    SLICE_X41Y37         FDCE (Hold_fdce_C_D)         0.099 10417.390    Address_Logic/Addr_reg[20]
  -------------------------------------------------------------------
                         required time                      -10417.389    
                         arrival time                       10417.855    
  -------------------------------------------------------------------
                         slack                                  0.467    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LRCK
Waveform(ns):       { 0.000 10416.667 }
Period(ns):         20833.334
Sources:            { PCM_TX/inst/Clock_Divier/LRCK_BUFF/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X39Y33  Address_Logic/Addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y35  Address_Logic/Addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y35  Address_Logic/Addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y35  Address_Logic/Addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y36  Address_Logic/Addr_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y36  Address_Logic/Addr_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y36  Address_Logic/Addr_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y36  Address_Logic/Addr_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X39Y37  Address_Logic/Addr_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X41Y37  Address_Logic/Addr_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X39Y33  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X39Y33  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y36  Address_Logic/Addr_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y36  Address_Logic/Addr_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X39Y33  Address_Logic/Addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X39Y33  Address_Logic/Addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y35  Address_Logic/Addr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y36  Address_Logic/Addr_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X41Y36  Address_Logic/Addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       77.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.221ns  (required time - arrival time)
  Source:                 TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_62_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.454ns (64.603%)  route 1.345ns (35.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 82.865 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.707     1.707    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.161 r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.345     5.506    PCM_TX_i_62_psbram_n_3
    SLICE_X27Y25         FDRE                                         r  PCM_TX_i_62_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.485    82.865    MCK_int
    SLICE_X27Y25         FDRE                                         r  PCM_TX_i_62_psbram_3/C
                         clock pessimism              0.149    83.014    
                         clock uncertainty           -0.228    82.786    
    SLICE_X27Y25         FDRE (Setup_fdre_C_D)       -0.058    82.728    PCM_TX_i_62_psbram_3
  -------------------------------------------------------------------
                         required time                         82.728    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 77.221    

Slack (MET) :             77.238ns  (required time - arrival time)
  Source:                 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_63_psbram/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 2.454ns (65.473%)  route 1.294ns (34.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 82.868 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.707     1.707    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.161 r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.294     5.456    PCM_TX_i_63_psbram_n
    SLICE_X27Y27         FDRE                                         r  PCM_TX_i_63_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.488    82.868    MCK_int
    SLICE_X27Y27         FDRE                                         r  PCM_TX_i_63_psbram/C
                         clock pessimism              0.149    83.017    
                         clock uncertainty           -0.228    82.789    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)       -0.095    82.694    PCM_TX_i_63_psbram
  -------------------------------------------------------------------
                         required time                         82.694    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 77.238    

Slack (MET) :             77.279ns  (required time - arrival time)
  Source:                 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_52_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.454ns (65.462%)  route 1.295ns (34.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 82.870 - 81.380 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.700     1.700    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.154 r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           1.295     5.449    PCM_TX_i_52_psbram_n_2
    SLICE_X24Y32         FDRE                                         r  PCM_TX_i_52_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.490    82.870    MCK_int
    SLICE_X24Y32         FDRE                                         r  PCM_TX_i_52_psbram_2/C
                         clock pessimism              0.115    82.985    
                         clock uncertainty           -0.228    82.757    
    SLICE_X24Y32         FDRE (Setup_fdre_C_D)       -0.028    82.729    PCM_TX_i_52_psbram_2
  -------------------------------------------------------------------
                         required time                         82.729    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                 77.279    

Slack (MET) :             77.307ns  (required time - arrival time)
  Source:                 TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_71_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 2.454ns (66.726%)  route 1.224ns (33.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 82.867 - 81.380 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.710     1.710    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.164 r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.224     5.388    PCM_TX_i_71_psbram_n_3
    SLICE_X27Y23         FDRE                                         r  PCM_TX_i_71_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.487    82.867    MCK_int
    SLICE_X27Y23         FDRE                                         r  PCM_TX_i_71_psbram_3/C
                         clock pessimism              0.115    82.982    
                         clock uncertainty           -0.228    82.754    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)       -0.058    82.696    PCM_TX_i_71_psbram_3
  -------------------------------------------------------------------
                         required time                         82.696    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 77.307    

Slack (MET) :             77.319ns  (required time - arrival time)
  Source:                 TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_61_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 2.454ns (66.860%)  route 1.216ns (33.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 82.868 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.707     1.707    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.161 r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.216     5.378    PCM_TX_i_61_psbram_n_3
    SLICE_X27Y22         FDRE                                         r  PCM_TX_i_61_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.488    82.868    MCK_int
    SLICE_X27Y22         FDRE                                         r  PCM_TX_i_61_psbram_3/C
                         clock pessimism              0.115    82.983    
                         clock uncertainty           -0.228    82.755    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)       -0.058    82.697    PCM_TX_i_61_psbram_3
  -------------------------------------------------------------------
                         required time                         82.697    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                 77.319    

Slack (MET) :             77.324ns  (required time - arrival time)
  Source:                 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_60_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.454ns (66.113%)  route 1.258ns (33.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.874 - 81.380 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.700     1.700    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.154 r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.258     5.412    PCM_TX_i_60_psbram_n_2
    SLICE_X27Y32         FDRE                                         r  PCM_TX_i_60_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.494    82.874    MCK_int
    SLICE_X27Y32         FDRE                                         r  PCM_TX_i_60_psbram_2/C
                         clock pessimism              0.149    83.023    
                         clock uncertainty           -0.228    82.795    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.058    82.737    PCM_TX_i_60_psbram_2
  -------------------------------------------------------------------
                         required time                         82.737    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 77.324    

Slack (MET) :             77.392ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_60_psbram_1/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 2.454ns (68.271%)  route 1.140ns (31.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.874 - 81.380 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.700     1.700    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.154 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.140     5.295    PCM_TX_i_60_psbram_n_1
    SLICE_X27Y32         FDRE                                         r  PCM_TX_i_60_psbram_1/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.494    82.874    MCK_int
    SLICE_X27Y32         FDRE                                         r  PCM_TX_i_60_psbram_1/C
                         clock pessimism              0.149    83.023    
                         clock uncertainty           -0.228    82.795    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.108    82.687    PCM_TX_i_60_psbram_1
  -------------------------------------------------------------------
                         required time                         82.687    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 77.392    

Slack (MET) :             77.416ns  (required time - arrival time)
  Source:                 TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_50_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 2.454ns (68.765%)  route 1.115ns (31.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 82.864 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.707     1.707    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.161 r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           1.115     5.276    PCM_TX_i_50_psbram_n_3
    SLICE_X25Y27         FDRE                                         r  PCM_TX_i_50_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.484    82.864    MCK_int
    SLICE_X25Y27         FDRE                                         r  PCM_TX_i_50_psbram_3/C
                         clock pessimism              0.115    82.979    
                         clock uncertainty           -0.228    82.751    
    SLICE_X25Y27         FDRE (Setup_fdre_C_D)       -0.058    82.693    PCM_TX_i_50_psbram_3
  -------------------------------------------------------------------
                         required time                         82.693    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                 77.416    

Slack (MET) :             77.421ns  (required time - arrival time)
  Source:                 TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_72_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 2.454ns (68.720%)  route 1.117ns (31.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.861 - 81.380 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.710     1.710    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.164 r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.117     5.282    PCM_TX_i_72_psbram_n_3
    SLICE_X24Y25         FDRE                                         r  PCM_TX_i_72_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.481    82.861    MCK_int
    SLICE_X24Y25         FDRE                                         r  PCM_TX_i_72_psbram_3/C
                         clock pessimism              0.115    82.976    
                         clock uncertainty           -0.228    82.748    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)       -0.045    82.703    PCM_TX_i_72_psbram_3
  -------------------------------------------------------------------
                         required time                         82.703    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 77.421    

Slack (MET) :             77.434ns  (required time - arrival time)
  Source:                 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX_i_49_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.454ns (68.903%)  route 1.108ns (31.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 82.870 - 81.380 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.700     1.700    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.154 r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.108     5.262    PCM_TX_i_49_psbram_n_2
    SLICE_X25Y32         FDRE                                         r  PCM_TX_i_49_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.490    82.870    MCK_int
    SLICE_X25Y32         FDRE                                         r  PCM_TX_i_49_psbram_2/C
                         clock pessimism              0.115    82.985    
                         clock uncertainty           -0.228    82.757    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)       -0.061    82.696    PCM_TX_i_49_psbram_2
  -------------------------------------------------------------------
                         required time                         82.696    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                 77.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562     0.562    PCM_TX/inst/Clock_Divier/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divier/DIV_LRCK/xlnx_opt__22
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832     0.832    PCM_TX/inst/Clock_Divier/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.888 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.888    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__42
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.822     0.822    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism             -0.266     0.556    
    SLICE_X30Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.673    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.888 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.888    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__45
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.823     0.823    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.267     0.556    
    SLICE_X34Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.673    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562     0.562    PCM_TX/inst/Clock_Divier/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    PCM_TX/inst/Clock_Divier/DIV_LRCK/xlnx_opt__21
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832     0.832    PCM_TX/inst/Clock_Divier/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.887 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.887    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__41
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.822     0.822    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism             -0.266     0.556    
    SLICE_X30Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.671    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.887 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.887    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__44
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.823     0.823    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.267     0.556    
    SLICE_X34Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.671    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562     0.562    PCM_TX/inst/Clock_Divier/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divier/DIV_LRCK/xlnx_opt__20
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832     0.832    PCM_TX/inst/Clock_Divier/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.671    PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.888 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.888    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__47
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.822     0.822    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                         clock pessimism             -0.266     0.556    
    SLICE_X30Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.665    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_10_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.888 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_0_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.888    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__40
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.823     0.823    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                         clock pessimism             -0.267     0.556    
    SLICE_X34Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.665    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_2_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.378ns (66.404%)  route 0.191ns (33.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556     0.556    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X34Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     0.934 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_6_lopt_merged/Q31
                         net (fo=1, routed)           0.191     1.125    PCM_TX/inst/Clock_Divier/DIV_Latch/xlnx_opt__46
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.822     0.822    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
                         clock pessimism             -0.233     0.589    
    SLICE_X30Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     0.711    PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_8_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCK
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y10  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y10  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y12  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y12  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y11  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y11  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y13  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y13  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X25Y32  PCM_TX_i_49_psbram/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X25Y32  PCM_TX_i_49_psbram_1/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divier/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divier/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divier/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divier/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divier/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   Clock_Wizard/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  BCK

Setup :           93  Failing Endpoints,  Worst Slack       -5.873ns,  Total Violation     -493.882ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.873ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.455ns  (logic 2.761ns (50.617%)  route 2.694ns (49.383%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.109   167.161    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124   167.285 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[58]_LDC_i_2/O
                         net (fo=2, routed)           0.532   167.817    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_0
    SLICE_X29Y22         LDCE (SetClr_ldce_CLR_Q)     0.885   168.702 f  PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/Q
                         net (fo=1, routed)           0.403   169.105    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124   169.229 r  PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1/O
                         net (fo=2, routed)           0.650   169.879    PCM_TX/inst/FIFO_A/p_2_in[59]
    SLICE_X28Y26         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.484   164.245    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y26         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.228   164.017    
    SLICE_X28Y26         FDPE (Setup_fdpe_C_D)       -0.011   164.006    PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
  -------------------------------------------------------------------
                         required time                        164.006    
                         arrival time                        -169.879    
  -------------------------------------------------------------------
                         slack                                 -5.873    

Slack (VIOLATED) :        -5.865ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.414ns  (logic 2.774ns (51.239%)  route 2.640ns (48.761%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          0.943   166.995    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y21         LUT3 (Prop_lut3_I1_O)        0.124   167.119 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.797   167.916    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_0
    SLICE_X28Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   168.814 f  PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/Q
                         net (fo=1, routed)           0.261   169.075    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I1_O)        0.124   169.199 r  PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
                         net (fo=2, routed)           0.639   169.838    PCM_TX/inst/FIFO_A/p_2_in[27]
    SLICE_X31Y26         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.484   164.245    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y26         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.228   164.017    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)       -0.044   163.973    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
  -------------------------------------------------------------------
                         required time                        163.973    
                         arrival time                        -169.838    
  -------------------------------------------------------------------
                         slack                                 -5.865    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.268ns  (logic 2.761ns (52.408%)  route 2.507ns (47.592%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.066   167.118    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X27Y24         LUT3 (Prop_lut3_I1_O)        0.124   167.242 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.356   167.598    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_0
    SLICE_X29Y24         LDCE (SetClr_ldce_CLR_Q)     0.885   168.483 f  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC/Q
                         net (fo=2, routed)           0.895   169.378    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC_n_0
    SLICE_X27Y35         LUT3 (Prop_lut3_I1_O)        0.124   169.502 r  PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1_replica/O
                         net (fo=1, routed)           0.190   169.692    PCM_TX/inst/FIFO_A/p_2_in[28]_repN
    SLICE_X26Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.228   164.027    
    SLICE_X26Y35         FDPE (Setup_fdpe_C_D)       -0.040   163.987    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
  -------------------------------------------------------------------
                         required time                        163.987    
                         arrival time                        -169.692    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.658ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.212ns  (logic 2.774ns (53.226%)  route 2.438ns (46.774%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 164.243 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.141   167.193    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y21         LUT3 (Prop_lut3_I1_O)        0.124   167.317 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.630   167.948    PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_0
    SLICE_X30Y23         LDCE (SetClr_ldce_CLR_Q)     0.898   168.846 f  PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC/Q
                         net (fo=1, routed)           0.261   169.107    PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC_n_0
    SLICE_X31Y23         LUT3 (Prop_lut3_I1_O)        0.124   169.231 r  PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
                         net (fo=2, routed)           0.405   169.636    PCM_TX/inst/FIFO_A/p_2_in[20]
    SLICE_X31Y24         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.482   164.243    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y24         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.243    
                         clock uncertainty           -0.228   164.015    
    SLICE_X31Y24         FDPE (Setup_fdpe_C_D)       -0.037   163.978    PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
  -------------------------------------------------------------------
                         required time                        163.978    
                         arrival time                        -169.636    
  -------------------------------------------------------------------
                         slack                                 -5.658    

Slack (VIOLATED) :        -5.637ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.205ns  (logic 2.761ns (53.042%)  route 2.444ns (46.958%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 164.246 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          0.870   166.922    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124   167.046 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.357   167.403    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_0
    SLICE_X35Y30         LDCE (SetClr_ldce_CLR_Q)     0.885   168.288 f  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC/Q
                         net (fo=1, routed)           0.585   168.874    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC_n_0
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   168.998 r  PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
                         net (fo=2, routed)           0.631   169.629    PCM_TX/inst/FIFO_A/p_2_in[14]
    SLICE_X28Y27         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.485   164.246    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y27         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.246    
                         clock uncertainty           -0.228   164.018    
    SLICE_X28Y27         FDPE (Setup_fdpe_C_D)       -0.026   163.992    PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
  -------------------------------------------------------------------
                         required time                        163.992    
                         arrival time                        -169.629    
  -------------------------------------------------------------------
                         slack                                 -5.637    

Slack (VIOLATED) :        -5.635ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.177ns  (logic 2.761ns (53.336%)  route 2.416ns (46.664%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 164.249 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.020   167.072    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.124   167.196 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[42]_LDC_i_2/O
                         net (fo=2, routed)           0.363   167.559    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_0
    SLICE_X31Y23         LDCE (SetClr_ldce_CLR_Q)     0.885   168.444 f  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC/Q
                         net (fo=1, routed)           0.536   168.980    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124   169.104 r  PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
                         net (fo=2, routed)           0.497   169.601    PCM_TX/inst/FIFO_A/p_2_in[43]
    SLICE_X26Y19         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.488   164.249    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y19         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.249    
                         clock uncertainty           -0.228   164.021    
    SLICE_X26Y19         FDPE (Setup_fdpe_C_D)       -0.055   163.966    PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                        163.966    
                         arrival time                        -169.601    
  -------------------------------------------------------------------
                         slack                                 -5.635    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.161ns  (logic 2.761ns (53.500%)  route 2.400ns (46.500%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 164.243 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.109   167.161    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124   167.285 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[58]_LDC_i_2/O
                         net (fo=2, routed)           0.532   167.817    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_0
    SLICE_X29Y22         LDCE (SetClr_ldce_CLR_Q)     0.885   168.702 f  PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/Q
                         net (fo=1, routed)           0.403   169.105    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124   169.229 r  PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1/O
                         net (fo=2, routed)           0.356   169.585    PCM_TX/inst/FIFO_A/p_2_in[59]
    SLICE_X26Y24         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.482   164.243    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y24         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.243    
                         clock uncertainty           -0.228   164.015    
    SLICE_X26Y24         FDCE (Setup_fdce_C_D)       -0.044   163.971    PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C
  -------------------------------------------------------------------
                         required time                        163.971    
                         arrival time                        -169.585    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.587ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.137ns  (logic 2.774ns (53.998%)  route 2.363ns (46.002%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.056   167.108    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X29Y35         LUT3 (Prop_lut3_I1_O)        0.124   167.232 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.360   167.593    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_0
    SLICE_X28Y34         LDCE (SetClr_ldce_CLR_Q)     0.898   168.491 f  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC/Q
                         net (fo=1, routed)           0.417   168.908    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124   169.032 r  PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1/O
                         net (fo=2, routed)           0.530   169.561    PCM_TX/inst/FIFO_A/p_2_in[22]
    SLICE_X26Y38         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.496   164.257    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y38         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.228   164.029    
    SLICE_X26Y38         FDCE (Setup_fdce_C_D)       -0.055   163.974    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                        163.974    
                         arrival time                        -169.561    
  -------------------------------------------------------------------
                         slack                                 -5.587    

Slack (VIOLATED) :        -5.570ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.132ns  (logic 2.761ns (53.804%)  route 2.371ns (46.196%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 164.239 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.272   167.324    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X24Y25         LUT3 (Prop_lut3_I1_O)        0.124   167.448 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.341   167.789    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_0
    SLICE_X23Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   168.674 f  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC/Q
                         net (fo=1, routed)           0.399   169.073    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC_n_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I1_O)        0.124   169.197 r  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.358   169.556    PCM_TX/inst/FIFO_A/p_2_in[32]
    SLICE_X24Y24         SRL16E                                       r  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.478   164.239    PCM_TX/inst/FIFO_A/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X24Y24         SRL16E                                       r  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.000   164.239    
                         clock uncertainty           -0.228   164.011    
    SLICE_X24Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025   163.986    PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                        163.986    
                         arrival time                        -169.556    
  -------------------------------------------------------------------
                         slack                                 -5.570    

Slack (VIOLATED) :        -5.568ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.117ns  (logic 2.774ns (54.208%)  route 2.343ns (45.792%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          0.943   166.995    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y21         LUT3 (Prop_lut3_I1_O)        0.124   167.119 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.797   167.916    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_0
    SLICE_X28Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   168.814 f  PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/Q
                         net (fo=1, routed)           0.261   169.075    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I1_O)        0.124   169.199 r  PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
                         net (fo=2, routed)           0.342   169.541    PCM_TX/inst/FIFO_A/p_2_in[27]
    SLICE_X29Y26         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.484   164.245    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y26         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.228   164.017    
    SLICE_X29Y26         FDPE (Setup_fdpe_C_D)       -0.044   163.973    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
  -------------------------------------------------------------------
                         required time                        163.973    
                         arrival time                        -169.541    
  -------------------------------------------------------------------
                         slack                                 -5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.615ns  (arrival time - required time)
  Source:                 PCM_TX_i_65_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.112ns  (logic 0.548ns (49.273%)  route 0.564ns (50.727%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X31Y33         FDRE                                         r  PCM_TX_i_65_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_65_psbram_2/Q
                         net (fo=1, routed)           0.108 80648.383    Dirac_Data[15]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.045 80648.430 f  PCM_TX_i_65/O
                         net (fo=2, routed)           0.184 80648.609    p_0_in[7]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.045 80648.656 f  PCM_TX_i_17/O
                         net (fo=2, routed)           0.054 80648.711    PCM_TX/inst/Clock_Divier/Tx_A_L[7]
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.045 80648.758 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[47]_LDC_i_2/O
                         net (fo=2, routed)           0.116 80648.875    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.102 f  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC/Q
                         net (fo=1, routed)           0.102 80649.203    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I1_O)        0.045 80649.250 r  PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.250    PCM_TX/inst/FIFO_A/p_2_in[48]
    SLICE_X30Y36         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.826 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y36         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y36         FDCE (Hold_fdce_C_D)         0.124 80567.633    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
  -------------------------------------------------------------------
                         required time                      -80567.633    
                         arrival time                       80649.250    
  -------------------------------------------------------------------
                         slack                                 81.615    

Slack (MET) :             81.638ns  (arrival time - required time)
  Source:                 PCM_TX_i_69_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.136ns  (logic 0.550ns (48.430%)  route 0.586ns (51.570%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.555 80648.125    MCK_int
    SLICE_X27Y28         FDRE                                         r  PCM_TX_i_69_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  PCM_TX_i_69_psbram/Q
                         net (fo=1, routed)           0.110 80648.375    Sine_Data[11]
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.045 80648.422 f  PCM_TX_i_69/O
                         net (fo=2, routed)           0.120 80648.539    p_0_in[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.045 80648.586 f  PCM_TX_i_45/O
                         net (fo=2, routed)           0.135 80648.719    PCM_TX/inst/Clock_Divier/Tx_A_R[3]
    SLICE_X31Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.766 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.118 80648.883    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_0
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.229 80649.109 f  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/Q
                         net (fo=1, routed)           0.102 80649.211    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC_n_0
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.045 80649.258 r  PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.258    PCM_TX/inst/FIFO_A/p_2_in[12]
    SLICE_X30Y31         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.822 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y31         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X30Y31         FDCE (Hold_fdce_C_D)         0.124 80567.625    PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                      -80567.625    
                         arrival time                       80649.258    
  -------------------------------------------------------------------
                         slack                                 81.638    

Slack (MET) :             81.692ns  (arrival time - required time)
  Source:                 PCM_TX_i_51_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.187ns  (logic 0.548ns (46.167%)  route 0.639ns (53.833%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.554 80648.125    MCK_int
    SLICE_X23Y30         FDRE                                         r  PCM_TX_i_51_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  PCM_TX_i_51_psbram_3/Q
                         net (fo=1, routed)           0.111 80648.375    Triangle_Data[29]
    SLICE_X23Y30         LUT6 (Prop_lut6_I5_O)        0.045 80648.422 f  PCM_TX_i_51/O
                         net (fo=2, routed)           0.094 80648.516    p_0_in[21]
    SLICE_X23Y30         LUT2 (Prop_lut2_I1_O)        0.045 80648.562 f  PCM_TX_i_27/O
                         net (fo=2, routed)           0.160 80648.727    PCM_TX/inst/Clock_Divier/Tx_A_R[21]
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.045 80648.773 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.127 80648.898    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C_0
    SLICE_X25Y31         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.125 f  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC/Q
                         net (fo=1, routed)           0.146 80649.273    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC_n_0
    SLICE_X24Y30         LUT3 (Prop_lut3_I1_O)        0.045 80649.320 r  PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.320    PCM_TX/inst/FIFO_A/p_2_in[30]
    SLICE_X24Y30         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.818 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y30         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X24Y30         FDCE (Hold_fdce_C_D)         0.124 80567.625    PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                      -80567.625    
                         arrival time                       80649.312    
  -------------------------------------------------------------------
                         slack                                 81.692    

Slack (MET) :             81.709ns  (arrival time - required time)
  Source:                 PCM_TX_i_65_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.164ns  (logic 0.548ns (47.080%)  route 0.616ns (52.920%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X31Y33         FDRE                                         r  PCM_TX_i_65_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_65_psbram_2/Q
                         net (fo=1, routed)           0.108 80648.383    Dirac_Data[15]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.045 80648.430 f  PCM_TX_i_65/O
                         net (fo=2, routed)           0.124 80648.555    p_0_in[7]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.045 80648.602 f  PCM_TX_i_41/O
                         net (fo=2, routed)           0.066 80648.664    PCM_TX/inst/Clock_Divier/Tx_A_R[7]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.045 80648.711 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.119 80648.828    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_0
    SLICE_X29Y34         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.055 f  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.087 80649.141    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC_n_0
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.045 80649.188 r  PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1/O
                         net (fo=2, routed)           0.112 80649.297    PCM_TX/inst/FIFO_A/p_2_in[16]
    SLICE_X31Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.826 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X31Y35         FDPE (Hold_fdpe_C_D)         0.082 80567.586    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
  -------------------------------------------------------------------
                         required time                      -80567.586    
                         arrival time                       80649.297    
  -------------------------------------------------------------------
                         slack                                 81.709    

Slack (MET) :             81.770ns  (arrival time - required time)
  Source:                 PCM_TX_i_67_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.267ns  (logic 0.550ns (43.400%)  route 0.717ns (56.600%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.559 80648.133    MCK_int
    SLICE_X26Y32         FDRE                                         r  PCM_TX_i_67_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_67_psbram_2/Q
                         net (fo=1, routed)           0.145 80648.422    Dirac_Data[13]
    SLICE_X31Y32         LUT6 (Prop_lut6_I2_O)        0.045 80648.469 f  PCM_TX_i_67/O
                         net (fo=2, routed)           0.120 80648.586    p_0_in[5]
    SLICE_X30Y33         LUT2 (Prop_lut2_I1_O)        0.045 80648.633 f  PCM_TX_i_19/O
                         net (fo=2, routed)           0.190 80648.820    PCM_TX/inst/Clock_Divier/Tx_A_L[5]
    SLICE_X26Y35         LUT3 (Prop_lut3_I2_O)        0.045 80648.867 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[45]_LDC_i_2/O
                         net (fo=2, routed)           0.132 80649.000    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_0
    SLICE_X28Y35         LDCE (SetClr_ldce_CLR_Q)     0.229 80649.227 f  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC/Q
                         net (fo=1, routed)           0.130 80649.359    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC_n_0
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.045 80649.406 r  PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.406    PCM_TX/inst/FIFO_A/p_2_in[46]
    SLICE_X30Y34         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.825 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y34         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y34         FDCE (Hold_fdce_C_D)         0.124 80567.633    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                      -80567.633    
                         arrival time                       80649.398    
  -------------------------------------------------------------------
                         slack                                 81.770    

Slack (MET) :             81.771ns  (arrival time - required time)
  Source:                 PCM_TX_i_65_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.229ns  (logic 0.548ns (44.599%)  route 0.681ns (55.401%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X31Y33         FDRE                                         r  PCM_TX_i_65_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_65_psbram_2/Q
                         net (fo=1, routed)           0.108 80648.383    Dirac_Data[15]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.045 80648.430 f  PCM_TX_i_65/O
                         net (fo=2, routed)           0.184 80648.609    p_0_in[7]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.045 80648.656 f  PCM_TX_i_17/O
                         net (fo=2, routed)           0.054 80648.711    PCM_TX/inst/Clock_Divier/Tx_A_L[7]
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.045 80648.758 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[47]_LDC_i_2/O
                         net (fo=2, routed)           0.116 80648.875    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.102 f  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC/Q
                         net (fo=1, routed)           0.102 80649.203    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I1_O)        0.045 80649.250 r  PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1/O
                         net (fo=2, routed)           0.117 80649.367    PCM_TX/inst/FIFO_A/p_2_in[48]
    SLICE_X31Y38         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.829 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y38         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X31Y38         FDPE (Hold_fdpe_C_D)         0.082 80567.586    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
  -------------------------------------------------------------------
                         required time                      -80567.586    
                         arrival time                       80649.359    
  -------------------------------------------------------------------
                         slack                                 81.771    

Slack (MET) :             81.778ns  (arrival time - required time)
  Source:                 PCM_TX_i_65_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.219ns  (logic 0.548ns (44.958%)  route 0.671ns (55.042%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X31Y33         FDRE                                         r  PCM_TX_i_65_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_65_psbram_2/Q
                         net (fo=1, routed)           0.108 80648.383    Dirac_Data[15]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.045 80648.430 f  PCM_TX_i_65/O
                         net (fo=2, routed)           0.124 80648.555    p_0_in[7]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.045 80648.602 f  PCM_TX_i_41/O
                         net (fo=2, routed)           0.066 80648.664    PCM_TX/inst/Clock_Divier/Tx_A_R[7]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.045 80648.711 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.119 80648.828    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_0
    SLICE_X29Y34         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.055 f  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.087 80649.141    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC_n_0
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.045 80649.188 r  PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1/O
                         net (fo=2, routed)           0.167 80649.352    PCM_TX/inst/FIFO_A/p_2_in[16]
    SLICE_X30Y35         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.826 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y35         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y35         FDCE (Hold_fdce_C_D)         0.068 80567.578    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C
  -------------------------------------------------------------------
                         required time                      -80567.570    
                         arrival time                       80649.352    
  -------------------------------------------------------------------
                         slack                                 81.778    

Slack (MET) :             81.794ns  (arrival time - required time)
  Source:                 PCM_TX_i_64_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.265ns  (logic 0.590ns (46.624%)  route 0.675ns (53.376%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.553 80648.125    MCK_int
    SLICE_X27Y26         FDRE                                         r  PCM_TX_i_64_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.128 80648.250 f  PCM_TX_i_64_psbram_3/Q
                         net (fo=1, routed)           0.111 80648.359    Triangle_Data[16]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.098 80648.461 f  PCM_TX_i_64/O
                         net (fo=2, routed)           0.060 80648.523    p_0_in[8]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 f  PCM_TX_i_16/O
                         net (fo=2, routed)           0.176 80648.750    PCM_TX/inst/Clock_Divier/Tx_A_L[8]
    SLICE_X29Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.797 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[48]_LDC_i_2/O
                         net (fo=2, routed)           0.187 80648.984    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_0
    SLICE_X28Y23         LDCE (SetClr_ldce_CLR_Q)     0.229 80649.211 f  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC/Q
                         net (fo=1, routed)           0.142 80649.352    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC_n_0
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.045 80649.398 r  PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.398    PCM_TX/inst/FIFO_A/p_2_in[49]
    SLICE_X29Y21         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.819 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y21         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X29Y21         FDPE (Hold_fdpe_C_D)         0.098 80567.602    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
  -------------------------------------------------------------------
                         required time                      -80567.594    
                         arrival time                       80649.391    
  -------------------------------------------------------------------
                         slack                                 81.794    

Slack (MET) :             81.796ns  (arrival time - required time)
  Source:                 PCM_TX_i_57_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.262ns  (logic 0.550ns (43.586%)  route 0.712ns (56.415%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.559 80648.133    MCK_int
    SLICE_X26Y32         FDRE                                         r  PCM_TX_i_57_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_57_psbram/Q
                         net (fo=1, routed)           0.199 80648.477    Saw_Data[23]
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.045 80648.523 f  PCM_TX_i_57/O
                         net (fo=2, routed)           0.119 80648.641    p_0_in[15]
    SLICE_X27Y31         LUT2 (Prop_lut2_I1_O)        0.045 80648.688 f  PCM_TX_i_33/O
                         net (fo=2, routed)           0.064 80648.750    PCM_TX/inst/Clock_Divier/Tx_A_R[15]
    SLICE_X27Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.797 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.188 80648.984    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C_0
    SLICE_X28Y30         LDCE (SetClr_ldce_CLR_Q)     0.229 80649.211 f  PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC/Q
                         net (fo=1, routed)           0.141 80649.352    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC_n_0
    SLICE_X27Y29         LUT3 (Prop_lut3_I1_O)        0.045 80649.398 r  PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.398    PCM_TX/inst/FIFO_A/p_2_in[24]
    SLICE_X27Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.098 80567.602    PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
  -------------------------------------------------------------------
                         required time                      -80567.594    
                         arrival time                       80649.391    
  -------------------------------------------------------------------
                         slack                                 81.796    

Slack (MET) :             81.798ns  (arrival time - required time)
  Source:                 PCM_TX_i_61_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.257ns  (logic 0.548ns (43.600%)  route 0.709ns (56.400%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.553 80648.125    MCK_int
    SLICE_X26Y23         FDRE                                         r  PCM_TX_i_61_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  PCM_TX_i_61_psbram_2/Q
                         net (fo=1, routed)           0.110 80648.375    Dirac_Data[19]
    SLICE_X27Y22         LUT6 (Prop_lut6_I2_O)        0.045 80648.422 f  PCM_TX_i_61/O
                         net (fo=2, routed)           0.122 80648.547    p_0_in[11]
    SLICE_X29Y22         LUT2 (Prop_lut2_I1_O)        0.045 80648.594 f  PCM_TX_i_13/O
                         net (fo=2, routed)           0.109 80648.703    PCM_TX/inst/Clock_Divier/Tx_A_L[11]
    SLICE_X27Y22         LUT3 (Prop_lut3_I2_O)        0.045 80648.750 r  PCM_TX/inst/Clock_Divier/Data_Out_reg[51]_LDC_i_2/O
                         net (fo=2, routed)           0.128 80648.875    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_0
    SLICE_X27Y21         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.102 f  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.115 80649.219    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC_n_0
    SLICE_X26Y20         LUT3 (Prop_lut3_I1_O)        0.045 80649.266 r  PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1/O
                         net (fo=2, routed)           0.125 80649.391    PCM_TX/inst/FIFO_A/p_2_in[52]
    SLICE_X29Y20         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y20         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X29Y20         FDCE (Hold_fdce_C_D)         0.085 80567.586    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                      -80567.578    
                         arrival time                       80649.383    
  -------------------------------------------------------------------
                         slack                                 81.798    





---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       77.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.213ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.972ns  (logic 0.459ns (15.443%)  route 2.513ns (84.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.744 72918.406    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.513 72921.383    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.530 72999.391    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.602    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.594    
                         arrival time                       -72921.375    
  -------------------------------------------------------------------
                         slack                                 77.213    

Slack (MET) :             77.323ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.870ns  (logic 0.459ns (15.991%)  route 2.411ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 72999.398 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.745 72918.406    Address_Logic/CLK
    SLICE_X39Y34         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          2.411 72921.281    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.538 72999.398    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.398    
                         clock uncertainty           -0.228 72999.172    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566 72998.609    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.273    
  -------------------------------------------------------------------
                         slack                                 77.323    

Slack (MET) :             77.323ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.870ns  (logic 0.459ns (15.991%)  route 2.411ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 72999.398 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.745 72918.406    Address_Logic/CLK
    SLICE_X39Y34         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          2.411 72921.281    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.538 72999.398    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.398    
                         clock uncertainty           -0.228 72999.172    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566 72998.609    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.273    
  -------------------------------------------------------------------
                         slack                                 77.323    

Slack (MET) :             77.521ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.669ns  (logic 0.459ns (17.195%)  route 2.210ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.745 72918.406    Address_Logic/CLK
    SLICE_X39Y34         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          2.210 72921.078    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.535 72999.391    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566 72998.602    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.070    
  -------------------------------------------------------------------
                         slack                                 77.521    

Slack (MET) :             77.521ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.669ns  (logic 0.459ns (17.195%)  route 2.210ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.745 72918.406    Address_Logic/CLK
    SLICE_X39Y34         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          2.210 72921.078    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.535 72999.391    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566 72998.602    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.070    
  -------------------------------------------------------------------
                         slack                                 77.521    

Slack (MET) :             77.546ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.643ns  (logic 0.459ns (17.367%)  route 2.184ns (82.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 72918.414 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 72918.406    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          2.184 72921.055    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.535 72999.391    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566 72998.602    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.055    
  -------------------------------------------------------------------
                         slack                                 77.546    

Slack (MET) :             77.546ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.643ns  (logic 0.459ns (17.367%)  route 2.184ns (82.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 72918.414 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.746 72918.406    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          2.184 72921.055    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.535 72999.391    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566 72998.602    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.055    
  -------------------------------------------------------------------
                         slack                                 77.546    

Slack (MET) :             77.556ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.635ns  (logic 0.459ns (17.421%)  route 2.175ns (82.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.744 72918.406    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.175 72921.039    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.535 72999.391    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.602    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.047    
  -------------------------------------------------------------------
                         slack                                 77.556    

Slack (MET) :             77.556ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.635ns  (logic 0.459ns (17.421%)  route 2.175ns (82.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 72999.391 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.744 72918.406    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.175 72921.039    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.535 72999.391    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.391    
                         clock uncertainty           -0.228 72999.164    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.602    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.047    
  -------------------------------------------------------------------
                         slack                                 77.556    

Slack (MET) :             77.558ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.636ns  (logic 0.459ns (17.415%)  route 2.177ns (82.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 72999.398 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 72918.406 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          1.744 72918.406    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.459 72918.867 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.177 72921.047    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.538 72999.398    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.398    
                         clock uncertainty           -0.228 72999.172    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566 72998.609    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.602    
                         arrival time                       -72921.047    
  -------------------------------------------------------------------
                         slack                                 77.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.886ns  (logic 0.146ns (16.481%)  route 0.739ns (83.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10417.503 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10417.254 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.587 10417.254    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.400 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          0.739 10418.140    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.863 10417.503    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.503    
                         clock uncertainty            0.228 10417.731    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183 10417.914    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.913    
                         arrival time                       10418.139    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.886ns  (logic 0.146ns (16.481%)  route 0.739ns (83.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10417.503 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10417.254 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.587 10417.254    Address_Logic/CLK
    SLICE_X41Y33         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.400 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          0.739 10418.140    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.863 10417.503    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.503    
                         clock uncertainty            0.228 10417.731    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183 10417.914    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.913    
                         arrival time                       10418.139    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.893ns  (logic 0.146ns (16.347%)  route 0.747ns (83.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10417.503 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10417.252 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.585 10417.252    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.398 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.747 10418.146    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.863 10417.503    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.503    
                         clock uncertainty            0.228 10417.731    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183 10417.914    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.913    
                         arrival time                       10418.145    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.893ns  (logic 0.146ns (16.347%)  route 0.747ns (83.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10417.503 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10417.252 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.585 10417.252    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.398 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.747 10418.146    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.863 10417.503    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.503    
                         clock uncertainty            0.228 10417.731    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183 10417.914    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.913    
                         arrival time                       10418.145    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.893ns  (logic 0.146ns (16.347%)  route 0.747ns (83.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 10417.500 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10417.252 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.585 10417.252    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.398 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.747 10418.146    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.860 10417.500    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.500    
                         clock uncertainty            0.228 10417.729    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183 10417.911    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.911    
                         arrival time                       10418.145    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.893ns  (logic 0.146ns (16.347%)  route 0.747ns (83.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 10417.500 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10417.252 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.585 10417.252    Address_Logic/CLK
    SLICE_X39Y33         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.146 10417.398 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.747 10418.146    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.860 10417.500    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.500    
                         clock uncertainty            0.228 10417.729    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183 10417.911    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.911    
                         arrival time                       10418.145    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.919ns  (logic 0.146ns (15.878%)  route 0.773ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 10417.508 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 10417.253 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.586 10417.253    Address_Logic/CLK
    SLICE_X41Y32         FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.146 10417.399 r  Address_Logic/Addr_reg[4]/Q
                         net (fo=10, routed)          0.773 10418.172    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.868 10417.508    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.508    
                         clock uncertainty            0.228 10417.736    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183 10417.919    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.919    
                         arrival time                       10418.172    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.918ns  (logic 0.146ns (15.910%)  route 0.771ns (84.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10417.506 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 10417.253 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.586 10417.253    Address_Logic/CLK
    SLICE_X41Y32         FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.146 10417.399 r  Address_Logic/Addr_reg[4]/Q
                         net (fo=10, routed)          0.771 10418.171    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.866 10417.506    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.506    
                         clock uncertainty            0.228 10417.734    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183 10417.917    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.917    
                         arrival time                       10418.170    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.919ns  (logic 0.146ns (15.878%)  route 0.773ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 10417.508 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 10417.253 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.586 10417.253    Address_Logic/CLK
    SLICE_X41Y32         FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.146 10417.399 r  Address_Logic/Addr_reg[4]/Q
                         net (fo=10, routed)          0.773 10418.172    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.868 10417.508    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.508    
                         clock uncertainty            0.228 10417.736    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183 10417.919    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.919    
                         arrival time                       10418.172    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.918ns  (logic 0.146ns (15.910%)  route 0.771ns (84.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10417.506 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 10417.253 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divier/LRCK_BUFF/O
                         net (fo=33, routed)          0.586 10417.253    Address_Logic/CLK
    SLICE_X41Y32         FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.146 10417.399 r  Address_Logic/Addr_reg[4]/Q
                         net (fo=10, routed)          0.771 10418.171    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.866 10417.506    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.506    
                         clock uncertainty            0.228 10417.734    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183 10417.917    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.917    
                         arrival time                       10418.170    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MCK
  To Clock:  BCK

Setup :          103  Failing Endpoints,  Worst Slack       -4.665ns,  Total Violation     -422.457ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.665ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.948ns  (logic 1.752ns (44.381%)  route 2.196ns (55.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 164.249 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.030   167.082    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.124   167.206 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[52]_LDC_i_1/O
                         net (fo=2, routed)           1.165   168.372    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_0
    SLICE_X28Y19         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.488   164.249    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y19         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.249    
                         clock uncertainty           -0.228   164.021    
    SLICE_X28Y19         FDPE (Recov_fdpe_C_PRE)     -0.314   163.707    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                        163.707    
                         arrival time                        -168.372    
  -------------------------------------------------------------------
                         slack                                 -4.665    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.835ns  (logic 1.752ns (45.686%)  route 2.083ns (54.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.111   167.163    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X23Y30         LUT3 (Prop_lut3_I1_O)        0.124   167.287 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[46]_LDC_i_1/O
                         net (fo=2, routed)           0.972   168.259    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P_0
    SLICE_X33Y34         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y34         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.228   164.027    
    SLICE_X33Y34         FDPE (Recov_fdpe_C_PRE)     -0.356   163.671    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P
  -------------------------------------------------------------------
                         required time                        163.671    
                         arrival time                        -168.259    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.554ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.794ns  (logic 1.752ns (46.183%)  route 2.042ns (53.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 164.248 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.059   167.111    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124   167.235 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[47]_LDC_i_1/O
                         net (fo=2, routed)           0.982   168.218    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P_0
    SLICE_X21Y28         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.487   164.248    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X21Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.248    
                         clock uncertainty           -0.228   164.020    
    SLICE_X21Y28         FDPE (Recov_fdpe_C_PRE)     -0.356   163.664    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P
  -------------------------------------------------------------------
                         required time                        163.664    
                         arrival time                        -168.218    
  -------------------------------------------------------------------
                         slack                                 -4.554    

Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.766ns  (logic 1.752ns (46.516%)  route 2.014ns (53.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.026   167.078    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X27Y25         LUT3 (Prop_lut3_I1_O)        0.124   167.202 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.988   168.190    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_0
    SLICE_X31Y35         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.228   164.027    
    SLICE_X31Y35         FDPE (Recov_fdpe_C_PRE)     -0.356   163.671    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
  -------------------------------------------------------------------
                         required time                        163.671    
                         arrival time                        -168.190    
  -------------------------------------------------------------------
                         slack                                 -4.520    

Slack (VIOLATED) :        -4.461ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.651ns  (logic 1.752ns (47.986%)  route 1.899ns (52.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 164.244 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.272   167.324    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X24Y25         LUT3 (Prop_lut3_I1_O)        0.124   167.448 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.627   168.075    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_0
    SLICE_X22Y28         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.483   164.244    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X22Y28         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.244    
                         clock uncertainty           -0.228   164.016    
    SLICE_X22Y28         FDCE (Recov_fdce_C_CLR)     -0.402   163.614    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                        163.614    
                         arrival time                        -168.075    
  -------------------------------------------------------------------
                         slack                                 -4.461    

Slack (VIOLATED) :        -4.459ns  (required time - arrival time)
  Source:                 PCM_TX_i_72_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.714ns  (logic 0.890ns (23.965%)  route 2.824ns (76.035%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 164.412 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.652   164.412    MCK_int
    SLICE_X24Y25         FDRE                                         r  PCM_TX_i_72_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   164.930 f  PCM_TX_i_72_psbram_2/Q
                         net (fo=1, routed)           0.701   165.631    Dirac_Data[8]
    SLICE_X25Y25         LUT6 (Prop_lut6_I2_O)        0.124   165.755 f  PCM_TX_i_72/O
                         net (fo=2, routed)           0.594   166.349    p_0_in[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124   166.473 f  PCM_TX_i_48/O
                         net (fo=2, routed)           0.733   167.206    PCM_TX/inst/Clock_Divier/Tx_A_R[0]
    SLICE_X31Y30         LUT3 (Prop_lut3_I2_O)        0.124   167.330 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.796   168.126    PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P_0
    SLICE_X35Y31         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.490   164.251    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y31         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.228   164.023    
    SLICE_X35Y31         FDPE (Recov_fdpe_C_PRE)     -0.356   163.667    PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        163.667    
                         arrival time                        -168.126    
  -------------------------------------------------------------------
                         slack                                 -4.459    

Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.678ns  (logic 1.752ns (47.629%)  route 1.926ns (52.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 164.246 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.005   167.057    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X28Y33         LUT3 (Prop_lut3_I1_O)        0.124   167.181 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.921   168.102    PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_0
    SLICE_X30Y22         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.485   164.246    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y22         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.246    
                         clock uncertainty           -0.228   164.018    
    SLICE_X30Y22         FDCE (Recov_fdce_C_CLR)     -0.356   163.662    PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
  -------------------------------------------------------------------
                         required time                        163.662    
                         arrival time                        -168.102    
  -------------------------------------------------------------------
                         slack                                 -4.440    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.613ns  (logic 1.752ns (48.488%)  route 1.861ns (51.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 164.253 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.021   167.073    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X23Y29         LUT3 (Prop_lut3_I1_O)        0.124   167.197 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[61]_LDC_i_2/O
                         net (fo=2, routed)           0.840   168.037    PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_0
    SLICE_X29Y33         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.492   164.253    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y33         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.253    
                         clock uncertainty           -0.228   164.025    
    SLICE_X29Y33         FDCE (Recov_fdce_C_CLR)     -0.402   163.623    PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
  -------------------------------------------------------------------
                         required time                        163.623    
                         arrival time                        -168.037    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.389ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.639ns  (logic 1.752ns (48.150%)  route 1.887ns (51.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 164.258 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          1.205   167.257    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.124   167.381 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[54]_LDC_i_1/O
                         net (fo=2, routed)           0.681   168.063    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_0
    SLICE_X31Y39         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.497   164.258    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y39         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.258    
                         clock uncertainty           -0.228   164.030    
    SLICE_X31Y39         FDPE (Recov_fdpe_C_PRE)     -0.356   163.674    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
  -------------------------------------------------------------------
                         required time                        163.674    
                         arrival time                        -168.063    
  -------------------------------------------------------------------
                         slack                                 -4.389    

Slack (VIOLATED) :        -4.387ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.677ns  (logic 1.752ns (47.642%)  route 1.925ns (52.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.424 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         1.664   164.424    PCM_TX/inst/Clock_Divier/DIV_Latch/Clock_In
    SLICE_X30Y29         SRLC32E                                      r  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628   166.052 f  PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/Q
                         net (fo=98, routed)          0.937   166.989    PCM_TX/inst/Clock_Divier/Latch_int
    SLICE_X25Y26         LUT3 (Prop_lut3_I1_O)        0.124   167.113 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[40]_LDC_i_2/O
                         net (fo=2, routed)           0.989   168.101    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C_0
    SLICE_X28Y37         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         1.495   164.256    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y37         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.228   164.028    
    SLICE_X28Y37         FDCE (Recov_fdce_C_CLR)     -0.314   163.714    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                        -168.101    
  -------------------------------------------------------------------
                         slack                                 -4.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.419ns  (arrival time - required time)
  Source:                 PCM_TX_i_55_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.726ns  (logic 0.276ns (38.021%)  route 0.450ns (61.979%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556 80648.125    MCK_int
    SLICE_X29Y29         FDRE                                         r  PCM_TX_i_55_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  PCM_TX_i_55_psbram_3/Q
                         net (fo=1, routed)           0.111 80648.375    Triangle_Data[25]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.045 80648.422 r  PCM_TX_i_55/O
                         net (fo=2, routed)           0.105 80648.523    p_0_in[17]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 r  PCM_TX_i_7/O
                         net (fo=2, routed)           0.103 80648.672    PCM_TX/inst/Clock_Divier/Tx_A_L[17]
    SLICE_X29Y28         LUT3 (Prop_lut3_I2_O)        0.045 80648.719 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[57]_LDC_i_2/O
                         net (fo=2, routed)           0.131 80648.852    PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_0
    SLICE_X28Y28         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.819 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y28         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X28Y28         FDCE (Remov_fdce_C_CLR)     -0.063 80567.438    PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
  -------------------------------------------------------------------
                         required time                      -80567.438    
                         arrival time                       80648.852    
  -------------------------------------------------------------------
                         slack                                 81.419    

Slack (MET) :             81.496ns  (arrival time - required time)
  Source:                 PCM_TX_i_68_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.776ns  (logic 0.276ns (35.583%)  route 0.500ns (64.417%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X27Y33         FDRE                                         r  PCM_TX_i_68_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_68_psbram_2/Q
                         net (fo=1, routed)           0.140 80648.414    Dirac_Data[12]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.045 80648.461 f  PCM_TX_i_68/O
                         net (fo=2, routed)           0.120 80648.578    p_0_in[4]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045 80648.625 f  PCM_TX_i_44/O
                         net (fo=2, routed)           0.063 80648.688    PCM_TX/inst/Clock_Divier/Tx_A_R[4]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.734 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.177 80648.914    PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_0
    SLICE_X27Y30         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.821 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y30         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X27Y30         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.414    PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80648.914    
  -------------------------------------------------------------------
                         slack                                 81.496    

Slack (MET) :             81.498ns  (arrival time - required time)
  Source:                 PCM_TX_i_55_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.780ns  (logic 0.276ns (35.399%)  route 0.504ns (64.601%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556 80648.125    MCK_int
    SLICE_X29Y29         FDRE                                         r  PCM_TX_i_55_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  PCM_TX_i_55_psbram_3/Q
                         net (fo=1, routed)           0.111 80648.375    Triangle_Data[25]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.045 80648.422 f  PCM_TX_i_55/O
                         net (fo=2, routed)           0.105 80648.523    p_0_in[17]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 f  PCM_TX_i_7/O
                         net (fo=2, routed)           0.104 80648.672    PCM_TX/inst/Clock_Divier/Tx_A_L[17]
    SLICE_X29Y28         LUT3 (Prop_lut3_I2_O)        0.045 80648.719 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[57]_LDC_i_1/O
                         net (fo=2, routed)           0.184 80648.906    PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_0
    SLICE_X29Y28         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.819 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y28         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X29Y28         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.414    PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80648.914    
  -------------------------------------------------------------------
                         slack                                 81.498    

Slack (MET) :             81.506ns  (arrival time - required time)
  Source:                 PCM_TX_i_50_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.788ns  (logic 0.276ns (35.024%)  route 0.512ns (64.976%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 80567.266 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.552 80648.125    MCK_int
    SLICE_X25Y27         FDRE                                         r  PCM_TX_i_50_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  PCM_TX_i_50_psbram_3/Q
                         net (fo=1, routed)           0.110 80648.375    Triangle_Data[30]
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.045 80648.422 f  PCM_TX_i_50/O
                         net (fo=2, routed)           0.104 80648.523    p_0_in[22]
    SLICE_X24Y28         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 f  PCM_TX_i_2/O
                         net (fo=2, routed)           0.108 80648.680    PCM_TX/inst/Clock_Divier/Tx_A_L[22]
    SLICE_X23Y28         LUT3 (Prop_lut3_I2_O)        0.045 80648.727 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[62]_LDC_i_1/O
                         net (fo=2, routed)           0.190 80648.914    PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_0
    SLICE_X23Y27         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.815 80567.266    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y27         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.266    
                         clock uncertainty            0.228 80567.492    
    SLICE_X23Y27         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.406    PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
  -------------------------------------------------------------------
                         required time                      -80567.406    
                         arrival time                       80648.914    
  -------------------------------------------------------------------
                         slack                                 81.506    

Slack (MET) :             81.506ns  (arrival time - required time)
  Source:                 PCM_TX_i_50_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.793ns  (logic 0.276ns (34.799%)  route 0.517ns (65.201%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.552 80648.125    MCK_int
    SLICE_X25Y27         FDRE                                         r  PCM_TX_i_50_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  PCM_TX_i_50_psbram_3/Q
                         net (fo=1, routed)           0.110 80648.375    Triangle_Data[30]
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.045 80648.422 r  PCM_TX_i_50/O
                         net (fo=2, routed)           0.104 80648.523    p_0_in[22]
    SLICE_X24Y28         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 r  PCM_TX_i_2/O
                         net (fo=2, routed)           0.120 80648.688    PCM_TX/inst/Clock_Divier/Tx_A_L[22]
    SLICE_X24Y27         LUT3 (Prop_lut3_I2_O)        0.045 80648.734 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[62]_LDC_i_2/O
                         net (fo=2, routed)           0.183 80648.914    PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_0
    SLICE_X25Y29         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.817 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X25Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X25Y29         FDCE (Remov_fdce_C_CLR)     -0.085 80567.414    PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80648.922    
  -------------------------------------------------------------------
                         slack                                 81.506    

Slack (MET) :             81.527ns  (arrival time - required time)
  Source:                 PCM_TX_i_58_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.812ns  (logic 0.276ns (34.002%)  route 0.536ns (65.998%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.561 80648.133    MCK_int
    SLICE_X27Y36         FDRE                                         r  PCM_TX_i_58_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_58_psbram_1/Q
                         net (fo=1, routed)           0.146 80648.422    Sine_Data[22]
    SLICE_X26Y36         LUT6 (Prop_lut6_I1_O)        0.045 80648.469 f  PCM_TX_i_58/O
                         net (fo=2, routed)           0.126 80648.594    p_0_in[14]
    SLICE_X28Y36         LUT2 (Prop_lut2_I1_O)        0.045 80648.641 f  PCM_TX_i_34/O
                         net (fo=2, routed)           0.147 80648.789    PCM_TX/inst/Clock_Divier/Tx_A_R[14]
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.045 80648.836 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.116 80648.953    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_0
    SLICE_X29Y37         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.827 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y37         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X29Y37         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.422    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
  -------------------------------------------------------------------
                         required time                      -80567.422    
                         arrival time                       80648.945    
  -------------------------------------------------------------------
                         slack                                 81.527    

Slack (MET) :             81.548ns  (arrival time - required time)
  Source:                 PCM_TX_i_64_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.865ns  (logic 0.316ns (36.550%)  route 0.549ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.553 80648.125    MCK_int
    SLICE_X27Y26         FDRE                                         r  PCM_TX_i_64_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.128 80648.250 r  PCM_TX_i_64_psbram_3/Q
                         net (fo=1, routed)           0.111 80648.359    Triangle_Data[16]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.098 80648.461 r  PCM_TX_i_64/O
                         net (fo=2, routed)           0.060 80648.523    p_0_in[8]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 r  PCM_TX_i_16/O
                         net (fo=2, routed)           0.176 80648.750    PCM_TX/inst/Clock_Divier/Tx_A_L[8]
    SLICE_X29Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.797 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[48]_LDC_i_2/O
                         net (fo=2, routed)           0.202 80649.000    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_0
    SLICE_X30Y36         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.826 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y36         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.063 80567.445    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80648.992    
  -------------------------------------------------------------------
                         slack                                 81.548    

Slack (MET) :             81.573ns  (arrival time - required time)
  Source:                 PCM_TX_i_61_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.864ns  (logic 0.276ns (31.941%)  route 0.588ns (68.059%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.553 80648.125    MCK_int
    SLICE_X26Y23         FDRE                                         r  PCM_TX_i_61_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  PCM_TX_i_61_psbram_2/Q
                         net (fo=1, routed)           0.110 80648.375    Dirac_Data[19]
    SLICE_X27Y22         LUT6 (Prop_lut6_I2_O)        0.045 80648.422 r  PCM_TX_i_61/O
                         net (fo=2, routed)           0.122 80648.547    p_0_in[11]
    SLICE_X29Y22         LUT2 (Prop_lut2_I1_O)        0.045 80648.594 r  PCM_TX_i_13/O
                         net (fo=2, routed)           0.109 80648.703    PCM_TX/inst/Clock_Divier/Tx_A_L[11]
    SLICE_X27Y22         LUT3 (Prop_lut3_I2_O)        0.045 80648.750 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[51]_LDC_i_2/O
                         net (fo=2, routed)           0.247 80649.000    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_0
    SLICE_X26Y18         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.822 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y18         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X26Y18         FDCE (Remov_fdce_C_CLR)     -0.085 80567.414    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80648.992    
  -------------------------------------------------------------------
                         slack                                 81.573    

Slack (MET) :             81.575ns  (arrival time - required time)
  Source:                 PCM_TX_i_68_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.854ns  (logic 0.276ns (32.334%)  route 0.578ns (67.666%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X27Y33         FDRE                                         r  PCM_TX_i_68_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  PCM_TX_i_68_psbram_2/Q
                         net (fo=1, routed)           0.140 80648.414    Dirac_Data[12]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.045 80648.461 f  PCM_TX_i_68/O
                         net (fo=2, routed)           0.061 80648.523    p_0_in[4]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.045 80648.570 f  PCM_TX_i_20/O
                         net (fo=2, routed)           0.182 80648.750    PCM_TX/inst/Clock_Divier/Tx_A_L[4]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.045 80648.797 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[44]_LDC_i_1/O
                         net (fo=2, routed)           0.194 80648.992    PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P_0
    SLICE_X26Y29         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.820 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y29         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X26Y29         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.414    PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80648.984    
  -------------------------------------------------------------------
                         slack                                 81.575    

Slack (MET) :             81.582ns  (arrival time - required time)
  Source:                 PCM_TX_i_65_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.862ns  (logic 0.276ns (32.006%)  route 0.586ns (67.994%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560 80648.133    MCK_int
    SLICE_X31Y33         FDRE                                         r  PCM_TX_i_65_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141 80648.273 r  PCM_TX_i_65_psbram_2/Q
                         net (fo=1, routed)           0.108 80648.383    Dirac_Data[15]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.045 80648.430 r  PCM_TX_i_65/O
                         net (fo=2, routed)           0.124 80648.555    p_0_in[7]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.045 80648.602 r  PCM_TX_i_41/O
                         net (fo=2, routed)           0.066 80648.664    PCM_TX/inst/Clock_Divier/Tx_A_R[7]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.045 80648.711 f  PCM_TX/inst/Clock_Divier/Data_Out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.288 80649.000    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_0
    SLICE_X33Y27         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divier/BCK_BUFF/O
                         net (fo=106, routed)         0.818 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y27         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X33Y27         FDCE (Remov_fdce_C_CLR)     -0.085 80567.414    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80648.992    
  -------------------------------------------------------------------
                         slack                                 81.582    





