#============================================================
# Build by Terasic System Builder
#============================================================

set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEBA6U23I7
set_global_assignment -name TOP_LEVEL_ENTITY DE10DAQ_TOP
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:14:54 MARCH 04,2015"
set_global_assignment -name DEVICE_FILTER_PACKAGE UFBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

#============================================================
# CLOCK
#============================================================
set_location_assignment PIN_V11 -to FPGA_CLK1_50
set_location_assignment PIN_Y13 -to FPGA_CLK2_50
set_location_assignment PIN_E11 -to FPGA_CLK3_50

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK1_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK2_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK3_50

#============================================================
# ADC
#============================================================
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDO
set_location_assignment PIN_U9 -to ADC_CONVST
set_location_assignment PIN_V10 -to ADC_SCK
set_location_assignment PIN_AC4 -to ADC_SDI
set_location_assignment PIN_AD4 -to ADC_SDO


#============================================================
# GPIO
#============================================================
#Central TDAQ
set_location_assignment PIN_V12 -to  oHK[0]
set_location_assignment PIN_E8 -to   oHK[1]
set_location_assignment PIN_W12 -to  oHK[2]
set_location_assignment PIN_D11 -to  oHK[3]
set_location_assignment PIN_D8 -to   oHK[4]
set_location_assignment PIN_AH13 -to oHK[5]
set_location_assignment PIN_AF7 -to  oHK[6]
set_location_assignment PIN_AH14 -to oHK[7]
set_location_assignment PIN_AF4 -to  oHK[8]
set_location_assignment PIN_AH3 -to  oHK[9]
set_location_assignment PIN_AD5 -to  oHK[10]
set_location_assignment PIN_AG14 -to oHK[11]
set_location_assignment PIN_AE23 -to oHK[12]
set_location_assignment PIN_AE6 -to  oHK[13]
set_location_assignment PIN_AD23 -to oHK[14]
set_location_assignment PIN_AE24 -to oHK[15]
set_location_assignment PIN_D12 -to  oHK[16]
set_location_assignment PIN_AD20 -to oHK[17]
set_location_assignment PIN_C12 -to  oHK[18]
set_location_assignment PIN_AD17 -to oHK[19]
set_location_assignment PIN_AC23 -to oHK[20]
set_location_assignment PIN_AC22 -to oHK[21]
set_location_assignment PIN_Y19 -to  oHK[22]
set_location_assignment PIN_AB23 -to oHK[23]
set_location_assignment PIN_AA19 -to oHK[24]
set_location_assignment PIN_W11 -to  oHK[25]
set_location_assignment PIN_AA18 -to oHK[26]
set_location_assignment PIN_W14 -to  oHK[27]
set_location_assignment PIN_Y18 -to  oBUSY_n
set_location_assignment PIN_Y17 -to  iBCO_RST_n
set_location_assignment PIN_AB25 -to iBCO_RST
set_location_assignment PIN_AB26 -to oBUSY
set_location_assignment PIN_Y11 -to  iBCO_CLK_n
set_location_assignment PIN_AA26 -to iEXT_TRIG
set_location_assignment PIN_AA13 -to iEXT_TRIG_n
set_location_assignment PIN_AA11 -to iBCO_CLK

#set_location_assignment PIN_V12 -to GPIO_0[0]
#set_location_assignment PIN_E8 -to GPIO_0[1]
#set_location_assignment PIN_W12 -to GPIO_0[2]
#set_location_assignment PIN_D11 -to GPIO_0[3]
#set_location_assignment PIN_D8 -to GPIO_0[4]
#set_location_assignment PIN_AH13 -to GPIO_0[5]
#set_location_assignment PIN_AF7 -to GPIO_0[6]
#set_location_assignment PIN_AH14 -to GPIO_0[7]
#set_location_assignment PIN_AF4 -to GPIO_0[8]
#set_location_assignment PIN_AH3 -to GPIO_0[9]
#set_location_assignment PIN_AD5 -to GPIO_0[10]
#set_location_assignment PIN_AG14 -to GPIO_0[11]
#set_location_assignment PIN_AE23 -to GPIO_0[12]
#set_location_assignment PIN_AE6 -to GPIO_0[13]
#set_location_assignment PIN_AD23 -to GPIO_0[14]
#set_location_assignment PIN_AE24 -to GPIO_0[15]
#set_location_assignment PIN_D12 -to GPIO_0[16]
#set_location_assignment PIN_AD20 -to GPIO_0[17]
#set_location_assignment PIN_C12 -to GPIO_0[18]
#set_location_assignment PIN_AD17 -to GPIO_0[19]
#set_location_assignment PIN_AC23 -to GPIO_0[20]
#set_location_assignment PIN_AC22 -to GPIO_0[21]
#set_location_assignment PIN_Y19 -to GPIO_0[22]
#set_location_assignment PIN_AB23 -to GPIO_0[23]
#set_location_assignment PIN_AA19 -to GPIO_0[24]
#set_location_assignment PIN_W11 -to GPIO_0[25]
#set_location_assignment PIN_AA18 -to GPIO_0[26]
#set_location_assignment PIN_W14 -to GPIO_0[27]
#set_location_assignment PIN_Y18 -to GPIO_0[28]
#set_location_assignment PIN_Y17 -to GPIO_0[29]
#set_location_assignment PIN_AB25 -to GPIO_0[30]
#set_location_assignment PIN_AB26 -to GPIO_0[31]
#set_location_assignment PIN_Y11 -to GPIO_0[32]
#set_location_assignment PIN_AA26 -to GPIO_0[33]
#set_location_assignment PIN_AA13 -to GPIO_0[34]
#set_location_assignment PIN_AA11 -to GPIO_0[35]

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iBCO_RST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oBUSY
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iBCO_RST_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oBUSY_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iBCO_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iBCO_CLK_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[20]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[21]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[24]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[25]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iEXT_TRIG
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[26]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oHK[27]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iEXT_TRIG_n

#ADC and FE boards
set_location_assignment PIN_Y15 -to oFE_A_TEST
set_location_assignment PIN_AC24 -to oFE_B_RESET
set_location_assignment PIN_AA15 -to oFE_A_RESET
set_location_assignment PIN_AD26 -to oFE_B_TEST
set_location_assignment PIN_AG28 -to oFE_A0_HOLD
set_location_assignment PIN_AF28 -to oFE_B0_HOLD
set_location_assignment PIN_AE25 -to oFE_A1_HOLD
set_location_assignment PIN_AF27 -to oFE_B1_HOLD
set_location_assignment PIN_AG26 -to oFE_A0_SHIFT
set_location_assignment PIN_AH27 -to oFE_B0_SHIFT
set_location_assignment PIN_AG25 -to oFE_A1_SHIFT
set_location_assignment PIN_AH26 -to oFE_B1_SHIFT
set_location_assignment PIN_AH24 -to oFE_A0_CLK
set_location_assignment PIN_AF25 -to oFE_B0_CLK
set_location_assignment PIN_AG23 -to oFE_A1_CLK
set_location_assignment PIN_AF23 -to oFE_B1_CLK
set_location_assignment PIN_AG24 -to oNC_A
set_location_assignment PIN_AH22 -to oNC_B
set_location_assignment PIN_AH21 -to iADC_A_CS_RET
set_location_assignment PIN_AG21 -to iADC_B_CS_RET
set_location_assignment PIN_AH23 -to iADC_A_SCK_RET
set_location_assignment PIN_AA20 -to iADC_B_SCK_RET
set_location_assignment PIN_AF22 -to oADC_A_CS
set_location_assignment PIN_AE22 -to oADC_B_CS
set_location_assignment PIN_AG20 -to oADC_A_SCLK
set_location_assignment PIN_AF21 -to oADC_B_SCLK
set_location_assignment PIN_AG19 -to iADC_A_SDATA0
set_location_assignment PIN_AH19 -to iADC_B_SDATA0
set_location_assignment PIN_AG18 -to iADC_A_SDATA1
set_location_assignment PIN_AH18 -to iADC_B_SDATA1
set_location_assignment PIN_AF18 -to iADC_A_SDATA2
set_location_assignment PIN_AF20 -to iADC_B_SDATA2
set_location_assignment PIN_AG15 -to iADC_A_SDATA3
set_location_assignment PIN_AE20 -to iADC_B_SDATA3
set_location_assignment PIN_AE19 -to iADC_A_SDATA4
set_location_assignment PIN_AE17 -to iADC_B_SDATA4

#set_location_assignment PIN_Y15 -to GPIO_1[0]
#set_location_assignment PIN_AC24 -to GPIO_1[1]
#set_location_assignment PIN_AA15 -to GPIO_1[2]
#set_location_assignment PIN_AD26 -to GPIO_1[3]
#set_location_assignment PIN_AG28 -to GPIO_1[4]
#set_location_assignment PIN_AF28 -to GPIO_1[5]
#set_location_assignment PIN_AE25 -to GPIO_1[6]
#set_location_assignment PIN_AF27 -to GPIO_1[7]
#set_location_assignment PIN_AG26 -to GPIO_1[8]
#set_location_assignment PIN_AH27 -to GPIO_1[9]
#set_location_assignment PIN_AG25 -to GPIO_1[10]
#set_location_assignment PIN_AH26 -to GPIO_1[11]
#set_location_assignment PIN_AH24 -to GPIO_1[12]
#set_location_assignment PIN_AF25 -to GPIO_1[13]
#set_location_assignment PIN_AG23 -to GPIO_1[14]
#set_location_assignment PIN_AF23 -to GPIO_1[15]
#set_location_assignment PIN_AG24 -to GPIO_1[16]
#set_location_assignment PIN_AH22 -to GPIO_1[17]
#set_location_assignment PIN_AH21 -to GPIO_1[18]
#set_location_assignment PIN_AG21 -to GPIO_1[19]
#set_location_assignment PIN_AH23 -to GPIO_1[20]
#set_location_assignment PIN_AA20 -to GPIO_1[21]
#set_location_assignment PIN_AF22 -to GPIO_1[22]
#set_location_assignment PIN_AE22 -to GPIO_1[23]
#set_location_assignment PIN_AG20 -to GPIO_1[24]
#set_location_assignment PIN_AF21 -to GPIO_1[25]
#set_location_assignment PIN_AG19 -to GPIO_1[26]
#set_location_assignment PIN_AH19 -to GPIO_1[27]
#set_location_assignment PIN_AG18 -to GPIO_1[28]
#set_location_assignment PIN_AH18 -to GPIO_1[29]
#set_location_assignment PIN_AF18 -to GPIO_1[30]
#set_location_assignment PIN_AF20 -to GPIO_1[31]
#set_location_assignment PIN_AG15 -to GPIO_1[32]
#set_location_assignment PIN_AE20 -to GPIO_1[33]
#set_location_assignment PIN_AE19 -to GPIO_1[34]
#set_location_assignment PIN_AE17 -to GPIO_1[35]

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A_TEST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B_RESET
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A_RESET
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B_TEST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A0_HOLD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B0_HOLD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A1_HOLD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B1_HOLD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A0_SHIFT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B0_SHIFT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A1_SHIFT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B1_SHIFT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A0_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B0_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_A1_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oFE_B1_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oNC_A
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to oNC_B
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to iADC_A_CS_RET
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to iADC_B_CS_RET
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to iADC_A_SCK_RET
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to iADC_B_SCK_RET
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to oADC_A_CS
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to oADC_B_CS
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to oADC_A_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to oADC_B_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_A_SDATA0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_B_SDATA0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_A_SDATA1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_B_SDATA1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_A_SDATA2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_B_SDATA2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_A_SDATA3
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_B_SDATA3
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_A_SDATA4
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to iADC_B_SDATA4


#============================================================
# HPS
#============================================================
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SDAT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP


#============================================================
# KEY
#============================================================
set_location_assignment PIN_AH17 -to KEY[0]
set_location_assignment PIN_AH16 -to KEY[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1]

#============================================================
# LED
#============================================================
set_location_assignment PIN_W15 -to LED[0]
set_location_assignment PIN_AA24 -to LED[1]
set_location_assignment PIN_V16 -to LED[2]
set_location_assignment PIN_V15 -to LED[3]
set_location_assignment PIN_AF26 -to LED[4]
set_location_assignment PIN_AE26 -to LED[5]
set_location_assignment PIN_Y16 -to LED[6]
set_location_assignment PIN_AA23 -to LED[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[7]

#============================================================
# SW
#============================================================
set_location_assignment PIN_Y24 -to SW[0]
set_location_assignment PIN_W24 -to SW[1]
set_location_assignment PIN_W21 -to SW[2]
set_location_assignment PIN_W20 -to SW[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]

#============================================================
# End of pin assignments by Terasic System Builder
#============================================================


set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ON
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top


set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __hps_sdram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps_0|hps_io|border|hps_sdram_inst -tag __hps_sdram_p0
set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -tag __hps_sdram_p0

#============================================================
# Added by Andrea Savarese for parallel compilation
#============================================================

set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name POWER_USE_INPUT_FILES OFF
set_global_assignment -name POWER_HPS_ENABLE ON
set_global_assignment -name POWER_HPS_PROC_FREQ 800.000000
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation

set_global_assignment -name SMART_RECOMPILE ON




set_global_assignment -name SIGNALTAP_FILE signal_tap/stp1.stp
set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip
set_global_assignment -name VHDL_FILE logic/Event_Simulator_dummy.vhd
set_global_assignment -name VHDL_FILE logic/Trigger_generator.vhd
set_global_assignment -name QSYS_FILE ADC_controller_IP.qsys
set_global_assignment -name VHDL_FILE logic/FrameCounter.vhd
set_global_assignment -name VHDL_FILE logic/PeriodicTick.vhd
set_global_assignment -name VHDL_FILE logic/BeamSimu.vhd
set_global_assignment -name VHDL_FILE logic/Trigger_Control.vhd
set_global_assignment -name VHDL_FILE logic/SC_FIFO.vhd
set_global_assignment -name VHDL_FILE logic/RisingEdge_Counter.vhd
set_global_assignment -name VHDL_FILE logic/Register_File.vhd
set_global_assignment -name VHDL_FILE logic/RegEventFifo.vhd
set_global_assignment -name VHDL_FILE logic/Random_generator.vhd
set_global_assignment -name VHDL_FILE logic/metadata_Fifo.vhd
set_global_assignment -name VHDL_FILE logic/Main_FSM.vhd
set_global_assignment -name VHDL_FILE logic/LongerPulse.vhd
set_global_assignment -name VHDL_FILE logic/Local_TX.vhd
set_global_assignment -name VHDL_FILE logic/Local_RX.vhd
set_global_assignment -name VHDL_FILE logic/Internal_Fifo.vhd
set_global_assignment -name VHDL_FILE logic/InputFifoControl.vhd
set_global_assignment -name VHDL_FILE logic/FifoRX.vhd
set_global_assignment -name VHDL_FILE logic/FifoControl.vhd
set_global_assignment -name VHDL_FILE logic/Fifo_TX_Regs.vhd
set_global_assignment -name VHDL_FILE logic/Fifo.vhd
set_global_assignment -name VHDL_FILE logic/EvFifoControl.vhd
set_global_assignment -name VHDL_FILE logic/Event_Simulator.vhd
set_global_assignment -name VHDL_FILE logic/Event_Builder.vhd
set_global_assignment -name VHDL_FILE logic/Debounce.vhd
set_global_assignment -name VHDL_FILE logic/DAQ_Package.vhd
set_global_assignment -name VHDL_FILE logic/DAQ_OnFPGA.vhd
set_global_assignment -name VHDL_FILE logic/DAQ_Module.vhd
set_global_assignment -name VHDL_FILE logic/Counter_nbitEN.vhd
set_global_assignment -name VHDL_FILE logic/Counter_nbit.vhd
set_global_assignment -name VHDL_FILE logic/Busy_Stretch.vhd
set_global_assignment -name VERILOG_FILE logic/IOFifosControl.v
set_global_assignment -name QIP_FILE logic/EventFifo.qip
set_global_assignment -name QIP_FILE logic/CommandFifo.qip
set_global_assignment -name SDC_FILE DE10DAQ.sdc
set_global_assignment -name VERILOG_FILE ip/edge_detect/altera_edge_detector.v
set_global_assignment -name QIP_FILE ip/altsource_probe/hps_reset.qip
set_global_assignment -name VHDL_FILE logic/DE10DAQ_TOP.vhd
set_global_assignment -name VHDL_FILE logic/FPGATop.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/Data_Builder_Top.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/Data_Builder.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/sync_stage.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/sync_edge.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/STD_FIFO.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/shift_register.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/pulse_generator.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/parametric_fifo_synch.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/parametric_fifo_dp.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/edge_detector.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/delay_timer.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/counter.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/clock_divider.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/basic_functions/basic_package.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE logic/msdintf/ADC_interface.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/FE_interface.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE logic/msdintf/FOOTpackage.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE logic/msdintf/multiAdcPlaneInterface.vhd
set_global_assignment -name VHDL_FILE logic/msdintf/multiADC_interface.vhd
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE signal_tap/stp1.stp
set_global_assignment -name SIGNALTAP_FILE stp2.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to FPGA_CLK1_50 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|DATA_VALID" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_detected" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oMULTI_FIFO[0].rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[99] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[100] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[101] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[102] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[103] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[104] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[105] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[106] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[107] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[108] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[109] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[110] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[111] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[112] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[113] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[114] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[115] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[116] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[117] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[118] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[119] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[120] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[121] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[122] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[123] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[124] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[125] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|s_rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[126] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|s_wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[127] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.EVENT_END" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[128] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.FOOTER_1" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[129] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.FOOTER_2" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[130] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.FOOTER_3" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[131] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_1" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[132] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_2" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[133] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_3" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[134] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_4" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[135] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.IDLE" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[136] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.OUT_VALID" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[137] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.PKT_LENGTH" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[138] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.RESET" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[139] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.WRITE_WORD" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[140] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|END_OF_EVENT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[141] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|iMULTI_FIFO[0].rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[142] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|iMULTI_FIFO[0].wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[143] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|iCNT.slwClk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[144] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|iCNT.slwEn" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[145] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|iMULTI_ADC[0].SData" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[146] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[147] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[148] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[149] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[150] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[151] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[152] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[153] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[154] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[155] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[156] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[157] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[158] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[159] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[160] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[161] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[162] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[163] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[164] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.ASSERT_CS" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[165] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.IDLE" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[166] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.RESET" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[167] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.SAMPLE" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[168] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.WRITE_WORD" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[169] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|iEN" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[170] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|iRST" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[171] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|iSHIFT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[172] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[173] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[174] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[175] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[176] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[177] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[178] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[179] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[180] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[181] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[182] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[183] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[184] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[185] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[186] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[187] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[188] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|oMULTI_FIFO[0].empty" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[189] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|oMULTI_FIFO[0].full" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[190] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|oMULTI_FIFO[0].q[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[191] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|iRD_REQ" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[192] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|iWR_REQ" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[193] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oEMPTY" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[194] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oFULL" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[195] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[196] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[197] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[198] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[199] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[200] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[201] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[202] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[203] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[204] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[205] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[206] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[207] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[208] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[209] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[210] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[211] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC0.Cs" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[212] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC0.SClk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[213] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC1.Cs" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[214] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC1.SClk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[215] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE0.Clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[216] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE0.Hold" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[217] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE0.ShiftIn" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[218] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE1.Clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[219] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE1.Hold" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[220] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE1.ShiftIn" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[221] -to "FPGATop:FPGA0|Reset" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[222] -to iADC_A_SDATA0 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[223] -to iADC_A_SDATA1 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[224] -to iADC_A_SDATA2 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[225] -to iADC_A_SDATA3 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[226] -to iADC_A_SDATA4 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[227] -to oADC_A_CS -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[228] -to oADC_A_SCLK -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[229] -to oFE_A0_CLK -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[230] -to oFE_A0_HOLD -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[231] -to oFE_A0_SHIFT -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|DATA_VALID" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|count[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_detected" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|data_long[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oDATA.q[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|oMULTI_FIFO[0].rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|iDATA[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oQ[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_R[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|parametric_fifo_dp:ADC_FIFO|oUSEDW_W[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|s_rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|s_wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.EVENT_END" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.FOOTER_1" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.FOOTER_2" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.FOOTER_3" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_1" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[132] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_2" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[133] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_3" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[134] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.HEADER_4" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[135] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.IDLE" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[136] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.OUT_VALID" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[137] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.PKT_LENGTH" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[138] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.RESET" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[139] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|Data_Builder:EVENT_BUILDER|state.WRITE_WORD" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[140] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|END_OF_EVENT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[141] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|iMULTI_FIFO[0].rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[142] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|iMULTI_FIFO[0].wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[143] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|iCNT.slwClk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[144] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|iCNT.slwEn" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[145] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|iMULTI_ADC[0].SData" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[146] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[147] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[148] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[149] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[150] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[151] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[152] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[153] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[154] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[155] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[156] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[157] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[158] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[159] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[160] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[161] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[162] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[163] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|oMULTI_FIFO[0].wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[164] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.ASSERT_CS" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[165] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.IDLE" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[166] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.RESET" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[167] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.SAMPLE" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[168] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|sAdcState.WRITE_WORD" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[169] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|iEN" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[170] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|iRST" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[171] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|iSHIFT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[172] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[173] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[174] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[175] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[176] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[177] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[178] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[179] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[180] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[181] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[182] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[183] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[184] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[185] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[186] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[187] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|multiADC_interface:MultiADC_interface_i|shift_register:\\SR_GENERATE:0:sampler|oPAR_DATA[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[188] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|oMULTI_FIFO[0].empty" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[189] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|oMULTI_FIFO[0].full" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[190] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|oMULTI_FIFO[0].q[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[191] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|iRD_REQ" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[192] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|iWR_REQ" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[193] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oEMPTY" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[194] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oFULL" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[195] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[196] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[197] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[198] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[199] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[200] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[201] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[202] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[203] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[204] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[205] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[206] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[207] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[208] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[209] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[210] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Data_Builder_Top:DB|multiAdcPlaneInterface:DETECTOR_INTERFACE|parametric_fifo_synch:\\FIFO_GENERATE:0:ADC_FIFO|oQ[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[211] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC0.Cs" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[212] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC0.SClk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[213] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC1.Cs" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[214] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oADC1.SClk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[215] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE0.Clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[216] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE0.Hold" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[217] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE0.ShiftIn" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[218] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE1.Clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[219] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE1.Hold" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[220] -to "FPGATop:FPGA0|DAQ_OnFPGA:EvSim|oFE1.ShiftIn" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[221] -to "FPGATop:FPGA0|Reset" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[222] -to iADC_A_SDATA0 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[223] -to iADC_A_SDATA1 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[224] -to iADC_A_SDATA2 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[225] -to iADC_A_SDATA3 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[226] -to iADC_A_SDATA4 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[227] -to oADC_A_CS -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[228] -to oADC_A_SCLK -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[229] -to oFE_A0_CLK -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[230] -to oFE_A0_HOLD -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[231] -to oFE_A0_SHIFT -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=232" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=232" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=232" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=722" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=4096" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=4096" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top