{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683060294857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683060294857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 15:44:54 2023 " "Processing started: Tue May 02 15:44:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683060294857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060294857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060294857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683060295170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683060295170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine_block " "Found entity 1: statemachine_block" {  } { { "statemachine_block.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/statemachine_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output_logic " "Found entity 1: output_logic" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file next_state_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 next_state_logic " "Found entity 1: next_state_logic" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lpwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LPWM " "Found entity 1: LPWM" {  } { { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rpwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RPWM " "Found entity 1: RPWM" {  } { { "RPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/RPWM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider100k.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freqdivider100k.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Freqdivider100k " "Found entity 1: Freqdivider100k" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Schematic " "Found entity 1: Final_Schematic" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683060300997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060300997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Schematic " "Elaborating entity \"Final_Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683060301028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine_block statemachine_block:inst1 " "Elaborating entity \"statemachine_block\" for hierarchy \"statemachine_block:inst1\"" {  } { { "Final_Schematic.bdf" "inst1" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 144 400 496 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic statemachine_block:inst1\|output_logic:inst1 " "Elaborating entity \"output_logic\" for hierarchy \"statemachine_block:inst1\|output_logic:inst1\"" {  } { { "statemachine_block.bdf" "inst1" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/statemachine_block.bdf" { { 120 312 408 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301044 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst8 " "Block or symbol \"OR8\" of instance \"inst8\" overlaps another block or symbol" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -224 416 480 -80 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S0 " "Pin \"S0\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 80 72 240 96 "S0" "" } { 72 240 280 89 "S0" "" } { 56 448 472 73 "S0" "" } { -224 392 416 -207 "S0" "" } { -88 408 432 -71 "S0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR8 inst10 " "Primitive \"OR8\" of instance \"inst10\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -88 432 496 56 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst17 " "Primitive \"OR4\" of instance \"inst17\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 56 472 536 136 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR8 inst8 " "Primitive \"OR8\" of instance \"inst8\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -224 416 480 -80 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -96 312 344 -64 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic statemachine_block:inst1\|next_state_logic:inst " "Elaborating entity \"next_state_logic\" for hierarchy \"statemachine_block:inst1\|next_state_logic:inst\"" {  } { { "statemachine_block.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/statemachine_block.bdf" { { 120 128 224 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst56 " "Block or symbol \"OR4\" of instance \"inst56\" overlaps another block or symbol" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { { 336 408 472 416 "inst56" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst69 " "Block or symbol \"OR4\" of instance \"inst69\" overlaps another block or symbol" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { { 56 856 920 136 "inst69" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freqdivider100k Freqdivider100k:inst " "Elaborating entity \"Freqdivider100k\" for hierarchy \"Freqdivider100k:inst\"" {  } { { "Final_Schematic.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 448 224 360 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 Freqdivider100k:inst\|74163:inst2 " "Elaborating entity \"74163\" for hierarchy \"Freqdivider100k:inst\|74163:inst2\"" {  } { { "Freqdivider100k.bdf" "inst2" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 616 736 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Freqdivider100k:inst\|74163:inst2 " "Elaborated megafunction instantiation \"Freqdivider100k:inst\|74163:inst2\"" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 616 736 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 Freqdivider100k:inst\|74163:inst2\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"Freqdivider100k:inst\|74163:inst2\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Freqdivider100k:inst\|74163:inst2\|f74163:sub Freqdivider100k:inst\|74163:inst2 " "Elaborated megafunction instantiation \"Freqdivider100k:inst\|74163:inst2\|f74163:sub\", which is child of megafunction instantiation \"Freqdivider100k:inst\|74163:inst2\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 616 736 400 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 Freqdivider100k:inst\|74163:inst " "Elaborating entity \"74163\" for hierarchy \"Freqdivider100k:inst\|74163:inst\"" {  } { { "Freqdivider100k.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 376 496 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Freqdivider100k:inst\|74163:inst " "Elaborated megafunction instantiation \"Freqdivider100k:inst\|74163:inst\"" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 376 496 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPWM LPWM:inst2 " "Elaborating entity \"LPWM\" for hierarchy \"LPWM:inst2\"" {  } { { "Final_Schematic.bdf" "inst2" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 72 752 864 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 LPWM:inst2\|7485:inst3 " "Elaborating entity \"7485\" for hierarchy \"LPWM:inst2\|7485:inst3\"" {  } { { "LPWM.bdf" "inst3" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 112 416 536 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPWM:inst2\|7485:inst3 " "Elaborated megafunction instantiation \"LPWM:inst2\|7485:inst3\"" {  } { { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 112 416 536 320 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 LPWM:inst2\|7485:inst3\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"LPWM:inst2\|7485:inst3\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301169 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPWM:inst2\|7485:inst3\|f7485:sub LPWM:inst2\|7485:inst3 " "Elaborated megafunction instantiation \"LPWM:inst2\|7485:inst3\|f7485:sub\", which is child of megafunction instantiation \"LPWM:inst2\|7485:inst3\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 112 416 536 320 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 LPWM:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"LPWM:inst2\|74161:inst\"" {  } { { "LPWM.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 80 168 288 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPWM:inst2\|74161:inst " "Elaborated megafunction instantiation \"LPWM:inst2\|74161:inst\"" {  } { { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 80 168 288 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 LPWM:inst2\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"LPWM:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPWM:inst2\|74161:inst\|f74161:sub LPWM:inst2\|74161:inst " "Elaborated megafunction instantiation \"LPWM:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"LPWM:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 80 168 288 264 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPWM RPWM:inst3 " "Elaborating entity \"RPWM\" for hierarchy \"RPWM:inst3\"" {  } { { "Final_Schematic.bdf" "inst3" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 312 752 864 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301231 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17 " "Ignored 17 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "15 " "Ignored 15 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1683060301340 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "2 " "Ignored 2 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1683060301340 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683060301340 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { { 40 624 688 120 "inst62" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683060301481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683060301481 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DR VCC " "Pin \"DR\" is stuck at VCC" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 64 576 752 80 "DR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683060301497 "|Final_Schematic|DR"} { "Warning" "WMLS_MLS_STUCK_PIN" "DL VCC " "Pin \"DL\" is stuck at VCC" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 40 576 752 56 "DL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683060301497 "|Final_Schematic|DL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683060301497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683060301544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683060301856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683060301856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683060301872 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683060301872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683060301872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683060301872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683060301887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 15:45:01 2023 " "Processing ended: Tue May 02 15:45:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683060301887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683060301887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683060301887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683060301887 ""}
