
---------- Begin Simulation Statistics ----------
final_tick                                  377524000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147507                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860860                       # Number of bytes of host memory used
host_op_rate                                   155371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.78                       # Real time elapsed on the host
host_tick_rate                               55685862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1053339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000378                       # Number of seconds simulated
sim_ticks                                   377524000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.221857                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  114760                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               115660                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2372                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            165783                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.lookups                  215785                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1490                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    313998                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   314343                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2144                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166034                       # Number of branches committed
system.cpu.commit.bw_lim_events                 90412                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          188393                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000753                       # Number of instructions committed
system.cpu.commit.committedOps                1054092                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       687557                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.533098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.738006                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       416331     60.55%     60.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       115204     16.76%     77.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        28899      4.20%     81.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17257      2.51%     84.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3840      0.56%     84.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6829      0.99%     85.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4977      0.72%     86.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3808      0.55%     86.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        90412     13.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       687557                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  949                       # Number of function calls committed.
system.cpu.commit.int_insts                    932693                       # Number of committed integer instructions.
system.cpu.commit.loads                        381890                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           499972     47.43%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          381890     36.23%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172070     16.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1054092                       # Class of committed instruction
system.cpu.commit.refs                         553960                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1053339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.755049                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.755049                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                357803                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   230                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               106332                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1270226                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   119551                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    193497                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2994                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   801                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 38662                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      215785                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    156606                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        539987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1143                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1267072                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.285789                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             169262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             116259                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.678132                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             712507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.861309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.926651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   421609     59.17%     59.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93427     13.11%     72.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14334      2.01%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3589      0.50%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24871      3.49%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    39839      5.59%     83.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2703      0.38%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18643      2.62%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    93492     13.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               712507                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2311                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   196891                       # Number of branches executed
system.cpu.iew.exec_nop                           974                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.747493                       # Inst execution rate
system.cpu.iew.exec_refs                       723880                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     202964                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   37963                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                427472                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               968                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               209422                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1246261                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                520916                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3316                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1319443                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 21520                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2994                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21005                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           119730                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        57125                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        45575                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37348                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1717                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            594                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1295721                       # num instructions consuming a value
system.cpu.iew.wb_count                       1190954                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596108                       # average fanout of values written-back
system.cpu.iew.wb_producers                    772390                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.577320                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1216928                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1587316                       # number of integer regfile reads
system.cpu.int_regfile_writes                  864022                       # number of integer regfile writes
system.cpu.ipc                               1.324417                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.324417                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                596567     45.10%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   27      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               522552     39.50%     84.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              203460     15.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1322762                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       26372                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1953      7.41%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22874     86.74%     94.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1540      5.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1348830                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3384014                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1190700                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1436760                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1245207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1322762                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          191929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               216                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       121039                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        712507                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.856490                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.074207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              293057     41.13%     41.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               78901     11.07%     52.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107637     15.11%     67.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               74409     10.44%     77.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               72800     10.22%     87.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36632      5.14%     93.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22189      3.11%     96.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               17190      2.41%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9692      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          712507                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.751889                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    294                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                602                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            103805                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64107                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               427472                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              209422                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1050808                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           755049                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   81136                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                994060                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  11701                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   138255                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  69468                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1386                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1841032                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1260292                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1219562                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    212121                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 176680                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2994                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                268264                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   225472                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1513076                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9737                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                214                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    223943                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             82                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1829178                       # The number of ROB reads
system.cpu.rob.rob_writes                     2509957                       # The number of ROB writes
system.cpu.timesIdled                             370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6739                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           19                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             19                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2019                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1147                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2019                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       430528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  430528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5587                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12152500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28809750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1550                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       535040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 570432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1171                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6829                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6809     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     20      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6829                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8173500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7711000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            768000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   69                       # number of demand (read+write) hits
system.l2.demand_hits::total                       70                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                  69                       # number of overall hits
system.l2.overall_hits::total                      70                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5069                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5580                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data              5069                       # number of overall misses
system.l2.overall_misses::total                  5580                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    445315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        486411500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41096500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    445315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       486411500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5138                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5650                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5138                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5650                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987611                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987611                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80423.679061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87850.660880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87170.519713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80423.679061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87850.660880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87170.519713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1147                       # number of writebacks
system.l2.writebacks::total                      1147                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35986500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    394625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    430611500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35986500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    394625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    430611500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987611                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70423.679061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77850.660880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77170.519713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70423.679061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77850.660880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77170.519713                       # average overall mshr miss latency
system.l2.replacements                           1171                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3222                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    324495500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     324495500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91124.824488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91124.824488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    288885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    288885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81124.824488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81124.824488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41096500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41096500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80423.679061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80423.679061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35986500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35986500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70423.679061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70423.679061                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    120819500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    120819500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.972903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.972903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80119.031830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80119.031830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    105739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    105739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.972903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.972903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70119.031830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70119.031830                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3217.979781                       # Cycle average of tags in use
system.l2.tags.total_refs                        9813                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.755456                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.634985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       423.501621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2788.843175                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.085109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.098205                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.134827                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     84150                       # Number of tag accesses
system.l2.tags.data_accesses                    84150                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             357120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1147                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1147                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          86627605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         859325500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             945953105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     86627605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86627605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194445916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194445916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194445916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         86627605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        859325500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1140399021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000442844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1054                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1147                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     94842250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               199467250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16996.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35746.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     947                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    450.285714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.435003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.620075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           84      8.82%      8.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           85      8.93%     17.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56      5.88%     23.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      3.57%     27.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          628     65.97%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.95%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.21%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.42%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          952                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.485714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.226918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    318.588861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     91.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      7.14%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.057143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.335603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               68     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 357120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   71936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  357120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       945.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    945.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     377399500                       # Total gap between requests
system.mem_ctrls.avgGap                      56102.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86627605.132388934493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 859325499.835772037506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190546826.162045329809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1147                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14957750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    184509500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5129321750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29271.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36399.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4471945.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3120180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1654620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20163360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2917980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        163990140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6872640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          228221640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.522203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     16534250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    348509750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3684240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1958220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19677840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2949300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         77963460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         79316160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          215051940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.637798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    205539500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    159504500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       155925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           155925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       155925                       # number of overall hits
system.cpu.icache.overall_hits::total          155925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52871499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52871499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52871499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52871499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       156606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       156606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       156606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       156606                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004348                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77638.030837                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77638.030837                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77638.030837                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77638.030837                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41880499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41880499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41880499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41880499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003269                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81797.849609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81797.849609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81797.849609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81797.849609                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       155925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          155925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52871499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52871499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       156606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       156606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77638.030837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77638.030837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41880499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41880499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81797.849609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81797.849609                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           414.392154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              156437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            305.541016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   414.392154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.404680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.404680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.459961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            313724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           313724                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       465041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           465041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       465057                       # number of overall hits
system.cpu.dcache.overall_hits::total          465057                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8713                       # number of overall misses
system.cpu.dcache.overall_misses::total          8713                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    663397813                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    663397813                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    663397813                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    663397813                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       473751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       473751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       473770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       473770                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018391                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018391                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76165.076119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76165.076119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76138.851486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76138.851486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       188886                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.546196                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3222                       # number of writebacks
system.cpu.dcache.writebacks::total              3222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3567                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5146                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    453796475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    453796475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    454118475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    454118475                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010862                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010862                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88235.752479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88235.752479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88246.885931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88246.885931                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4122                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       298739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          298739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    210199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    210199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       301715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       301715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70631.384409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70631.384409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123369000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123369000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79747.252747                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79747.252747                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    452976315                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    452976315                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79094.869041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79094.869041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    330211977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    330211977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92006.680691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92006.680691                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           730.726336                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              470284                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.388263                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   730.726336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.713600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.713600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          720                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            952852                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           952852                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    377524000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    377524000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
