// Seed: 2753618997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  wor id_9, id_10;
  wire id_11, id_12;
  id_13(
      1'h0
  );
  assign id_10 = id_5;
  assign id_9  = 1 ^ 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  wire id_5, id_6, id_7;
  wire id_8, id_9;
  always if (1) id_7 = id_3;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
