// Seed: 846016866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout uwire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_18,
      id_2,
      id_2,
      id_17,
      id_4,
      id_11,
      id_12,
      id_17,
      id_5,
      id_17,
      id_15,
      id_13,
      id_8,
      id_12,
      id_17,
      id_10,
      id_12,
      id_4
  );
  input wire id_1;
  wire id_19;
  assign id_15 = id_3 && id_17;
  logic id_20;
  ;
  logic id_21;
  always @(posedge 1 * -1) id_20[1 : 1'b0] += -1;
  assign id_7 = id_3;
  assign id_6 = id_18;
  wire id_22;
endmodule
