Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 26 16:26:53 2024
| Host         : ECEB-4022-01 running 64-bit major release  (build 9200)
| Command      : report_drc -file JTEG_Test_File_drc_opted.rpt -pb JTEG_Test_File_drc_opted.pb -rpx JTEG_Test_File_drc_opted.rpx
| Design       : JTEG_Test_File
| Device       : xc7a75tfgg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections   | 16         |
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[16].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[16].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[17].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[17].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[18].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[18].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[19].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[19].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[20].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[20].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[21].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[21].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[22].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[22].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[23].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[23].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#9 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[24].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[24].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#10 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[25].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[25].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#11 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[26].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[26].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#12 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[27].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[27].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#13 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[28].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[28].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#14 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[29].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[29].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#15 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[30].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[30].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#16 Warning
Input Buffer Connections  
Input buffer I2C_Test1/hostIF/iob_regs[31].iobf0/IBUF (in I2C_Test1/hostIF/iob_regs[31].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[10] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[5]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[11] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[6]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[12] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[7]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[13] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[8]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[5] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[0]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[6] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[1]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[7] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[2]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[8] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[3]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRARDADDR[9] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[4]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[10] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[5]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[11] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[6]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[12] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[7]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[13] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[8]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[5] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[0]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[6] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[1]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[7] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[2]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[8] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[3]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ADDRBWRADDR[9] (net: I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[4]) which is driven by a register (I2C_Test1/hostIF/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/ENBWREN (net: I2C_Test1/hostIF/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878) which is driven by a register (I2C_Test1/hostIF/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 I2C_Test1/hostIF/core0/core0/r0 has an input control pin I2C_Test1/hostIF/core0/core0/r0/WEBWE[2] (net: I2C_Test1/hostIF/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878) which is driven by a register (I2C_Test1/hostIF/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


