% Digital Logic Report Template
% Created: 2020-01-10, John Miller

%==========================================================
%=========== Document Setup  ==============================

% Formatting defined by class file
\documentclass[11pt]{article}

% ---- Document formatting ----
\usepackage[margin=1in]{geometry}	% Narrower margins
\usepackage{booktabs}				% Nice formatting of tables
\usepackage{graphicx}				% Ability to include graphics

%\setlength\parindent{0pt}	% Do not indent first line of paragraphs 
\usepackage[parfill]{parskip}		% Line space b/w paragraphs
%	parfill option prevents last line of pgrph from being fully justified

% Parskip package adds too much space around titles, fix with this
\RequirePackage{titlesec}
\titlespacing\section{0pt}{8pt plus 4pt minus 2pt}{3pt plus 2pt minus 2pt}
\titlespacing\subsection{0pt}{4pt plus 4pt minus 2pt}{-2pt plus 2pt minus 2pt}
\titlespacing\subsubsection{0pt}{2pt plus 4pt minus 2pt}{-6pt plus 2pt minus 2pt}

% ---- Hyperlinks ----
\usepackage[colorlinks=true,urlcolor=blue]{hyperref}	% For URL's. Automatically links internal references.

% ---- Code listings ----
\usepackage{listings} 					% Nice code layout and inclusion
\usepackage[usenames,dvipsnames]{xcolor}	% Colors (needs to be defined before using colors)

% Define custom colors for listings
\definecolor{listinggray}{gray}{0.98}		% Listings background color
\definecolor{rulegray}{gray}{0.7}			% Listings rule/frame color

% Style for Verilog
\lstdefinestyle{Verilog}{
	language=Verilog,					% Verilog
	backgroundcolor=\color{listinggray},	% light gray background
	rulecolor=\color{blue}, 			% blue frame lines
	frame=tb,							% lines above & below
	linewidth=\columnwidth, 			% set line width
	basicstyle=\small\ttfamily,	% basic font style that is used for the code	
	breaklines=true, 					% allow breaking across columns/pages
	tabsize=3,							% set tab size
	commentstyle=\color{gray},	% comments in italic 
	stringstyle=\upshape,				% strings are printed in normal font
	showspaces=false,					% don't underscore spaces
}

% How to use: \Verilog[listing_options]{file}
\newcommand{\Verilog}[2][]{%
	\lstinputlisting[style=Verilog,#1]{#2}
}




%======================================================
%=========== Body  ====================================
\begin{document}

\title{ELC 2137 Lab 04: Subtractor}
\author{Yiting Wang}

\maketitle


\section*{Summary}

	In this lab, it is to compare various implementations of a two-bit adder/subtractor. This is a relatively simple circuit that has sufficient complexity to high light some important aspects of digital circuit design. After completing this lab, I can describe the operation of a two-bit adder/sub-tractor, and develop a moderately complex circuit on abreadboard using standard electrical parts, develop my own test procedure and verify op-eration of the circuit, also I may can recognize that digital circuits quickly become complex and difficult to implement in hardware



\section*{Q\&A}

	\begin{enumerate}
		\item Why did we use two full adders instead of a half adder and a full adder?\\
		
		\item How many input combinations would it take to exhaustively test the adder/subtractor?\\
		
		\item Why were the combinations given in the truth table chosen?\\
		
		\item Do the results from your adder/subtractor match what you would expect from theory? Explain any discrepancies.\\
		
	\end{enumerate}



\section*{Results}

	Figure 1 is the cricuit domonstration page. It has the HA and FA schematics and wiring diagrams, and three instructor signatures.\\
	\begin{figure}[ht]\centering
		\includegraphics[width=0.7\textwidth]{Lab3Page}
		\caption{The Circuit Demonstration Page}
		\label{fig:Lab3Page}
	\end{figure}
	
	Figure 2 is the picture of my Half Adder circuit, I built it based on the Half Adder wiring diagrams I draw on the cricuit domonstration page.\\
	\begin{figure}[ht]\centering
		\includegraphics[width=1.0\textwidth,trim=20cm 15cm 20cm 15cm,clip]{HalfAdder}
		\caption{The Half Adder Circuit}
		\label{fig:HalfAdder}
	\end{figure}
	
	Figure 3 is the picture of my Full Adder circuit, I built it based on the Full Adder wiring diagrams I draw on the cricuit domonstration page.\\
	\begin{figure}[ht]\centering
		\includegraphics[width=1.0\textwidth]{FullAdder}
		\caption{The Full Adder Circuit}
		\label{fig:FullAdder}
	\end{figure}



\section*{Code}

	There is no code require in this lab.\\	



\end{document}
