set ::env(PROJECT_NAME) modbus
set ::env(DESIGN_TOP) top_enlace
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/modbus/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/modbus/rtl/top_enlace.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
