

================================================================
== Vivado HLS Report for 'FNR'
================================================================
* Date:           Fri Jun 22 10:00:52 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        FNR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.70|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     170|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     120|
|Register             |        -|      -|      156|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      156|     290|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_104                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op60_write_state4    |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_328_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_234_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_2_fu_266_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |currPayloadOut_data_s_fu_334_p3   |  select  |      0|  0|  64|           1|          64|
    |sel_tmp_fu_314_p3                 |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |sel_tmp1_fu_322_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 170|          23|         144|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_p_s_phi_fu_154_p4  |   9|          2|    1|          2|
    |p_077_1_reg_161               |  15|          3|    1|          3|
    |p_s_reg_151                   |   9|          2|    1|          2|
    |stream_in_V_blk_n             |   9|          2|    1|          2|
    |stream_out_V_blk_n            |   9|          2|    1|          2|
    |stream_out_V_din              |  27|          5|   81|        405|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 120|         24|   88|        424|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |currPayloadOut_data_1_reg_411  |  64|   0|   64|          0|
    |currPayloadOut_data_s_reg_402  |  64|   0|   64|          0|
    |currPayloadOut_last_s_reg_416  |   1|   0|    1|          0|
    |last_V_1_reg_392               |   1|   0|    1|          0|
    |p_077_1_reg_161                |   1|   0|    1|          0|
    |p_s_reg_151                    |   1|   0|    1|          0|
    |reg_202                        |   8|   0|    8|          0|
    |reg_206                        |   8|   0|    8|          0|
    |tmp_2_reg_398                  |   1|   0|    1|          0|
    |tmp_3_reg_407                  |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 156|   0|  156|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |      FNR     | return value |
|ap_rst               |  in |    1| ap_ctrl_none |      FNR     | return value |
|stream_in_V_dout     |  in |  129|    ap_fifo   |  stream_in_V |    pointer   |
|stream_in_V_empty_n  |  in |    1|    ap_fifo   |  stream_in_V |    pointer   |
|stream_in_V_read     | out |    1|    ap_fifo   |  stream_in_V |    pointer   |
|stream_out_V_din     | out |   81|    ap_fifo   | stream_out_V |    pointer   |
|stream_out_V_full_n  |  in |    1|    ap_fifo   | stream_out_V |    pointer   |
|stream_out_V_write   | out |    1|    ap_fifo   | stream_out_V |    pointer   |
+---------------------+-----+-----+--------------+--------------+--------------+

