From ddcedbbd88f6649400558541f8867dd21fdce493 Mon Sep 17 00:00:00 2001
From: "Chew, Tong Liang" <tong.liang.chew@intel.com>
Date: Wed, 11 Aug 2021 01:15:25 +0000
Subject: [PATCH 4/4] Revert "isl: Work around NVIDIA and AMD display pitch
 requirements"

This reverts commit a3a4517f4147a0a7c1b34a4bcd42de45d552df5f.
---
 src/intel/isl/isl.c | 5 +----
 1 file changed, 1 insertion(+), 4 deletions(-)

diff --git a/src/intel/isl/isl.c b/src/intel/isl/isl.c
index 2e2e79c5659..28ee294ca94 100644
--- a/src/intel/isl/isl.c
+++ b/src/intel/isl/isl.c
@@ -1478,12 +1478,9 @@ isl_calc_row_pitch_alignment(const struct isl_device *dev,
     * PRI_STRIDE Stride (p1254):
     *
     *    "When using linear memory, this must be at least 64 byte aligned."
-    *
-    * However, when displaying on NVIDIA and recent AMD GPUs via PRIME,
-    * we need a larger pitch of 256 bytes.  We do that just in case.
     */
    if (surf_info->usage & ISL_SURF_USAGE_DISPLAY_BIT)
-      alignment = isl_align(alignment, 256);
+      alignment = isl_align(alignment, 64);
 
    return alignment;
 }
-- 
2.31.1

