{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "U3hEioPDLSI8"
      },
      "source": [
        "<div align='center'>\n",
        "<font size = 7><font face=\"Product-Sans\"><b><font color= \"4285F4\">G</font><font color= \"DB4437\">o</font><font color = \"F4B400\">o</font><font color= \"4285F4\">g</font><font color= \"0F9D58\">l</font><font color= \"DB4437\">e</font></b></font> - <font color = \"C99700\">Notre Dame</font></a> <font color = \"4285F4\">XLS Playground</font></font>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<img src='https://google.github.io/xls/images/xls_logo.svg' alt='XLS Logo' width=400><img src='https://raw.githubusercontent.com/mmorri22/cse30342/main/ND%20Chip%20Logo.png' alt='ND Chip Logo' width=180>\n",
        "<img src=\"https://opensource.google/static/images/os-anim-main.gif\" width=180>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<font size = 6><font color = \"00843D\">Lecture 25 In-Class Starter - Advanced Combinational Logic</font></a></font>\n",
        "</div>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Ea1QF2DMRoO8"
      },
      "source": [
        "## XLS Setup\n",
        "\n",
        "For each new Colab notebook, you will need to run the XLS setup again. If your computer switches networks, or you restart, you will need to run those commands again. This consists of the same two setup steps from Chapter 1. You must run both in order to properly run the XLS flow.\n",
        "\n",
        "\n",
        "> Note: Here is the common error message that will occur if you ran a DSLX cell and you need need to re-run the setup. If you encounter this message, simply re-run these two steps and the error will be resolved when you go back to that cell:\n",
        ">\n",
        "> <code>UsageError: Cell magic `%%dslx` not found.</code>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# <font color = \"red\">Design Run Setup</font>\n",
        "\n",
        "## To set up the design flow, run the next cell to set up the back end of XLS\n",
        "\n",
        "> You will need to run this setup at every new runtime instance."
      ],
      "metadata": {
        "id": "ErjZAtDQKAaB"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Start-up Step 1: XLS and OpenRoad scripts {run:\"auto\"}\n",
        "\n",
        "!rm -rf *\n",
        "\n",
        "# Import required Python libraries\n",
        "import os\n",
        "import pathlib\n",
        "import sys\n",
        "import jinja2\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "import graphviz\n",
        "import pathlib\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "\n",
        "# Set Stable XLS Version for classroom environment\n",
        "xls_version = 'v0.0.0-4699-gfb023174' #@param {type:\"string\"}\n",
        "\n",
        "!echo '📦 downloading xls-{xls_version}'\n",
        "!curl --show-error -L https://github.com/proppy/xls/releases/download/{xls_version}/xls-{xls_version}-linux-x64.tar.gz | tar xzf - --strip-components=1\n",
        "!echo '🧪 setting up colab integration'\n",
        "!python -m pip install --quiet --no-cache-dir --ignore-installed https://github.com/proppy/xls/releases/download/{xls_version}/xls_colab-0.0.0-py3-none-any.whl\n",
        "!python -m pip install logger\n",
        "!python -m pip install colabtools\n",
        "import logger\n",
        "import xls.contrib.colab\n",
        "_ = xls.contrib.colab.register_dslx_magic()\n",
        "\n",
        "# Must verify xls_work_dir is created\n",
        "!if test -d xls_work_dir; then echo \"xls_work_dir exists\"; else mkdir xls_work_dir;  fi\n",
        "\n",
        "#@title  First Run Only #4 - OpenRoad Setup {run:\"auto\"}\n",
        "\n",
        "yosys_version = '0.38_93_g84116c9a3' #@param {type:\"string\"}\n",
        "openroad_version = '2.0_12381_g01bba3695' #@param {type:\"string\"}\n",
        "rules_hdl_version = '2eb050e80a5c42ac3ffdb7e70392d86a6896dfc7' #@param {type:\"string\"}\n",
        "\n",
        "# Install stable OpenROAD Version\n",
        "!echo '🛣️ installing openroad and friends'\n",
        "!curl -L -O https://repo.anaconda.com/miniconda/Miniconda3-py310_24.1.2-0-Linux-x86_64.sh\n",
        "!bash Miniconda3-py310_24.1.2-0-Linux-x86_64.sh -b -p conda-env/\n",
        "import pathlib\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "!conda-env/bin/conda install -yq -c \"litex-hub\" openroad={openroad_version} yosys={yosys_version}\n",
        "\n",
        "!python -m pip install gdstk tqdm\n",
        "\n",
        "!gsutil cp gs://proppy-eda/pdk_info_asap7.zip .\n",
        "!gsutil cp gs://proppy-eda/pdk_info_sky130.zip .\n",
        "\n",
        "!unzip -q -o pdk_info_asap7.zip\n",
        "!unzip -q -o pdk_info_sky130.zip\n",
        "\n",
        "!echo '🧰 generating PDK metadata'\n",
        "!curl --show-error -L  https://github.com/hdl/bazel_rules_hdl/archive/{rules_hdl_version}.tar.gz | tar xzf - --strip-components=1\n",
        "!curl -L -O https://github.com/protocolbuffers/protobuf/releases/download/v24.3/protoc-24.3-linux-x86_64.zip\n",
        "!unzip -q -o protoc-24.3-linux-x86_64.zip\n",
        "!{sys.executable} -m pip install protobuf\n",
        "\n",
        "!echo '📁 organizing PDK for XLS and OpenROAD Flows'\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/xls_setup.py\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/sky130_data_pdk_info.textproto\n",
        "!python xls_setup.py\n",
        "!mv /content/sky130_data_pdk_info.textproto /content/com_google_skywater_pdk_sky130_fd_sc_hd/sky130_data_pdk_info.textproto\n",
        "!echo '🖼️ Setup for viewing 3D GDSII File'\n",
        "!python -m pip install numpy\n",
        "!python -m pip install gdspy\n",
        "!python -m pip install numpy-stl\n",
        "!python -m pip install triangle\n",
        "!python -m pip install k3d\n",
        "\n",
        "# gdspy is used to open the gds file\n",
        "import gdspy\n",
        "\n",
        "# Used to write the output stl file (Why we installed numpy-stl)\n",
        "from stl import mesh\n",
        "\n",
        "# Using numpy will permit fast calculations on lots of points\n",
        "import numpy as np\n",
        "import matplotlib\n",
        "\n",
        "# Required to triangulate polygons\n",
        "import triangle\n",
        "\n",
        "# To render in 3d\n",
        "import k3d"
      ],
      "metadata": {
        "id": "hRDyLt_TmQQs",
        "cellView": "form"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Start-up Step 2: Select your PDK {run:\"auto\"}\n",
        "\n",
        "pdk = 'sky130' #@param [\"asap7\", \"sky130\"] {allow-input: false}\n",
        "\n",
        "xls.contrib.colab.pdk = pdk\n",
        "\n",
        "\n",
        "#@title Select your PDK {run:\"auto\"}\n",
        "\n",
        "!bin/protoc --python_out=. pdk/proto/pdk_info.proto\n",
        "!ln -sf pdk/proto/pdk_info_pb2.py\n",
        "import pdk_info_pb2\n",
        "\n",
        "import enum\n",
        "import dataclasses\n",
        "import json\n",
        "import pathlib\n",
        "import subprocess\n",
        "from typing import Any, Callable, Dict, Optional, Union\n",
        "\n",
        "from google.colab import widgets\n",
        "from google.protobuf import text_format\n",
        "import pandas as pd\n",
        "\n",
        "yosys = conda_prefix_path / 'bin/yosys'\n",
        "openroad = conda_prefix_path / 'bin/openroad'\n",
        "yosys_tcl = 'synthesis/synth.tcl'\n",
        "\n",
        "default_work_dir = xls.contrib.colab.default_work_dir\n",
        "\n",
        "def pdk_info_proto(\n",
        "    path: pathlib.Path, optional: bool = False\n",
        ") -> Optional[pdk_info_pb2.PdkInfoProto]:\n",
        "  \"\"\"Load PDK info from prototext.\n",
        "\n",
        "  Args:\n",
        "    path: path to prototext file.\n",
        "    optional: if True, failure to access the pdk info will not produce an error.\n",
        "\n",
        "  Returns:\n",
        "    Decoded pdk info proto or None if optional.\n",
        "  \"\"\"\n",
        "  if optional and not path.exists():\n",
        "    return None\n",
        "  with path.open('r') as f:\n",
        "    proto = pdk_info_pb2.PdkInfoProto()\n",
        "    text_format.Parse(f.read(), proto)\n",
        "    return proto\n",
        "\n",
        "pdks = {\n",
        "\n",
        "    'asap7': {\n",
        "        'delay_model': 'asap7',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('asap7/asap7_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "\n",
        "    'sky130': {\n",
        "        'delay_model': 'sky130',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('com_google_skywater_pdk_sky130_fd_sc_hd/sky130_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "}\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class RelativeCoreArea:\n",
        "  utilization_percent: float\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class AbsoluteCoreArea:\n",
        "  core_width_microns: int\n",
        "  core_padding_microns: int\n",
        "\n",
        "\n",
        "@enum.unique\n",
        "class ImplementationStep(enum.Enum):\n",
        "  \"\"\"Steps in the implementation flow.\"\"\"\n",
        "\n",
        "  XLS = 'xls'\n",
        "  SYNTHESIS = 'synthesis'\n",
        "  PLACEMENT = 'placement'\n",
        "\n",
        "\n",
        "class PdkRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenroadRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenstaRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class YosysRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class SynthesisResults:\n",
        "  synth_v: pathlib.Path\n",
        "  design_stats: pd.DataFrame\n",
        "  cell_stats: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_synthesis(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> SynthesisResults:\n",
        "  \"\"\"Run synthesis with Yosys.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Metrics from running synthesis.\n",
        "\n",
        "  Raises:\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = (pathlib.Path(pdk) / pathlib.Path(pdk_info.liberty_path).name).resolve()\n",
        "  synth_v = (work_dir / 'user_module_synth.v').resolve()\n",
        "  synth_v_flist = (work_dir / 'user_module_synth_v.flist').resolve()\n",
        "  synth_uhdm_flist = (work_dir / 'user_module_synth_uhdm.flist').resolve()\n",
        "  synth_uhdm_flist.touch()\n",
        "  synth_stats_json = (work_dir / 'user_module_synth_stats.json').resolve()\n",
        "  dont_use_args = ' '.join(\n",
        "      f'-dont_use {pat}'\n",
        "      for pat in pdk_info.do_not_use_cell_list\n",
        "  )\n",
        "  # run yosys synthesis\n",
        "  with synth_v_flist.open('w') as f:\n",
        "    top_v = work_dir / 'user_module.sv'\n",
        "    f.write(str(top_v.resolve()))\n",
        "  !FLIST='{synth_v_flist}' ABC_SCRIPT='' CONSTR='' TOP='user_module' OUTPUT='{synth_v}' UHDM_FLIST='{synth_uhdm_flist}' LIBERTY='{liberty}' STATS_JSON='{synth_stats_json}' DONT_USE_ARGS='{dont_use_args}' {yosys} -c '{yosys_tcl}'\n",
        "  with synth_stats_json.open('r') as f:\n",
        "    synth_stats = json.load(f)\n",
        "  design_stats = synth_stats['design']\n",
        "  cells_stats = design_stats.pop('num_cells_by_type')\n",
        "  design_stats = pd.DataFrame.from_dict(\n",
        "      design_stats, orient='index', columns=['cells']\n",
        "  )\n",
        "  cells_stats = pd.DataFrame.from_dict(\n",
        "      cells_stats, orient='index', columns=['stats']\n",
        "  )\n",
        "\n",
        "  return SynthesisResults(\n",
        "      synth_v=synth_v, design_stats=design_stats, cell_stats=cells_stats\n",
        "  )\n",
        "\n",
        "\n",
        "def run_opensta(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> pd.DataFrame:\n",
        "  \"\"\"Run OpenSta and collect timing metrics.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Dataframe containing timing report.\n",
        "\n",
        "  Raises:\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  top = 'user_module'\n",
        "  opensta_log = work_dir / 'user_module_sta.log'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  sta::redirect_file_begin {opensta_log}\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design  {top}\n",
        "  report_checks -unconstrained\n",
        "  sta::redirect_file_end\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'openroad_sta.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "\n",
        "  # run opensta static timing analysis\n",
        "  !{openroad} {openroad_tcl} -exit\n",
        "\n",
        "  columns = ['delay', 'time', 'edge', 'net', 'gate']\n",
        "\n",
        "  import re\n",
        "  def sta_report_paths(opensta_log):\n",
        "    with open(opensta_log) as f:\n",
        "      sta_report = f.read()\n",
        "    m = re.search(r'---+(.*)---+', sta_report, flags=re.M | re.S)\n",
        "    for path in m.group(1).split('\\n')[1:-2]:\n",
        "      parts = path.split(None, maxsplit=len(columns) - 1)\n",
        "      yield float(parts[0]), float(parts[1]), parts[2], parts[3], parts[4]\n",
        "\n",
        "  df = pd.DataFrame.from_records(sta_report_paths(opensta_log), columns=columns)\n",
        "  df['gate'] = df['gate'].str.replace('[()]', '', regex=True)\n",
        "\n",
        "  return df\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class PlacementResults:\n",
        "  openroad_global_placement_layout: pathlib.Path\n",
        "  area: pd.DataFrame\n",
        "  metrics: pd.DataFrame\n",
        "  power: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_placement(\n",
        "    *,\n",
        "    clock_period_ps: int,\n",
        "    placement_density: float,\n",
        "    core_area: Union[RelativeCoreArea, AbsoluteCoreArea],\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> PlacementResults:\n",
        "  \"\"\"Run OpenRoad placement.\n",
        "\n",
        "  Args:\n",
        "    clock_period_ps: Clock period in picoseconds.\n",
        "    placement_density: Placement density in [0.0, 1.0].\n",
        "    core_area: Relative or absolute core area specification.\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Outputs from running placement.\n",
        "\n",
        "  Raises:\n",
        "    OpenroadRuntimeError: on OpenRoad error.\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    ValueError: on invalid inputs.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  clock_period_ns = clock_period_ps / 1000.0\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "\n",
        "  if isinstance(core_area, AbsoluteCoreArea):\n",
        "    die_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns * 2\n",
        "    )\n",
        "    core_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns\n",
        "    )\n",
        "    initialize_floorplan_args = (\n",
        "        f' -die_area \"0 0 {die_side_microns} {die_side_microns}\" -core_area'\n",
        "        f' \"{core_area.core_padding_microns} {core_area.core_padding_microns} {core_side_microns} {core_side_microns}\"'\n",
        "    )\n",
        "  elif isinstance(core_area, RelativeCoreArea):\n",
        "    initialize_floorplan_args = (\n",
        "        f' -utilization {core_area.utilization_percent} -aspect_ratio 1.0'\n",
        "    )\n",
        "  else:\n",
        "    raise ValueError(\n",
        "        'Expected core_area to be AbsoluteCoreArea or RelativeCoreArea, got'\n",
        "        f' {core_area!r}'\n",
        "    )\n",
        "\n",
        "  initialize_floorplan_command = (\n",
        "      f'initialize_floorplan -site \"{pdk_info.cell_site}\"'\n",
        "      f' {initialize_floorplan_args}'\n",
        "  )\n",
        "\n",
        "  def source_pdk_info_tcl(path):\n",
        "    return f'source {pathlib.Path(pdk) / path}' if path else ''\n",
        "\n",
        "  source_tracks_file = source_pdk_info_tcl(pdk_info.tracks_file_path)\n",
        "  source_rc_script_configuration = source_pdk_info_tcl(\n",
        "      pdk_info.rc_script_configuration_path\n",
        "  )\n",
        "  source_pdn_config = source_pdk_info_tcl(pdk_info.pdn_config_path)\n",
        "  if pdk_info.tapcell_tcl_path:\n",
        "    tapcell_command = source_pdk_info_tcl(pdk_info.tapcell_tcl_path)\n",
        "  else:\n",
        "    tapcell_command = (\n",
        "        f'tapcell -distance {pdk_info.tapcell_distance} -tapcell_master'\n",
        "        f' {pdk_info.tap_cell}'\n",
        "    )\n",
        "\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  openroad_metrics = work_dir / 'openroad_metrics.json'\n",
        "  openroad_global_placement_layout = work_dir / 'openroad_global_placement.png'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design user_module\n",
        "  {initialize_floorplan_command}\n",
        "  {source_tracks_file}\n",
        "  insert_tiecells {pdk_info.tie_high_port} -prefix \"TIE_ONE_\"\n",
        "  insert_tiecells {pdk_info.tie_low_port} -prefix \"TIE_ZERO_\"\n",
        "  create_clock [get_ports clk] -period {clock_period_ns}\n",
        "  {source_rc_script_configuration}\n",
        "  set_wire_rc -signal -layer \"{pdk_info.wire_rc_signal_metal_layer}\"\n",
        "  set_wire_rc -clock  -layer \"{pdk_info.wire_rc_clock_metal_layer}\"\n",
        "  place_pins -hor_layers {pdk_info.pin_horizontal_metal_layer} -ver_layers {pdk_info.pin_vertical_metal_layer}\n",
        "  {tapcell_command}\n",
        "  {source_pdn_config}\n",
        "  pdngen -verbose\n",
        "  global_placement -timing_driven -routability_driven -density {placement_density} -pad_left {pdk_info.global_placement_cell_pad} -pad_right {pdk_info.global_placement_cell_pad}\n",
        "  remove_buffers\n",
        "  estimate_parasitics -placement\n",
        "  repair_design\n",
        "  repair_timing\n",
        "  utl::metric \"utilization_percent\" [rsz::utilization]\n",
        "  utl::metric \"design_area\" [rsz::design_area]\n",
        "  utl::metric \"power\" [sta::design_power [sta::parse_corner {{}}]]\n",
        "  utl::metric \"wns\" [sta::worst_slack -max]\n",
        "  report_power\n",
        "  report_design_area\n",
        "  if {{[info procs save_image] == \"save_image\"}} {{\n",
        "    save_image -resolution 0.005 \"{openroad_global_placement_layout}\"\n",
        "  }}\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'place.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "  !QT_QPA_PLATFORM=minimal {openroad} -metrics {openroad_metrics} -exit {openroad_tcl}\n",
        "\n",
        "  with open(work_dir / 'openroad_metrics.json', 'r') as f:\n",
        "    metrics = json.loads(f.read())\n",
        "  df_area = pd.DataFrame.from_dict(\n",
        "      {\n",
        "          'global placement': [\n",
        "              float(metrics['design_area']) * 1e12,\n",
        "              float(metrics['utilization_percent']) * 100,\n",
        "          ]\n",
        "      },\n",
        "      columns=['area', 'utilization'],\n",
        "      orient='index',\n",
        "  )\n",
        "  metrics_power = [float(m) * 1e6 for m in metrics['power'].split(' ')]\n",
        "  df_power = pd.DataFrame().from_dict(\n",
        "      {\n",
        "          'sequential': metrics_power[4:8],\n",
        "          'combinational': metrics_power[8:12],\n",
        "          'clock': metrics_power[12:16],\n",
        "          'macro': metrics_power[16:20],\n",
        "          'pad': metrics_power[20:],\n",
        "          'total': metrics_power[0:4],\n",
        "      },\n",
        "      orient='index',\n",
        "      columns=['internal', 'switching', 'leakage', 'total'],\n",
        "  )\n",
        "  df_metrics = (\n",
        "      pd.DataFrame.from_records([metrics])\n",
        "      .transpose()\n",
        "      .set_axis(['metrics'], axis=1)\n",
        "  )\n",
        "  return PlacementResults(\n",
        "      openroad_global_placement_layout=openroad_global_placement_layout,\n",
        "      area=df_area,\n",
        "      metrics=df_metrics,\n",
        "      power=df_power,\n",
        "  )"
      ],
      "metadata": {
        "id": "Rdbx_tFs08rl",
        "cellView": "form"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## In-Class Reading Review - Lecture 25\n",
        "\n",
        "> Before we start, be sure to run the first two steps to initialize the XLS and OpenRoad script so you mau continue your coding.\n",
        "\n",
        "Discuss for 3-minutes, then class discussion:\n",
        "<ul>\n",
        "  <li>Define <b>Hardware Description Languages</b></li>\n",
        "  <li>Describe <b>domain-specific language</b></li>\n",
        "  <li>Describe <b>Intermediate representation</b></li>\n",
        "  <li>Describe <b>Process Development Kit</b></li>\n",
        "  <li>Describe <b>Separation of Concerns</b></li>\n",
        "  <li>Describe <b>Standard Cells</b></li>\n",
        "</ul>"
      ],
      "metadata": {
        "id": "DJwWQbk0I7P3"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Going a little deeper - Data Forwarding Comparison\n",
        "\n",
        "Recall that in the RISC-V Architecture, we used a <b>Hazard Detection Unit</b> as a control unit to determine if one of the pipelined register hazard conditions exists in the datapath. The hazard detection logic was:\n",
        "\n",
        "<code>EX/MEM.RegisterRd = ID/EX.RegisterRs1</code><br>\n",
        "<code>EX/MEM.RegisterRd = ID/EX.RegisterRs2</code><br>\n",
        "<code>MEM/WB.RegisterRd = ID/EX.RegisterRs1</code><br>\n",
        "<code>MEM/WB.RegisterRd = ID/EX.RegisterRs2</code><br>\n",
        "\n",
        "To this point, we have only discussed DSLX methods with return values with a direct correlation of input to output. But you learned that carry adders use <b>intermediate</b> values in order to perform these operations at the logic level. So how do we do that?"
      ],
      "metadata": {
        "id": "QFlHBme6Jnyn"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Simple Data-Forwarding Comparison logic {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=data_forwarding_logic --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "// data_forwarding_logic will give us the selection between reg_exe, reg_dm, and reg_dm\n",
        "// We will return a 2-bit signal to send to the ALU controllers\n",
        "\n",
        "\n",
        "// Now, we will practice again with the data_forwarding_logic_test\n",
        "#[test]\n",
        "fn data_forwarding_logic_test() {\n",
        "\n",
        "  // No Hazard\n",
        "  let reg_rs1:u5 = u5:16;\n",
        "  let reg_mem:u5 = u5:22;\n",
        "  let reg_wb:u5  = u5:20;\n",
        "\n",
        "  // Compare and see if we get rs1\n",
        "\n",
        "\n",
        "  // Change reg_mem to 16 to create a hazard with rs1\n",
        "\n",
        "\n",
        "  // Reset reg_mem and Change reg_write to 16 create a hazard with rs1\n",
        "\n",
        "\n",
        "  // Now, let's see reg_mem and reg_wb to 16. Should return 3 since reg_write is ahead in the datapath\n",
        "\n",
        "\n",
        "}\n"
      ],
      "metadata": {
        "id": "4tMCtoxlt6Z4"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Data Forarding Part 2 - Forwarding the 32-bit values back to the ALU\n",
        "\n",
        "We haven't covered the ALU yet, but we can use these XLS techniques to implement multiplexers for the data forwarding inputs to the ALU. Recall from Lecture 12 our data forwarding logic:\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/forwarding%20logic.jpg?raw=true\" width=600>"
      ],
      "metadata": {
        "id": "GZ7DiGiH0GeT"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title The 3-input 5-bit MUX for the Data Forwarding Unit {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=data_forwarding_mux --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "// Now we will write the data_forwarding_mux\n",
        "\n",
        "\n",
        "\n",
        "// Data Forwarding Mux Test\n",
        "#[test]\n",
        "fn data_forwarding_mux_test() {\n",
        "\n",
        "  // No Hazard\n",
        "  let data_rs1:u32 = u32:10;\n",
        "  let data_mem:u32 = u32:25;\n",
        "  let data_wb:u32 = u32:20;\n",
        "\n",
        "  // No HZD. Use data_rs1\n",
        "  assert_eq(data_forwarding_mux( data_rs1, data_mem, data_wb, u2:0 ), ( data_rs1 ) );\n",
        "\n",
        "  // HZD says use data_mem\n",
        "  assert_eq(data_forwarding_mux( data_rs1, data_mem, data_wb, u2:2 ), ( data_mem ) );\n",
        "\n",
        "  // HZD says use data_wb\n",
        "  assert_eq(data_forwarding_mux( data_rs1, data_mem, data_wb, u2:3 ), ( data_wb ) );\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "JK_khz7dvsGb"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Putting it all together: Simulating the Hazard Detection Process\n",
        "\n",
        "Here, we will create an XLS module called <code>data_forwarding_example</code> where we simulate the entire hazard detection and data forwarding process."
      ],
      "metadata": {
        "id": "Y6ryxhkQ0s5n"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title The 3-input 5-bit MUX for the Data Forwarding Unit {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=data_forwarding_example --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn data_forwarding_logic( reg_exe: u5, reg_dm: u5, reg_write: u5 ) -> u2 {\n",
        "\n",
        "    match(reg_exe){\n",
        "      reg_write => u2:3,\n",
        "      reg_dm => u2:2,\n",
        "      _ => u2:0\n",
        "    }\n",
        "}\n",
        "\n",
        "\n",
        "fn data_forwarding_mux( data_exe: u32, data_mem: u32, data_wb: u32, sel: u2 ) -> u32 {\n",
        "\n",
        "  // Put wb before reg so that if all 3 are the same, we select wb over reg\n",
        "  match(sel){\n",
        "      u2:3 => data_wb,\n",
        "      u2:2 => data_mem,\n",
        "      _ => data_exe\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "// Now we will write a data_forwarding_example with all the appropriate inputs\n",
        "\n",
        "\n",
        "#[test]\n",
        "fn data_forwarding_test() {\n",
        "\n",
        "  // No Hazard\n",
        "  let reg_rs1:u5 = u5:16;\n",
        "  let data_rs1:u32 = u32:10;\n",
        "  let reg_rs2:u5 = u5:21;\n",
        "  let data_rs2:u32 = u32:15;\n",
        "  let reg_mem:u5 = u5:22;\n",
        "  let data_mem:u32 = u32:25;\n",
        "  let reg_wb:u5  = u5:20;\n",
        "  let data_wb:u32 = u32:20;\n",
        "\n",
        "  // Test the current elements to get data_rs1 and data_rs2\n",
        "\n",
        "  // Change reg_mem to 16 to create a hazard with rs1\n",
        "\n",
        "  // Reset reg_mem to 28 Change reg_write to 16 create a hazard with rs1\n",
        "\n",
        "  // Now, let's see reg_mem and reg_wb to 16, and then ensure it gives us data_wb and not data_reg\n",
        "\n",
        "  // Now we will do all the same tests with rs2\n",
        "  // Change reg_mem to 16 to create a hazard with rs1\n",
        "\n",
        "  // Change reg_write to 21 create a hazard with rs1\n",
        "\n",
        "  // Now, let's see reg_mem and reg_wb to 21, and then ensure it gives us data_wb and not data_reg\n",
        "}"
      ],
      "metadata": {
        "id": "rhpWlI7laiXB"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Immediate Generate Logic in RISC-V and array manipulation\n",
        "\n",
        "Recall that, in Lectures 04 and 05, we discussed the process of developing the immediate generate value. Specifically, that there was a difference between the logic of the original immediate generate in <a href = \"https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf\">original RISC-V specification</a> in 2011. Here was the original specification for those instructions:\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/original_immediate.png?raw=true\" width=600>\n",
        "\n",
        "We also learned this specification was considerably different than the <a href = \"https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.pdf\">updated specification</a> in 2017.\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/updated_immediate.png?raw=true\" width=600>\n",
        "\n",
        "This re-design inevitably causes confusion and consternation among students. The original design appears cleaner and simpler, whereas the new design looks complex and challenging. To address student concerns, in lecture I presented their specification and made the following claim:\n",
        "> \"This design reduces hardware costs for low-end implementations that re-use the ALU datapath to compute branch targets.\n",
        "\n",
        "And most students go, sure, whatever you say... But let's <i>not</i> take Professor Morrison's word for it, and let's <i>not</i> take the inventors of RISC-V's word for it.\n",
        "\n",
        "<b>Let's prove it using the XLS synthesis tool!</b>\n",
        "\n",
        "### Array Accessing\n",
        "\n",
        "We can set intermediate values in DSLX by accessing the range of elements. We note here that the notation uses the same notation as <code>range</code> in Python in that the last value is *exclusive*. For example, <code>[0:8]</code> actually gets the 8 bits from 0 to 7.\n",
        "\n",
        "Consider the following DSLX code:\n",
        "\n",
        "  <code>let opcode:u7 = instr[0:7];</code>\n",
        "\n",
        "This code performs the following:\n",
        "<ul>\n",
        "  <li><code>let opcode:u7</code> - Creates a 7-bit unsigned intermediate</li>\n",
        "  <li><code>instr[0:7];</code> - Sets opcode equal to bits 0-6</li>\n",
        "</ul>\n",
        "\n",
        "## Building the 2011 Specification Table\n",
        "\n",
        "Next, we need to recall our <a href = \"https://github.com/mmorri22/cse30321/blob/main/documents/Minimized%20Green%20Sheet%20for%20Exam%201%20Questions.pdf\">reduced RISC-V Green Sheet</a> and correlate the opcode values to the immediate results. For this task, we will stick with 32-bit instructions.\n",
        "\n",
        "|Opcode|Integer Value|Instruction|Action|\n",
        "|:--|:--|:--|:--|\n",
        "|0110011|51|all R-Type|No Immediate to Generate - Put all 0's for 32 bits|\n",
        "|0000011|3|lw - I-type|Sign Extend to 32 bits 21 to 10|\n",
        "|1101011|107|jalr - I-type|Sign Extend to 32 bits 21 to 10|\n",
        "|0010011|19|All other I-type|Sign Extend to 32 bits 21 to 10|\n",
        "|0100011|35|sw - B-type|Sign Extend to 32 bits 31 to 27 and 16 to 10|\n",
        "|1100011|99|Branching - B-Type|Sign Extend to 32 bits 31 to 27 and 16 to 10|\n",
        "|0110111|55|lui - L-type|Sign Extend to 32 bits 26 to 7|\n",
        "|1101111|111|jal - J-Type|Shift Left by 1 (added to PC later) and Sign extend|\n"
      ],
      "metadata": {
        "id": "QNUVVPDO1Gxy"
      }
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "4TGXmlYCTAK9"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=risc_v_imm_gen_2011 --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn risc_v_imm_gen_2011(instr: u32) -> u32{\n",
        "\n",
        "  // Set the opcode\n",
        "  let opcode:u7 = instr[0:7];\n",
        "\n",
        "  // First, perform the simple R-Type case where we return 0\n",
        "  if( opcode == u7:51 ){\n",
        "\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "  // All I-Type Instructions\n",
        "  else if( opcode == u7:3 || opcode == u7:107 || opcode == u7:19 ){\n",
        "\n",
        "      // Extract the immediate - recall 22 is *exclusive*\n",
        "      let immediate:u12 = instr[10:22];\n",
        "\n",
        "      // Check the sign bit at bit 21\n",
        "      let sign_bit:u1 = instr[21+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive\n",
        "      match(sign_bit){\n",
        "          u1:0 => signex(immediate, u32:0),\n",
        "          _ => signex(immediate, u32:1)\n",
        "      }\n",
        "  }\n",
        "\n",
        "  // All B-Type Instructions\n",
        "  else if( opcode == u7:35 || opcode == u7:99 ){\n",
        "\n",
        "      // Extract the immediate - 31 to 27 and 16 to 10\n",
        "      let immediate:u12 = instr[27:] ++ instr[10:17];\n",
        "\n",
        "      // Check the sign bit at bit 21\n",
        "      let sign_bit:u1 = instr[31+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive\n",
        "      match(sign_bit){\n",
        "          u1:0 => signex(immediate, u32:0),\n",
        "          _ => signex(immediate, u32:1)\n",
        "      }\n",
        "\n",
        "  }\n",
        "\n",
        "  // All J-Type Instructions\n",
        "  else if( opcode == u7:111 ){\n",
        "\n",
        "      // Extract the jump offset and shift left by 1\n",
        "      let jump_offset:u25 = instr[7:31] ++ u1:0;\n",
        "\n",
        "      // Check the sign bit at bit 31\n",
        "      let sign_bit:u1 = instr[31+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive\n",
        "      match(sign_bit){\n",
        "          u1:0 => signex(jump_offset, u32:0),\n",
        "          _ => signex(jump_offset, u32:1)\n",
        "      }\n",
        "\n",
        "  }\n",
        "\n",
        "  // lui Instruction - L-type\n",
        "  else if( opcode == u7:55 ){\n",
        "\n",
        "      // Extract the lui\n",
        "      instr[7:27] ++ u12:0\n",
        "\n",
        "  }\n",
        "\n",
        "  // Finally, for any other case not covered, return 0 for the else case\n",
        "  else{\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2011_test_lw() {\n",
        "\n",
        "  // Opcode for lw = 0000011\n",
        "  // funct3 = 010\n",
        "  // immediate = 32 = 000000100000\n",
        "  // rs1 = 21 = 10101\n",
        "  // rs2 = 22 = 10110\n",
        "  let instr:u32 = u32:0b10110101010000001000000100000011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2011(instr), u32: 32 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2011_test_R_Type() {\n",
        "\n",
        "  // Opcode for add = 0110011\n",
        "  // funct10 = 0000000000\n",
        "  // rs2 = 22 = 10110\n",
        "  // rs1 = 21 = 10101\n",
        "  // rd = 22 = 10110\n",
        "  let instr:u32 = u32:0b10110101011011000000000000110011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2011(instr), u32: 0 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2011_test_B_Type() {\n",
        "\n",
        "  // Opcode for sw = 0100011\n",
        "  // funct3 = 010\n",
        "  // imm[6:0] = 0011100\n",
        "  // rs2 = 21 = 10101\n",
        "  // rs1 = 22 = 10110\n",
        "  // imm[11:7] = 00000\n",
        "  let instr:u32 = u32:0b00000101101010100111000100100011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2011(instr), u32: 28 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2011_test_J_Type() {\n",
        "\n",
        "  // Opcode for jal = 1101111\n",
        "  // jump offset is 120/2 = 000000000000000000111100;\n",
        "  let instr:u32 = u32:0b0000000000000000001111001101111;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2011(instr), u32: 120 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2011_test_L_Type() {\n",
        "\n",
        "  // Opcode for lui = 0110111\n",
        "  // lui = 248 = 00000000000011111000;\n",
        "  // rd = 18 = 10010\n",
        "  let instr:u32 = u32:0b10010000000000000111110000110111;\n",
        "\n",
        "  // Expected Result: 0b00000000000011111000000000000000\n",
        "  assert_eq(risc_v_imm_gen_2011(instr), u32: 0b00000000000011111000000000000000 );\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "vExynFAC4szY"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the risc_v_imm_gen_2011 cell {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 50 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "qyWqCpIy_zhv"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Updated RISC-V 2017 Immediate Generate Specification\n",
        "\n",
        "|Opcode|Integer Value|Instruction|Action|\n",
        "|:--|:--|:--|:--|\n",
        "|0110011|51|all R-Type|No Immediate to Generate - Put all 0's for 16 bits|\n",
        "|0000011|3|lw - I-type|Sign Extend to 32 bits 31 to 20|\n",
        "|1101111|107|jalr - I-type|Sign Extend to 32 bits: 31, 19 to 12, 20, and 30 to 21|\n",
        "|0010011|19|All other I-type|Sign Extend to 32 bits 31 to 20|\n",
        "|0100011|35|sw - SB-type|Sign Extend to 32 bits: 31, 11, 30:25, 11 to 6, and then a 0 bit|\n",
        "|1100011|99|Branching - SB-Type|Sign Extend to 32 bits: 31, 11, 30:25, 11 to 6, and then a 0 bit|\n",
        "|0110111|55|lui - U-type|Sign Extend to 32 bits: 31 to 12|\n",
        "|1101111|111|jal - UJ-Type|Shift Left by 1 - 31, 19:12, 20, 30 to 21 - (added to PC later) and Sign extend|"
      ],
      "metadata": {
        "id": "zZ14NZU0_6vn"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=risc_v_imm_gen_2017 --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn risc_v_imm_gen_2017(instr: u32) -> u32{\n",
        "\n",
        "  // Set the opcode\n",
        "  let opcode:u7 = instr[0:7];\n",
        "\n",
        "  // First, perform the simple\n",
        "  if( opcode == u7:51 ){\n",
        "\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "  // All I-Type Instructions - We will practice I-Type Instructions case\n",
        "\n",
        "\n",
        "  // All SB-Type Instructions\n",
        "\n",
        "\n",
        "  // All UJ-Type Instructions\n",
        "\n",
        "\n",
        "  // lui Instruction - U-type\n",
        "\n",
        "\n",
        "  else{\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_I_Type() {\n",
        "\n",
        "  // Opcode for addi = 0010011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 010\n",
        "  // rs1 = 21 = 10101\n",
        "  // immediate = 32 = 000000100000\n",
        "  let instr:u32 = u32:0b00000010000010101010101100010011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2017(instr), u32: 32 );\n",
        "\n",
        "}\n",
        "\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_lw() {\n",
        "\n",
        "  // Opcode for lw = 0000011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 010\n",
        "  // rs1 = 21 = 10101\n",
        "  // immediate = 32 = 000000100000\n",
        "  let instr:u32 = u32:0b00000010000010101010101100000011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2017(instr), u32: 32 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_R_Type() {\n",
        "\n",
        "  // Opcode for add = 0110011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 000\n",
        "  // rs1 = 21 = 10101\n",
        "  // rs2 = 22 = 10110\n",
        "  // funct7 = 0000000\n",
        "  let instr:u32 = u32:0b00000001011010101000101100110011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2017(instr), u32: 0 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_S_Type() {\n",
        "\n",
        "  // Opcode for sw = 0100011\n",
        "  // imm[4:0] = 11100\n",
        "  // funct3 = 010\n",
        "  // rs1 = 22 = 10110\n",
        "  // rs2 = 21 = 10101\n",
        "  // imm[11:7] = 0000000\n",
        "  let instr:u32 = u32:0b00000011010110110010111000100011;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2017(instr), u32: 60 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_UJ_Type() {\n",
        "\n",
        "  // Opcode for jal = 1101111\n",
        "  // rd = 22 = 10110\n",
        "  // jump offset is 120 = 0 00000000 0 0000111100 (0) remove for sign extend;\n",
        "  // Swap the 00000000 and 0000111100\n",
        "  // Breakdown: 0 0000111100 0 00000000\n",
        "  let instr:u32 = u32:0b00000111100000000000101101101111;\n",
        "\n",
        "  assert_eq(risc_v_imm_gen_2017(instr), u32:0b000000000000000001111000 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_U_Type() {\n",
        "\n",
        "  // Opcode for lui = 0110111\n",
        "  // rd = 18 = 10010\n",
        "  // lui = 248 = 00000000000011111000;\n",
        "  let instr:u32 = u32:0b00000000000011111000100100110111;\n",
        "\n",
        "  // Expected Result: 0b00000000000011111000000000000000\n",
        "  assert_eq(risc_v_imm_gen_2017(instr), u32: 0b00000000000011111000000000000000 );\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "nZaxpPH2CBVP"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the risc_v_imm_gen_2017 cell {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 50 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "NlJeSP6WUFcS"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Results - We Proved the RISC-V Inventors Claim!\n",
        "\n",
        "In our comparison of results, we obtained the following:\n",
        "\n",
        "|Metric|RISC-V 2011|RISC-V 2017|Improvement|\n",
        "|:--|:--|:--|:--|\n",
        "|time - Under the delay tab| 1.02 | 0.77 | 2017 by 24.51% |\n",
        "|global placement - under the area tab| 624.349 μm² | 465.446 μm² | 2017 by 25.45% |\n",
        "|combinational - under the power tab| 0.599 μW | 0.592 μW | 2017 by 1.16% |\n",
        "\n",
        "We may conclude that the 2017 RISC-V redesign gained an improvement in 24.51% in <b>area</b> and a 25.45% improvement in <b>performance</b> with a slight improvement in power consumption of 1.16%.\n",
        "\n",
        "> To quote the movie \"Oppenheimer\" - It's paradoxical, and yet... it works!"
      ],
      "metadata": {
        "id": "bMUy1eSyVl96"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Combining Concepts: DSLX structs, match statements, and the RISC-V 2017 Immediate Generate\n",
        "\n",
        "Keeping track of all these bits and bytes is challenging, even for the most advanced programmers. So let us revisit the idea of DSLX structs and re-write the <code>risc_v_imm_gen_2017</code> module with a RISC-V instruction struct.\n",
        "\n",
        "Revisiting the 2017 specification, we can observe some patterns\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/updated_immediate.png?raw=true\" width=600>"
      ],
      "metadata": {
        "id": "_HrlnTImhuQH"
      }
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "Zht3mjOnI8cn"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Controller, ALU Controller, and ALU Design\n",
        "\n",
        "Next, we will complete the combinational design aspects of the RISC-V datapath by discussing the controller, the ALU control unit, and the ALU design itself.\n",
        "\n",
        "> Note: The controller for the RISC-V datapath is combinational and updated every cycle based on the opcode. This is different than the control unit in AlbaCore, which uses a Finite State Machine (which we will cover in Reading 14).\n",
        "\n",
        "Recall from zyBook Participation Activity 4.4.1: How the ALU control bits are set depends on the ALUOp control bits and the different function codes for the R-type instruction.\n",
        "\n"
      ],
      "metadata": {
        "id": "ranM76pZ6Nj3"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Full ALU Controller Truth Table\n",
        "\n",
        "|Signal|Operation|\n",
        "|:--|:--|\n",
        "|<code>0000</code>|AND|\n",
        "|<code>0001</code>|OR|\n",
        "|<code>0010</code>|add|\n",
        "|<code>0110</code>|add|"
      ],
      "metadata": {
        "id": "28InSO6aTtV5"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Putting the Combinational Pieces Together\n",
        "\n",
        "Now that we have multiplexers, ALU control, the Control Unit itself, and the Data Forwarding Logic, we can put the pieces together on all the combinational aspects of the RISC-V Pipelined datapath. In the diagram below, we see all the elements that we will design and test.\n",
        "<ul>\n",
        "  <li>Control Unit</li>\n",
        "  <li>ALU Control Unit</li>\n",
        "  <li>Multiplexers</li>\n",
        "  <li>Immediate Generator</li>\n",
        "  <li>Arithmetic Logic Unit</li>\n",
        "  <li>Hazard Detection and Data Forwarding Unit</li>\n",
        "</ul>\n",
        "\n",
        "The image below shows the RISC-V pipelined datapath that we designed in class, and the busses in bold and Notre Dame gold are the parts that are represented in the <code>risc_v_combinational</code> module below\n",
        "\n",
        "<img src = \"\n",
        "https://github.com/mmorri22/cse30321/blob/main/xls/lec24/combinational_risc_v.png?raw=true\" width=800>"
      ],
      "metadata": {
        "id": "ulrVQ-7NPgCu"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=riscv_simple_alu --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "const ALU_OP_AND = u4:0;    // 0000\n",
        "const ALU_OP_OR = u4:1;     // 0001\n",
        "const ALU_OP_ADD = u4:2;    // 0010\n",
        "const ALU_OP_XOR = u4:3;    // 0011\n",
        "const ALU_OP_SUB = u4:6;    // 0110\n",
        "const ALU_OP_SLT = u4:7;    // 0111\n",
        "const ALU_OP_SLL = u4:8;    // 0100\n",
        "const ALU_OP_SRL = u4:9;    // 1001\n",
        "const ALU_OP_LUI = u4:10;   // 1010\n",
        "const ALU_OP_NOP = u4:15;  // 1111\n",
        "\n",
        "fn twos_complement(value: u33, bit:u1) -> u33{\n",
        "\n",
        "    match(bit){\n",
        "      u1:0 => value,\n",
        "\n",
        "      _ => {\n",
        "        let sign_extend_val:u33 = signex(bit, u33:1);\n",
        "        (value ^ sign_extend_val) + u33:1\n",
        "      }\n",
        "    }\n",
        "}\n",
        "\n",
        "fn add_sub_32_with_carry(a: u32, b: u32, add_sub: u1) -> (u1, u32) {\n",
        "\n",
        "  // Expand both busses from 32 to 33\n",
        "  let a_with_overflow:u33 = a as u33;\n",
        "  let b_with_overflow:u33 = twos_complement(b as u33, add_sub);\n",
        "\n",
        "  let result_with_carry = a_with_overflow + b_with_overflow;\n",
        "\n",
        "  // Get the first eight bits\n",
        "  // This notation uses the same notation as range in Python\n",
        "  // [0:32] actually gets the 32 bits from 0 to 31 where 32 is *exclusive*\n",
        "  let result = result_with_carry[0:32];\n",
        "\n",
        "  // To access one bit, use the bit you want and +:u1\n",
        "  let carry_bit = result_with_carry[32+:u1];\n",
        "\n",
        "  // Finally, return the sum and carry bit\n",
        "  (carry_bit, result)\n",
        "}\n",
        "\n",
        "\n",
        "// We will design the ALU together here\n"
      ],
      "metadata": {
        "id": "Vp_XNLsKQU7Z"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the riscv_simple_alu cell {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 150 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "3DUJ7X5jH-vN"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "KQ-T1l3-UHxE"
      },
      "source": [
        "# 📄 README\n",
        "\n",
        "Like what you see? 🤝 [Contact us](https://docs.google.com/forms/d/e/1FAIpQLSd1DNMoOxxr73mkIrZXhDWd1gn-jSsL7SMQry6y_JK0caDKlg/viewform?resourcekey=0-1YtZY34PHo-vug_UmFrMQg) 💬 [Join the chat](https://chat.google.com/room/AAAA8aUpxQc?cls=4)"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "MZmtJz7yczHf"
      },
      "source": [
        "# 🔒 Privacy\n",
        "\n",
        " `%%dslx` cell execution count is tracked using [Google Analytics](https://developers.google.com/analytics)."
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3 (ipykernel)",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.9.13"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}