

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Dec 31 16:01:07 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3321|  3321|  3321|  3321|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3320|  3320|       415|          -|          -|     8|    no    |
        | + Loop 1.1  |     8|     8|         2|          1|          1|     8|    yes   |
        | + Loop 1.2  |   402|   402|        12|          1|          0|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    426|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|    196|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    188|    -|
|Register         |        0|      -|    1189|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1404|   1002|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |network_mul_32s_16s_32_5_1_U90  |network_mul_32s_16s_32_5_1  |        0|      2|  215|   1|    0|
    |network_mux_164_32_1_1_U89      |network_mux_164_32_1_1      |        0|      0|    0|  65|    0|
    |network_mux_646_16_1_1_U88      |network_mux_646_16_1_1      |        0|      0|    0|  65|    0|
    |network_mux_83_16_1_1_x_U87     |network_mux_83_16_1_1_x     |        0|      0|    0|  65|    0|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |Total                           |                            |        0|      2|  215| 196|    0|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U91  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_439_p2        |     +    |      0|  0|  15|           9|           6|
    |add_ln28_fu_511_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln31_fu_756_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln33_fu_804_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln39_6_fu_887_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln39_fu_822_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln47_1_fu_1062_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln47_fu_925_p2        |     +    |      0|  0|  15|           7|           7|
    |buffer_fu_1053_p2         |     +    |      0|  0|  29|          22|          22|
    |i_fu_501_p2               |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_914_p2            |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_451_p2           |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_762_p2           |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_856_p2           |     +    |      0|  0|  12|           3|           1|
    |sub_ln39_3_fu_790_p2      |     -    |      0|  0|  15|           7|           7|
    |sub_ln39_fu_744_p2        |     -    |      0|  0|  15|           7|           7|
    |and_ln32_fu_850_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_445_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_495_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_750_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln33_fu_768_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln36_3_fu_919_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_844_p2       |   icmp   |      0|  0|  11|           4|           5|
    |or_ln36_fu_862_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_796_p3     |  select  |      0|  0|   3|           1|           3|
    |select_ln32_6_fu_1028_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln32_7_fu_834_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln32_8_fu_893_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln32_fu_827_p3     |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_810_p3     |  select  |      0|  0|   7|           1|           1|
    |select_ln36_7_fu_867_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln36_8_fu_879_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln36_9_fu_901_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln36_fu_1034_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln46_fu_1083_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_839_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_1077_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 426|         183|         223|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter11           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_417_p4  |   9|          2|   22|         44|
    |ap_phi_mux_i_0_phi_fu_362_p4       |   9|          2|    4|          8|
    |ap_phi_mux_in_d_0_phi_fu_428_p4    |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_407_p4   |   9|          2|    3|          6|
    |buffer_0_reg_414                   |   9|          2|   22|         44|
    |i_0_reg_358                        |   9|          2|    4|          8|
    |in_d_0_reg_424                     |   9|          2|    4|          8|
    |indvar_flatten18_reg_370           |   9|          2|    9|         18|
    |indvar_flatten_reg_392             |   9|          2|    7|         14|
    |out_d_0_reg_336                    |   9|          2|    4|          8|
    |out_h_0_reg_381                    |   9|          2|    3|          6|
    |out_w_0_reg_403                    |   9|          2|    3|          6|
    |phi_mul_reg_347                    |   9|          2|    9|         18|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 188|         40|  102|        210|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1209                  |   9|   0|    9|          0|
    |add_ln28_reg_1244                  |   6|   0|    6|          0|
    |add_ln39_1_reg_1324                |  10|   0|   10|          0|
    |add_ln39_6_reg_1319                |   7|   0|    7|          0|
    |add_ln39_reg_1290                  |   7|   0|    7|          0|
    |add_ln47_1_reg_1375                |  10|   0|   10|          0|
    |add_ln47_reg_1338                  |   7|   0|    7|          0|
    |and_ln32_reg_1300                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9            |   1|   0|    1|          0|
    |buffer_0_reg_414                   |  22|   0|   22|          0|
    |buffer_reg_1368                    |  22|   0|   22|          0|
    |i_0_reg_358                        |   4|   0|    4|          0|
    |i_reg_1239                         |   4|   0|    4|          0|
    |icmp_ln26_reg_1235                 |   1|   0|    1|          0|
    |icmp_ln31_reg_1255                 |   1|   0|    1|          0|
    |icmp_ln33_reg_1264                 |   1|   0|    1|          0|
    |icmp_ln36_3_reg_1334               |   1|   0|    1|          0|
    |in_d_0_reg_424                     |   4|   0|    4|          0|
    |indvar_flatten18_reg_370           |   9|   0|    9|          0|
    |indvar_flatten_reg_392             |   7|   0|    7|          0|
    |input_load_reg_1348                |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_306        |  32|   0|   32|          0|
    |kernel_buffer_15_31_fu_254         |  32|   0|   32|          0|
    |kernel_buffer_15_32_fu_258         |  32|   0|   32|          0|
    |kernel_buffer_15_33_fu_262         |  32|   0|   32|          0|
    |kernel_buffer_15_34_fu_266         |  32|   0|   32|          0|
    |kernel_buffer_15_35_fu_270         |  32|   0|   32|          0|
    |kernel_buffer_15_36_fu_274         |  32|   0|   32|          0|
    |kernel_buffer_15_37_fu_278         |  32|   0|   32|          0|
    |kernel_buffer_15_38_fu_282         |  32|   0|   32|          0|
    |kernel_buffer_15_39_fu_286         |  32|   0|   32|          0|
    |kernel_buffer_15_40_fu_290         |  32|   0|   32|          0|
    |kernel_buffer_15_41_fu_294         |  32|   0|   32|          0|
    |kernel_buffer_15_42_fu_298         |  32|   0|   32|          0|
    |kernel_buffer_15_43_fu_302         |  32|   0|   32|          0|
    |kernel_buffer_15_fu_250            |  32|   0|   32|          0|
    |mul_ln39_reg_1363                  |  32|   0|   32|          0|
    |out_d_0_reg_336                    |   4|   0|    4|          0|
    |out_d_reg_1218                     |   4|   0|    4|          0|
    |out_h_0_reg_381                    |   3|   0|    3|          0|
    |out_w_0_reg_403                    |   3|   0|    3|          0|
    |phi_mul_reg_347                    |   9|   0|    9|          0|
    |select_ln32_7_reg_1295             |   7|   0|    7|          0|
    |select_ln36_7_reg_1306             |   4|   0|    4|          0|
    |select_ln36_8_reg_1313             |   3|   0|    3|          0|
    |sext_ln34_reg_1223                 |  22|   0|   22|          0|
    |shl_ln_reg_1230                    |   3|   0|    6|          3|
    |sub_ln39_3_reg_1274                |   7|   0|    7|          0|
    |sub_ln39_3_reg_1274_pp1_iter1_reg  |   7|   0|    7|          0|
    |sub_ln39_reg_1249                  |   7|   0|    7|          0|
    |tmp_reg_1353                       |  32|   0|   32|          0|
    |zext_ln24_reg_1204                 |   9|   0|   10|          1|
    |add_ln47_reg_1338                  |  64|  32|    7|          0|
    |and_ln32_reg_1300                  |  64|  32|    1|          0|
    |icmp_ln31_reg_1255                 |  64|  32|    1|          0|
    |icmp_ln33_reg_1264                 |  64|  32|    1|          0|
    |icmp_ln36_3_reg_1334               |  64|  32|    1|          0|
    |select_ln36_7_reg_1306             |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1189| 192|  824|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

