%!PS-Adobe-3.0 EPSF-3.0
%%Creator: Model Technology ModelSim ALTERA STARTER EDITION vsim 10.4d Simulator 2015.12 Dec 30 2015
%%Title: /home/fabricio/OpenGPU/hardware/ogpu_rasterizer/testbench_output/wave.ps
%%CreationDate: 2016-12-05 01:23:19 pm
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%BoundingBox: 36 36 1154 1154
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3653 def/REdge 9020 def/LabelWidth 3616 def
/Helvetica findfont [133 0 0 -133 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/ogpu_triangle_edge_test_testbench/clock) MLW
(/ogpu_triangle_edge_test_testbench/reset) MLW
(/ogpu_triangle_edge_test_testbench/edge_ready) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask0) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask1) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask2) MLW
(/ogpu_triangle_edge_test_testbench/quad_mask) MLW
(/ogpu_triangle_edge_test_testbench/draw_quad) MLW
(/ogpu_triangle_edge_test_testbench/discard_quad) MLW
% draw waveform shading
[] 0 SD
3 setlinewidth
0 setlinejoin
0 setlinecap
0.235294 0.701961 0.443137 CL
3653 494 MT 3653 348 LS
3654 348 MT 3979 348 LS
3979 494 MT 3979 348 LS
3980 494 MT 4306 494 LS
4306 494 MT 4306 348 LS
4307 348 MT 4633 348 LS
4633 494 MT 4633 348 LS
4634 494 MT 4959 494 LS
4959 494 MT 4959 348 LS
4960 348 MT 5286 348 LS
5286 494 MT 5286 348 LS
5287 494 MT 5613 494 LS
5613 494 MT 5613 348 LS
5614 348 MT 5939 348 LS
5939 494 MT 5939 348 LS
5940 494 MT 6266 494 LS
6266 494 MT 6266 348 LS
6267 348 MT 6593 348 LS
6593 494 MT 6593 348 LS
6594 494 MT 6919 494 LS
6919 494 MT 6919 348 LS
6920 348 MT 7246 348 LS
7246 494 MT 7246 348 LS
7247 494 MT 7573 494 LS
7573 494 MT 7573 348 LS
7574 348 MT 7899 348 LS
7899 494 MT 7899 348 LS
7900 494 MT 8226 494 LS
8226 494 MT 8226 348 LS
8227 348 MT 8553 348 LS
8553 494 MT 8553 348 LS
8554 494 MT 8879 494 LS
8879 494 MT 8879 348 LS
8880 348 MT 9206 348 LS
9206 494 MT 9206 348 LS
9207 494 MT 9533 494 LS
9533 494 MT 9533 348 LS
9534 348 MT 9619 348 LS
9619 348 MT 9619 348 LS
3653 747 MT 3653 601 LS
3654 601 MT 6919 601 LS
6919 747 MT 6919 601 LS
6920 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0 0 0 CL
(000) 3850 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 7566 854 LT 7573 927 LT ST
3653 1000 MT 3653 1000 LT 7566 1000 LT 7573 927 LT ST
0 0 0 CL
(100) 583 LC 7608 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7573 927 MT 7573 927 LT 7580 854 LT 8219 854 LT 8226 927 LT ST
7573 927 MT 7573 927 LT 7580 1000 LT 8219 1000 LT 8226 927 LT ST
0 0 0 CL
(110) 583 LC 8261 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8226 927 MT 8226 927 LT 8233 854 LT 8872 854 LT 8879 927 LT ST
8226 927 MT 8226 927 LT 8233 1000 LT 8872 1000 LT 8879 927 LT ST
0 0 0 CL
(111) 670 LC 8914 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8879 927 MT 8879 927 LT 8886 854 LT 9619 854 LT ST
8879 927 MT 8879 927 LT 8886 1000 LT 9619 1000 LT ST
0 0 0 CL
(0110) 5896 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1180 MT 3653 1180 LT 3660 1107 LT 9619 1107 LT ST
3653 1180 MT 3653 1180 LT 3660 1253 LT 9619 1253 LT ST
0 0 0 CL
(0101) 5896 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1433 MT 3653 1433 LT 3660 1360 LT 9619 1360 LT ST
3653 1433 MT 3653 1433 LT 3660 1506 LT 9619 1506 LT ST
0 0 0 CL
(0110) 5896 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1686 MT 3653 1686 LT 3660 1613 LT 9619 1613 LT ST
3653 1686 MT 3653 1686 LT 3660 1759 LT 9619 1759 LT ST
0 0 0 CL
(UUUU) 5156 LC 3688 1939 WT pop 0 originOffset 66 add RSS
1 0 0 CL
3653 1866 MT 3653 1866 LT 8872 1866 LT 8879 1939 LT ST
3653 2012 MT 3653 2012 LT 8872 2012 LT 8879 1939 LT ST
0 0 0 CL
(1100) 670 LC 8914 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8879 1939 MT 8879 1939 LT 8886 1866 LT 9619 1866 LT ST
8879 1939 MT 8879 1939 LT 8886 2012 LT 9619 2012 LT ST
3653 2265 MT 3653 2192 LS
3654 2265 MT 9533 2265 LS
9533 2265 MT 9533 2119 LS
9534 2119 MT 9619 2119 LS
9619 2119 MT 9619 2119 LS
3653 2518 MT 3653 2445 LS
3654 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw timeline
(0.00 ns) 9999 LC 3653 9191 WT TS RSS
0.5 0.5 0.5 CL
3920 9016 MT 3920 9053 LS
3919 9035 MT 3921 9035 LS
0.235294 0.701961 0.443137 CL
3980 9016 MT 3980 9053 LS
4306 9016 MT 4306 9053 LS
4633 9016 MT 4633 9053 LS
4960 9016 MT 4960 9053 LS
5286 8989 MT 5286 9053 LS
5613 9016 MT 5613 9053 LS
5939 9016 MT 5939 9053 LS
6266 9016 MT 6266 9053 LS
6593 9016 MT 6593 9053 LS
6919 8989 MT 6919 9053 LS
(100 ns) 9999 LC 6919 9191 WT TS RSS
7246 9016 MT 7246 9053 LS
7572 9016 MT 7572 9053 LS
7899 9016 MT 7899 9053 LS
8226 9016 MT 8226 9053 LS
8553 8989 MT 8553 9053 LS
8880 9016 MT 8880 9053 LS
9206 9016 MT 9206 9053 LS
9533 9016 MT 9533 9053 LS
9860 9016 MT 9860 9053 LS
% draw grid
0.65098 0.65098 0.65098 CL
3979 300 MT 3979 8989 LS
4306 300 MT 4306 8989 LS
4633 300 MT 4633 8989 LS
4959 300 MT 4959 8989 LS
5286 300 MT 5286 8989 LS
5613 300 MT 5613 8989 LS
5939 300 MT 5939 8989 LS
6266 300 MT 6266 8989 LS
6593 300 MT 6593 8989 LS
6919 300 MT 6919 8989 LS
7246 300 MT 7246 8989 LS
7573 300 MT 7573 8989 LS
7899 300 MT 7899 8989 LS
8226 300 MT 8226 8989 LS
8553 300 MT 8553 8989 LS
8879 300 MT 8879 8989 LS
9206 300 MT 9206 8989 LS
9533 300 MT 9533 8989 LS
% draw waveforms
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/clock) 9999 LC 3616 493 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 300 MT 3986 300 LS
4299 300 MT 4313 300 LS
4626 300 MT 4640 300 LS
4952 300 MT 4966 300 LS
5279 300 MT 5293 300 LS
5606 300 MT 5620 300 LS
5932 300 MT 5946 300 LS
6259 300 MT 6273 300 LS
6586 300 MT 6600 300 LS
6912 300 MT 6926 300 LS
7239 300 MT 7253 300 LS
7566 300 MT 7580 300 LS
7892 300 MT 7906 300 LS
8219 300 MT 8233 300 LS
8546 300 MT 8560 300 LS
8872 300 MT 8886 300 LS
9199 300 MT 9213 300 LS
9526 300 MT 9540 300 LS
0.235294 0.701961 0.443137 CL
3653 494 MT 3653 348 LS
3654 348 MT 3979 348 LS
3979 494 MT 3979 348 LS
3980 494 MT 4306 494 LS
4306 494 MT 4306 348 LS
4307 348 MT 4633 348 LS
4633 494 MT 4633 348 LS
4634 494 MT 4959 494 LS
4959 494 MT 4959 348 LS
4960 348 MT 5286 348 LS
5286 494 MT 5286 348 LS
5287 494 MT 5613 494 LS
5613 494 MT 5613 348 LS
5614 348 MT 5939 348 LS
5939 494 MT 5939 348 LS
5940 494 MT 6266 494 LS
6266 494 MT 6266 348 LS
6267 348 MT 6593 348 LS
6593 494 MT 6593 348 LS
6594 494 MT 6919 494 LS
6919 494 MT 6919 348 LS
6920 348 MT 7246 348 LS
7246 494 MT 7246 348 LS
7247 494 MT 7573 494 LS
7573 494 MT 7573 348 LS
7574 348 MT 7899 348 LS
7899 494 MT 7899 348 LS
7900 494 MT 8226 494 LS
8226 494 MT 8226 348 LS
8227 348 MT 8553 348 LS
8553 494 MT 8553 348 LS
8554 494 MT 8879 494 LS
8879 494 MT 8879 348 LS
8880 348 MT 9206 348 LS
9206 494 MT 9206 348 LS
9207 494 MT 9533 494 LS
9533 494 MT 9533 348 LS
9534 348 MT 9619 348 LS
9619 348 MT 9619 348 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/reset) 9999 LC 3616 746 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 553 MT 3986 553 LS
4299 553 MT 4313 553 LS
4626 553 MT 4640 553 LS
4952 553 MT 4966 553 LS
5279 553 MT 5293 553 LS
5606 553 MT 5620 553 LS
5932 553 MT 5946 553 LS
6259 553 MT 6273 553 LS
6586 553 MT 6600 553 LS
6912 553 MT 6926 553 LS
7239 553 MT 7253 553 LS
7566 553 MT 7580 553 LS
7892 553 MT 7906 553 LS
8219 553 MT 8233 553 LS
8546 553 MT 8560 553 LS
8872 553 MT 8886 553 LS
9199 553 MT 9213 553 LS
9526 553 MT 9540 553 LS
0.235294 0.701961 0.443137 CL
3653 747 MT 3653 601 LS
3654 601 MT 6919 601 LS
6919 747 MT 6919 601 LS
6920 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_ready) 9999 LC 3616 999 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 806 MT 3986 806 LS
4299 806 MT 4313 806 LS
4626 806 MT 4640 806 LS
4952 806 MT 4966 806 LS
5279 806 MT 5293 806 LS
5606 806 MT 5620 806 LS
5932 806 MT 5946 806 LS
6259 806 MT 6273 806 LS
6586 806 MT 6600 806 LS
6912 806 MT 6926 806 LS
7239 806 MT 7253 806 LS
7566 806 MT 7580 806 LS
7892 806 MT 7906 806 LS
8219 806 MT 8233 806 LS
8546 806 MT 8560 806 LS
8872 806 MT 8886 806 LS
9199 806 MT 9213 806 LS
9526 806 MT 9540 806 LS
0 0 0 CL
(000) 3850 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 7566 854 LT 7573 927 LT ST
3653 1000 MT 3653 1000 LT 7566 1000 LT 7573 927 LT ST
0 0 0 CL
(100) 583 LC 7608 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7573 927 MT 7573 927 LT 7580 854 LT 8219 854 LT 8226 927 LT ST
7573 927 MT 7573 927 LT 7580 1000 LT 8219 1000 LT 8226 927 LT ST
0 0 0 CL
(110) 583 LC 8261 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8226 927 MT 8226 927 LT 8233 854 LT 8872 854 LT 8879 927 LT ST
8226 927 MT 8226 927 LT 8233 1000 LT 8872 1000 LT 8879 927 LT ST
0 0 0 CL
(111) 670 LC 8914 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8879 927 MT 8879 927 LT 8886 854 LT 9619 854 LT ST
8879 927 MT 8879 927 LT 8886 1000 LT 9619 1000 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask0) 9999 LC 3616 1252 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 1059 MT 3986 1059 LS
4299 1059 MT 4313 1059 LS
4626 1059 MT 4640 1059 LS
4952 1059 MT 4966 1059 LS
5279 1059 MT 5293 1059 LS
5606 1059 MT 5620 1059 LS
5932 1059 MT 5946 1059 LS
6259 1059 MT 6273 1059 LS
6586 1059 MT 6600 1059 LS
6912 1059 MT 6926 1059 LS
7239 1059 MT 7253 1059 LS
7566 1059 MT 7580 1059 LS
7892 1059 MT 7906 1059 LS
8219 1059 MT 8233 1059 LS
8546 1059 MT 8560 1059 LS
8872 1059 MT 8886 1059 LS
9199 1059 MT 9213 1059 LS
9526 1059 MT 9540 1059 LS
0 0 0 CL
(0110) 5896 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1180 MT 3653 1180 LT 3660 1107 LT 9619 1107 LT ST
3653 1180 MT 3653 1180 LT 3660 1253 LT 9619 1253 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask1) 9999 LC 3616 1505 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 1312 MT 3986 1312 LS
4299 1312 MT 4313 1312 LS
4626 1312 MT 4640 1312 LS
4952 1312 MT 4966 1312 LS
5279 1312 MT 5293 1312 LS
5606 1312 MT 5620 1312 LS
5932 1312 MT 5946 1312 LS
6259 1312 MT 6273 1312 LS
6586 1312 MT 6600 1312 LS
6912 1312 MT 6926 1312 LS
7239 1312 MT 7253 1312 LS
7566 1312 MT 7580 1312 LS
7892 1312 MT 7906 1312 LS
8219 1312 MT 8233 1312 LS
8546 1312 MT 8560 1312 LS
8872 1312 MT 8886 1312 LS
9199 1312 MT 9213 1312 LS
9526 1312 MT 9540 1312 LS
0 0 0 CL
(0101) 5896 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1433 MT 3653 1433 LT 3660 1360 LT 9619 1360 LT ST
3653 1433 MT 3653 1433 LT 3660 1506 LT 9619 1506 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask2) 9999 LC 3616 1758 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 1565 MT 3986 1565 LS
4299 1565 MT 4313 1565 LS
4626 1565 MT 4640 1565 LS
4952 1565 MT 4966 1565 LS
5279 1565 MT 5293 1565 LS
5606 1565 MT 5620 1565 LS
5932 1565 MT 5946 1565 LS
6259 1565 MT 6273 1565 LS
6586 1565 MT 6600 1565 LS
6912 1565 MT 6926 1565 LS
7239 1565 MT 7253 1565 LS
7566 1565 MT 7580 1565 LS
7892 1565 MT 7906 1565 LS
8219 1565 MT 8233 1565 LS
8546 1565 MT 8560 1565 LS
8872 1565 MT 8886 1565 LS
9199 1565 MT 9213 1565 LS
9526 1565 MT 9540 1565 LS
0 0 0 CL
(0110) 5896 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1686 MT 3653 1686 LT 3660 1613 LT 9619 1613 LT ST
3653 1686 MT 3653 1686 LT 3660 1759 LT 9619 1759 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/quad_mask) 9999 LC 3616 2011 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 1818 MT 3986 1818 LS
4299 1818 MT 4313 1818 LS
4626 1818 MT 4640 1818 LS
4952 1818 MT 4966 1818 LS
5279 1818 MT 5293 1818 LS
5606 1818 MT 5620 1818 LS
5932 1818 MT 5946 1818 LS
6259 1818 MT 6273 1818 LS
6586 1818 MT 6600 1818 LS
6912 1818 MT 6926 1818 LS
7239 1818 MT 7253 1818 LS
7566 1818 MT 7580 1818 LS
7892 1818 MT 7906 1818 LS
8219 1818 MT 8233 1818 LS
8546 1818 MT 8560 1818 LS
8872 1818 MT 8886 1818 LS
9199 1818 MT 9213 1818 LS
9526 1818 MT 9540 1818 LS
0 0 0 CL
(UUUU) 5156 LC 3688 1939 WT pop 0 originOffset 66 add RSS
1 0 0 CL
3653 1866 MT 3653 1866 LT 8872 1866 LT 8879 1939 LT ST
3653 2012 MT 3653 2012 LT 8872 2012 LT 8879 1939 LT ST
0 0 0 CL
(1100) 670 LC 8914 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8879 1939 MT 8879 1939 LT 8886 1866 LT 9619 1866 LT ST
8879 1939 MT 8879 1939 LT 8886 2012 LT 9619 2012 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/draw_quad) 9999 LC 3616 2264 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 2071 MT 3986 2071 LS
4299 2071 MT 4313 2071 LS
4626 2071 MT 4640 2071 LS
4952 2071 MT 4966 2071 LS
5279 2071 MT 5293 2071 LS
5606 2071 MT 5620 2071 LS
5932 2071 MT 5946 2071 LS
6259 2071 MT 6273 2071 LS
6586 2071 MT 6600 2071 LS
6912 2071 MT 6926 2071 LS
7239 2071 MT 7253 2071 LS
7566 2071 MT 7580 2071 LS
7892 2071 MT 7906 2071 LS
8219 2071 MT 8233 2071 LS
8546 2071 MT 8560 2071 LS
8872 2071 MT 8886 2071 LS
9199 2071 MT 9213 2071 LS
9526 2071 MT 9540 2071 LS
0.235294 0.701961 0.443137 CL
3653 2265 MT 3653 2192 LS
3654 2265 MT 9533 2265 LS
9533 2265 MT 9533 2119 LS
9534 2119 MT 9619 2119 LS
9619 2119 MT 9619 2119 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/discard_quad) 9999 LC 3616 2517 WT TSE RSS
0.65098 0.65098 0.65098 CL
3972 2324 MT 3986 2324 LS
4299 2324 MT 4313 2324 LS
4626 2324 MT 4640 2324 LS
4952 2324 MT 4966 2324 LS
5279 2324 MT 5293 2324 LS
5606 2324 MT 5620 2324 LS
5932 2324 MT 5946 2324 LS
6259 2324 MT 6273 2324 LS
6586 2324 MT 6600 2324 LS
6912 2324 MT 6926 2324 LS
7239 2324 MT 7253 2324 LS
7566 2324 MT 7580 2324 LS
7892 2324 MT 7906 2324 LS
8219 2324 MT 8233 2324 LS
8546 2324 MT 8560 2324 LS
8872 2324 MT 8886 2324 LS
9199 2324 MT 9213 2324 LS
9526 2324 MT 9540 2324 LS
0.235294 0.701961 0.443137 CL
3653 2518 MT 3653 2445 LS
3654 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw cursors
0 0.352941 1 CL
8492 9200 MT 9253 9200 LT 9253 9347 LT 8492 9347 LT 8492 9200 LS
(159.777 ns) 9999 LC 8872 9339 WT TS RSS
8872 300 MT 8872 9199 LS
% draw footer
0.5 0.5 0.5 CL
(Entity:ogpu_triangle_edge_test_testbench  Architecture:ogpu_triangle_edge_test_tb1  Date: Mon Dec 05 13:23:19 BRST 2016   Row: 1 Page: 1) 9999 LC 300 9620 WT TSW RSS
grestore
%showpage
%%EOF
