// Seed: 3062381402
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_4 = 1;
  assign id_3 = id_4;
  wire id_5;
  always @((id_4) or posedge id_4) #1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = 1'b0;
  or primCall (id_4, id_2, id_5);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4
  );
endmodule
