# THIS CONNECTION MODULE IS NOT YET OUTLINED #

# Module Name #
(Any Notes would go here)

## Contents
* [Inputs](#inputs)
* [Outputs](#outputs)
* [Modules](#modules)
  * [Module 1](#module1)
  * [Module 2](#module2)
  * [Module N](#moduleN)

## Inputs
|Name|Bits wide|
|:---|:---:|
|```name```|#-bit|
|```name```|#-bit|

## Outputs
|Name|Bits wide|
|:---|:---:|
|```name```|#-bit|
|```name```|#-bit|

## Modules

### Module 1

### Module 2

### Module N
