{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414405904546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414405904547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 16:01:44 2014 " "Processing started: Mon Oct 27 16:01:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414405904547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414405904547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_streamOUT -c slaveFIFO2b_streamOUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_streamOUT -c slaveFIFO2b_streamOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414405904547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414405908929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/pictures/sample pictures/an65974_source files/an65974_source files/fpga source files/fx3_slavefifo2b_altera/rtl_vhdl/slavefifo2b_streamout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/public/pictures/sample pictures/an65974_source files/an65974_source files/fpga source files/fx3_slavefifo2b_altera/rtl_vhdl/slavefifo2b_streamout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slaveFIFO2b_streamOUT-slaveFIFO2b_streamOUT_arch " "Found design unit 1: slaveFIFO2b_streamOUT-slaveFIFO2b_streamOUT_arch" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405913216 ""} { "Info" "ISGN_ENTITY_NAME" "1 slaveFIFO2b_streamOUT " "Found entity 1: slaveFIFO2b_streamOUT" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405913216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414405913216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/pictures/sample pictures/an65974_source files/an65974_source files/fpga source files/fx3_slavefifo2b_altera/fpga_streamin/vhdl_proj/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/public/pictures/sample pictures/an65974_source files/an65974_source files/fpga source files/fx3_slavefifo2b_altera/fpga_streamin/vhdl_proj/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../../fpga_streamIN/vhdl_proj/pll.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405913231 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../../fpga_streamIN/vhdl_proj/pll.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405913231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414405913231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/pictures/sample pictures/an65974_source files/an65974_source files/fpga source files/fx3_slavefifo2b_altera/fpga_streamin/vhdl_proj/ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/public/pictures/sample pictures/an65974_source files/an65974_source files/fpga source files/fx3_slavefifo2b_altera/fpga_streamin/vhdl_proj/ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr-SYN " "Found design unit 1: ddr-SYN" {  } { { "../../../fpga_streamIN/vhdl_proj/ddr.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/ddr.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405913245 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr " "Found entity 1: ddr" {  } { { "../../../fpga_streamIN/vhdl_proj/ddr.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/ddr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405913245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414405913245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slaveFIFO2b_streamOUT " "Elaborating entity \"slaveFIFO2b_streamOUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414405913604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_stream_out slaveFIFO2b_streamOUT.vhd(57) " "Verilog HDL or VHDL warning at slaveFIFO2b_streamOUT.vhd(57): object \"data_in_stream_out\" assigned a value but never read" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414405913644 "|slaveFIFO2b_streamOUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flaga_d slaveFIFO2b_streamOUT.vhd(60) " "Verilog HDL or VHDL warning at slaveFIFO2b_streamOUT.vhd(60): object \"flaga_d\" assigned a value but never read" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414405913644 "|slaveFIFO2b_streamOUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagb_d slaveFIFO2b_streamOUT.vhd(61) " "Verilog HDL or VHDL warning at slaveFIFO2b_streamOUT.vhd(61): object \"flagb_d\" assigned a value but never read" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414405913644 "|slaveFIFO2b_streamOUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "pll_inst" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405913798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../../fpga_streamIN/vhdl_proj/pll.vhd" "altpll_component" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../../fpga_streamIN/vhdl_proj/pll.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414405917315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917316 ""}  } { { "../../../fpga_streamIN/vhdl_proj/pll.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414405917316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405917908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414405917908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/.xilinx/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405917922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr ddr:ddr_inst " "Elaborating entity \"ddr\" for hierarchy \"ddr:ddr_inst\"" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "ddr_inst" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../../../fpga_streamIN/vhdl_proj/ddr.vhd" "ALTDDIO_OUT_component" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/ddr.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../../../fpga_streamIN/vhdl_proj/ddr.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/ddr.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918759 ""}  } { { "../../../fpga_streamIN/vhdl_proj/ddr.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamIN/vhdl_proj/ddr.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414405918759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_g8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_g8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_g8j " "Found entity 1: ddio_out_g8j" {  } { { "db/ddio_out_g8j.tdf" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/db/ddio_out_g8j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414405918927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414405918927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_g8j ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_g8j:auto_generated " "Elaborating entity \"ddio_out_g8j\" for hierarchy \"ddr:ddr_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_g8j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/.xilinx/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414405918932 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[0\] " "Bidir \"fdata\[0\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[1\] " "Bidir \"fdata\[1\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[2\] " "Bidir \"fdata\[2\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[3\] " "Bidir \"fdata\[3\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[4\] " "Bidir \"fdata\[4\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[5\] " "Bidir \"fdata\[5\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[6\] " "Bidir \"fdata\[6\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[7\] " "Bidir \"fdata\[7\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[8\] " "Bidir \"fdata\[8\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[9\] " "Bidir \"fdata\[9\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[10\] " "Bidir \"fdata\[10\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[11\] " "Bidir \"fdata\[11\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[12\] " "Bidir \"fdata\[12\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[13\] " "Bidir \"fdata\[13\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[14\] " "Bidir \"fdata\[14\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[15\] " "Bidir \"fdata\[15\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[16\] " "Bidir \"fdata\[16\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[17\] " "Bidir \"fdata\[17\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[18\] " "Bidir \"fdata\[18\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[19\] " "Bidir \"fdata\[19\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[20\] " "Bidir \"fdata\[20\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[21\] " "Bidir \"fdata\[21\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[22\] " "Bidir \"fdata\[22\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[23\] " "Bidir \"fdata\[23\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[24\] " "Bidir \"fdata\[24\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[25\] " "Bidir \"fdata\[25\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[26\] " "Bidir \"fdata\[26\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[27\] " "Bidir \"fdata\[27\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[28\] " "Bidir \"fdata\[28\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[29\] " "Bidir \"fdata\[29\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[30\] " "Bidir \"fdata\[30\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fdata\[31\] " "Bidir \"fdata\[31\]\" has no driver" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414405921173 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1414405921173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "slcs GND " "Pin \"slcs\" is stuck at GND" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|slcs"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[0\] VCC " "Pin \"faddr\[0\]\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[1\] VCC " "Pin \"faddr\[1\]\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|faddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slwr VCC " "Pin \"slwr\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|slwr"} { "Warning" "WMLS_MLS_STUCK_PIN" "pktend VCC " "Pin \"pktend\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|pktend"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE\[0\] VCC " "Pin \"PMODE\[0\]\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|PMODE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE\[1\] VCC " "Pin \"PMODE\[1\]\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|PMODE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414405921218 "|slaveFIFO2b_streamOUT|RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414405921218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414405921662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414405923831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414405923831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_in_n " "No output dependent on input pin \"reset_in_n\"" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414405929153 "|slaveFIFO2b_streamOUT|reset_in_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flaga " "No output dependent on input pin \"flaga\"" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414405929153 "|slaveFIFO2b_streamOUT|flaga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flagb " "No output dependent on input pin \"flagb\"" {  } { { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414405929153 "|slaveFIFO2b_streamOUT|flagb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414405929153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414405929172 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414405929172 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1414405929172 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414405929172 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1414405929172 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414405929172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414405929379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 16:02:09 2014 " "Processing ended: Mon Oct 27 16:02:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414405929379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414405929379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414405929379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414405929379 ""}
