{
  "module_name": "bnxt_hsi.h",
  "hash_id": "7596518a67ea8dbf3c89e3b55ad5762ec0fa52820dfcb542ae492461212035d3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnxt/bnxt_hsi.h",
  "human_readable_source": " \n\n#ifndef _BNXT_HSI_H_\n#define _BNXT_HSI_H_\n\n \nstruct hwrm_cmd_hdr {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_resp_hdr {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n};\n\n#define CMD_DISCR_TLV_ENCAP 0x8000UL\n#define CMD_DISCR_LAST     CMD_DISCR_TLV_ENCAP\n\n\n#define TLV_TYPE_HWRM_REQUEST                    0x1UL\n#define TLV_TYPE_HWRM_RESPONSE                   0x2UL\n#define TLV_TYPE_ROCE_SP_COMMAND                 0x3UL\n#define TLV_TYPE_QUERY_ROCE_CC_GEN1              0x4UL\n#define TLV_TYPE_MODIFY_ROCE_CC_GEN1             0x5UL\n#define TLV_TYPE_ENGINE_CKV_ALIAS_ECC_PUBLIC_KEY 0x8001UL\n#define TLV_TYPE_ENGINE_CKV_IV                   0x8003UL\n#define TLV_TYPE_ENGINE_CKV_AUTH_TAG             0x8004UL\n#define TLV_TYPE_ENGINE_CKV_CIPHERTEXT           0x8005UL\n#define TLV_TYPE_ENGINE_CKV_HOST_ALGORITHMS      0x8006UL\n#define TLV_TYPE_ENGINE_CKV_HOST_ECC_PUBLIC_KEY  0x8007UL\n#define TLV_TYPE_ENGINE_CKV_ECDSA_SIGNATURE      0x8008UL\n#define TLV_TYPE_ENGINE_CKV_FW_ECC_PUBLIC_KEY    0x8009UL\n#define TLV_TYPE_ENGINE_CKV_FW_ALGORITHMS        0x800aUL\n#define TLV_TYPE_LAST                           TLV_TYPE_ENGINE_CKV_FW_ALGORITHMS\n\n\n \nstruct tlv {\n\t__le16\tcmd_discr;\n\tu8\treserved_8b;\n\tu8\tflags;\n\t#define TLV_FLAGS_MORE         0x1UL\n\t#define TLV_FLAGS_MORE_LAST      0x0UL\n\t#define TLV_FLAGS_MORE_NOT_LAST  0x1UL\n\t#define TLV_FLAGS_REQUIRED     0x2UL\n\t#define TLV_FLAGS_REQUIRED_NO    (0x0UL << 1)\n\t#define TLV_FLAGS_REQUIRED_YES   (0x1UL << 1)\n\t#define TLV_FLAGS_REQUIRED_LAST TLV_FLAGS_REQUIRED_YES\n\t__le16\ttlv_type;\n\t__le16\tlength;\n};\n\n \nstruct input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n};\n\n \nstruct hwrm_short_input {\n\t__le16\treq_type;\n\t__le16\tsignature;\n\t#define SHORT_REQ_SIGNATURE_SHORT_CMD 0x4321UL\n\t#define SHORT_REQ_SIGNATURE_LAST     SHORT_REQ_SIGNATURE_SHORT_CMD\n\t__le16\ttarget_id;\n\t#define SHORT_REQ_TARGET_ID_DEFAULT 0x0UL\n\t#define SHORT_REQ_TARGET_ID_TOOLS   0xfffdUL\n\t#define SHORT_REQ_TARGET_ID_LAST   SHORT_REQ_TARGET_ID_TOOLS\n\t__le16\tsize;\n\t__le64\treq_addr;\n};\n\n \nstruct cmd_nums {\n\t__le16\treq_type;\n\t#define HWRM_VER_GET                              0x0UL\n\t#define HWRM_FUNC_ECHO_RESPONSE                   0xbUL\n\t#define HWRM_ERROR_RECOVERY_QCFG                  0xcUL\n\t#define HWRM_FUNC_DRV_IF_CHANGE                   0xdUL\n\t#define HWRM_FUNC_BUF_UNRGTR                      0xeUL\n\t#define HWRM_FUNC_VF_CFG                          0xfUL\n\t#define HWRM_RESERVED1                            0x10UL\n\t#define HWRM_FUNC_RESET                           0x11UL\n\t#define HWRM_FUNC_GETFID                          0x12UL\n\t#define HWRM_FUNC_VF_ALLOC                        0x13UL\n\t#define HWRM_FUNC_VF_FREE                         0x14UL\n\t#define HWRM_FUNC_QCAPS                           0x15UL\n\t#define HWRM_FUNC_QCFG                            0x16UL\n\t#define HWRM_FUNC_CFG                             0x17UL\n\t#define HWRM_FUNC_QSTATS                          0x18UL\n\t#define HWRM_FUNC_CLR_STATS                       0x19UL\n\t#define HWRM_FUNC_DRV_UNRGTR                      0x1aUL\n\t#define HWRM_FUNC_VF_RESC_FREE                    0x1bUL\n\t#define HWRM_FUNC_VF_VNIC_IDS_QUERY               0x1cUL\n\t#define HWRM_FUNC_DRV_RGTR                        0x1dUL\n\t#define HWRM_FUNC_DRV_QVER                        0x1eUL\n\t#define HWRM_FUNC_BUF_RGTR                        0x1fUL\n\t#define HWRM_PORT_PHY_CFG                         0x20UL\n\t#define HWRM_PORT_MAC_CFG                         0x21UL\n\t#define HWRM_PORT_TS_QUERY                        0x22UL\n\t#define HWRM_PORT_QSTATS                          0x23UL\n\t#define HWRM_PORT_LPBK_QSTATS                     0x24UL\n\t#define HWRM_PORT_CLR_STATS                       0x25UL\n\t#define HWRM_PORT_LPBK_CLR_STATS                  0x26UL\n\t#define HWRM_PORT_PHY_QCFG                        0x27UL\n\t#define HWRM_PORT_MAC_QCFG                        0x28UL\n\t#define HWRM_PORT_MAC_PTP_QCFG                    0x29UL\n\t#define HWRM_PORT_PHY_QCAPS                       0x2aUL\n\t#define HWRM_PORT_PHY_I2C_WRITE                   0x2bUL\n\t#define HWRM_PORT_PHY_I2C_READ                    0x2cUL\n\t#define HWRM_PORT_LED_CFG                         0x2dUL\n\t#define HWRM_PORT_LED_QCFG                        0x2eUL\n\t#define HWRM_PORT_LED_QCAPS                       0x2fUL\n\t#define HWRM_QUEUE_QPORTCFG                       0x30UL\n\t#define HWRM_QUEUE_QCFG                           0x31UL\n\t#define HWRM_QUEUE_CFG                            0x32UL\n\t#define HWRM_FUNC_VLAN_CFG                        0x33UL\n\t#define HWRM_FUNC_VLAN_QCFG                       0x34UL\n\t#define HWRM_QUEUE_PFCENABLE_QCFG                 0x35UL\n\t#define HWRM_QUEUE_PFCENABLE_CFG                  0x36UL\n\t#define HWRM_QUEUE_PRI2COS_QCFG                   0x37UL\n\t#define HWRM_QUEUE_PRI2COS_CFG                    0x38UL\n\t#define HWRM_QUEUE_COS2BW_QCFG                    0x39UL\n\t#define HWRM_QUEUE_COS2BW_CFG                     0x3aUL\n\t#define HWRM_QUEUE_DSCP_QCAPS                     0x3bUL\n\t#define HWRM_QUEUE_DSCP2PRI_QCFG                  0x3cUL\n\t#define HWRM_QUEUE_DSCP2PRI_CFG                   0x3dUL\n\t#define HWRM_VNIC_ALLOC                           0x40UL\n\t#define HWRM_VNIC_FREE                            0x41UL\n\t#define HWRM_VNIC_CFG                             0x42UL\n\t#define HWRM_VNIC_QCFG                            0x43UL\n\t#define HWRM_VNIC_TPA_CFG                         0x44UL\n\t#define HWRM_VNIC_TPA_QCFG                        0x45UL\n\t#define HWRM_VNIC_RSS_CFG                         0x46UL\n\t#define HWRM_VNIC_RSS_QCFG                        0x47UL\n\t#define HWRM_VNIC_PLCMODES_CFG                    0x48UL\n\t#define HWRM_VNIC_PLCMODES_QCFG                   0x49UL\n\t#define HWRM_VNIC_QCAPS                           0x4aUL\n\t#define HWRM_VNIC_UPDATE                          0x4bUL\n\t#define HWRM_RING_ALLOC                           0x50UL\n\t#define HWRM_RING_FREE                            0x51UL\n\t#define HWRM_RING_CMPL_RING_QAGGINT_PARAMS        0x52UL\n\t#define HWRM_RING_CMPL_RING_CFG_AGGINT_PARAMS     0x53UL\n\t#define HWRM_RING_AGGINT_QCAPS                    0x54UL\n\t#define HWRM_RING_SCHQ_ALLOC                      0x55UL\n\t#define HWRM_RING_SCHQ_CFG                        0x56UL\n\t#define HWRM_RING_SCHQ_FREE                       0x57UL\n\t#define HWRM_RING_RESET                           0x5eUL\n\t#define HWRM_RING_GRP_ALLOC                       0x60UL\n\t#define HWRM_RING_GRP_FREE                        0x61UL\n\t#define HWRM_RING_CFG                             0x62UL\n\t#define HWRM_RING_QCFG                            0x63UL\n\t#define HWRM_RESERVED5                            0x64UL\n\t#define HWRM_RESERVED6                            0x65UL\n\t#define HWRM_VNIC_RSS_COS_LB_CTX_ALLOC            0x70UL\n\t#define HWRM_VNIC_RSS_COS_LB_CTX_FREE             0x71UL\n\t#define HWRM_QUEUE_MPLS_QCAPS                     0x80UL\n\t#define HWRM_QUEUE_MPLSTC2PRI_QCFG                0x81UL\n\t#define HWRM_QUEUE_MPLSTC2PRI_CFG                 0x82UL\n\t#define HWRM_QUEUE_VLANPRI_QCAPS                  0x83UL\n\t#define HWRM_QUEUE_VLANPRI2PRI_QCFG               0x84UL\n\t#define HWRM_QUEUE_VLANPRI2PRI_CFG                0x85UL\n\t#define HWRM_QUEUE_GLOBAL_CFG                     0x86UL\n\t#define HWRM_QUEUE_GLOBAL_QCFG                    0x87UL\n\t#define HWRM_CFA_L2_FILTER_ALLOC                  0x90UL\n\t#define HWRM_CFA_L2_FILTER_FREE                   0x91UL\n\t#define HWRM_CFA_L2_FILTER_CFG                    0x92UL\n\t#define HWRM_CFA_L2_SET_RX_MASK                   0x93UL\n\t#define HWRM_CFA_VLAN_ANTISPOOF_CFG               0x94UL\n\t#define HWRM_CFA_TUNNEL_FILTER_ALLOC              0x95UL\n\t#define HWRM_CFA_TUNNEL_FILTER_FREE               0x96UL\n\t#define HWRM_CFA_ENCAP_RECORD_ALLOC               0x97UL\n\t#define HWRM_CFA_ENCAP_RECORD_FREE                0x98UL\n\t#define HWRM_CFA_NTUPLE_FILTER_ALLOC              0x99UL\n\t#define HWRM_CFA_NTUPLE_FILTER_FREE               0x9aUL\n\t#define HWRM_CFA_NTUPLE_FILTER_CFG                0x9bUL\n\t#define HWRM_CFA_EM_FLOW_ALLOC                    0x9cUL\n\t#define HWRM_CFA_EM_FLOW_FREE                     0x9dUL\n\t#define HWRM_CFA_EM_FLOW_CFG                      0x9eUL\n\t#define HWRM_TUNNEL_DST_PORT_QUERY                0xa0UL\n\t#define HWRM_TUNNEL_DST_PORT_ALLOC                0xa1UL\n\t#define HWRM_TUNNEL_DST_PORT_FREE                 0xa2UL\n\t#define HWRM_STAT_CTX_ENG_QUERY                   0xafUL\n\t#define HWRM_STAT_CTX_ALLOC                       0xb0UL\n\t#define HWRM_STAT_CTX_FREE                        0xb1UL\n\t#define HWRM_STAT_CTX_QUERY                       0xb2UL\n\t#define HWRM_STAT_CTX_CLR_STATS                   0xb3UL\n\t#define HWRM_PORT_QSTATS_EXT                      0xb4UL\n\t#define HWRM_PORT_PHY_MDIO_WRITE                  0xb5UL\n\t#define HWRM_PORT_PHY_MDIO_READ                   0xb6UL\n\t#define HWRM_PORT_PHY_MDIO_BUS_ACQUIRE            0xb7UL\n\t#define HWRM_PORT_PHY_MDIO_BUS_RELEASE            0xb8UL\n\t#define HWRM_PORT_QSTATS_EXT_PFC_WD               0xb9UL\n\t#define HWRM_RESERVED7                            0xbaUL\n\t#define HWRM_PORT_TX_FIR_CFG                      0xbbUL\n\t#define HWRM_PORT_TX_FIR_QCFG                     0xbcUL\n\t#define HWRM_PORT_ECN_QSTATS                      0xbdUL\n\t#define HWRM_FW_LIVEPATCH_QUERY                   0xbeUL\n\t#define HWRM_FW_LIVEPATCH                         0xbfUL\n\t#define HWRM_FW_RESET                             0xc0UL\n\t#define HWRM_FW_QSTATUS                           0xc1UL\n\t#define HWRM_FW_HEALTH_CHECK                      0xc2UL\n\t#define HWRM_FW_SYNC                              0xc3UL\n\t#define HWRM_FW_STATE_QCAPS                       0xc4UL\n\t#define HWRM_FW_STATE_QUIESCE                     0xc5UL\n\t#define HWRM_FW_STATE_BACKUP                      0xc6UL\n\t#define HWRM_FW_STATE_RESTORE                     0xc7UL\n\t#define HWRM_FW_SET_TIME                          0xc8UL\n\t#define HWRM_FW_GET_TIME                          0xc9UL\n\t#define HWRM_FW_SET_STRUCTURED_DATA               0xcaUL\n\t#define HWRM_FW_GET_STRUCTURED_DATA               0xcbUL\n\t#define HWRM_FW_IPC_MAILBOX                       0xccUL\n\t#define HWRM_FW_ECN_CFG                           0xcdUL\n\t#define HWRM_FW_ECN_QCFG                          0xceUL\n\t#define HWRM_FW_SECURE_CFG                        0xcfUL\n\t#define HWRM_EXEC_FWD_RESP                        0xd0UL\n\t#define HWRM_REJECT_FWD_RESP                      0xd1UL\n\t#define HWRM_FWD_RESP                             0xd2UL\n\t#define HWRM_FWD_ASYNC_EVENT_CMPL                 0xd3UL\n\t#define HWRM_OEM_CMD                              0xd4UL\n\t#define HWRM_PORT_PRBS_TEST                       0xd5UL\n\t#define HWRM_PORT_SFP_SIDEBAND_CFG                0xd6UL\n\t#define HWRM_PORT_SFP_SIDEBAND_QCFG               0xd7UL\n\t#define HWRM_FW_STATE_UNQUIESCE                   0xd8UL\n\t#define HWRM_PORT_DSC_DUMP                        0xd9UL\n\t#define HWRM_PORT_EP_TX_QCFG                      0xdaUL\n\t#define HWRM_PORT_EP_TX_CFG                       0xdbUL\n\t#define HWRM_PORT_CFG                             0xdcUL\n\t#define HWRM_PORT_QCFG                            0xddUL\n\t#define HWRM_TEMP_MONITOR_QUERY                   0xe0UL\n\t#define HWRM_REG_POWER_QUERY                      0xe1UL\n\t#define HWRM_CORE_FREQUENCY_QUERY                 0xe2UL\n\t#define HWRM_REG_POWER_HISTOGRAM                  0xe3UL\n\t#define HWRM_WOL_FILTER_ALLOC                     0xf0UL\n\t#define HWRM_WOL_FILTER_FREE                      0xf1UL\n\t#define HWRM_WOL_FILTER_QCFG                      0xf2UL\n\t#define HWRM_WOL_REASON_QCFG                      0xf3UL\n\t#define HWRM_CFA_METER_QCAPS                      0xf4UL\n\t#define HWRM_CFA_METER_PROFILE_ALLOC              0xf5UL\n\t#define HWRM_CFA_METER_PROFILE_FREE               0xf6UL\n\t#define HWRM_CFA_METER_PROFILE_CFG                0xf7UL\n\t#define HWRM_CFA_METER_INSTANCE_ALLOC             0xf8UL\n\t#define HWRM_CFA_METER_INSTANCE_FREE              0xf9UL\n\t#define HWRM_CFA_METER_INSTANCE_CFG               0xfaUL\n\t#define HWRM_CFA_VFR_ALLOC                        0xfdUL\n\t#define HWRM_CFA_VFR_FREE                         0xfeUL\n\t#define HWRM_CFA_VF_PAIR_ALLOC                    0x100UL\n\t#define HWRM_CFA_VF_PAIR_FREE                     0x101UL\n\t#define HWRM_CFA_VF_PAIR_INFO                     0x102UL\n\t#define HWRM_CFA_FLOW_ALLOC                       0x103UL\n\t#define HWRM_CFA_FLOW_FREE                        0x104UL\n\t#define HWRM_CFA_FLOW_FLUSH                       0x105UL\n\t#define HWRM_CFA_FLOW_STATS                       0x106UL\n\t#define HWRM_CFA_FLOW_INFO                        0x107UL\n\t#define HWRM_CFA_DECAP_FILTER_ALLOC               0x108UL\n\t#define HWRM_CFA_DECAP_FILTER_FREE                0x109UL\n\t#define HWRM_CFA_VLAN_ANTISPOOF_QCFG              0x10aUL\n\t#define HWRM_CFA_REDIRECT_TUNNEL_TYPE_ALLOC       0x10bUL\n\t#define HWRM_CFA_REDIRECT_TUNNEL_TYPE_FREE        0x10cUL\n\t#define HWRM_CFA_PAIR_ALLOC                       0x10dUL\n\t#define HWRM_CFA_PAIR_FREE                        0x10eUL\n\t#define HWRM_CFA_PAIR_INFO                        0x10fUL\n\t#define HWRM_FW_IPC_MSG                           0x110UL\n\t#define HWRM_CFA_REDIRECT_TUNNEL_TYPE_INFO        0x111UL\n\t#define HWRM_CFA_REDIRECT_QUERY_TUNNEL_TYPE       0x112UL\n\t#define HWRM_CFA_FLOW_AGING_TIMER_RESET           0x113UL\n\t#define HWRM_CFA_FLOW_AGING_CFG                   0x114UL\n\t#define HWRM_CFA_FLOW_AGING_QCFG                  0x115UL\n\t#define HWRM_CFA_FLOW_AGING_QCAPS                 0x116UL\n\t#define HWRM_CFA_CTX_MEM_RGTR                     0x117UL\n\t#define HWRM_CFA_CTX_MEM_UNRGTR                   0x118UL\n\t#define HWRM_CFA_CTX_MEM_QCTX                     0x119UL\n\t#define HWRM_CFA_CTX_MEM_QCAPS                    0x11aUL\n\t#define HWRM_CFA_COUNTER_QCAPS                    0x11bUL\n\t#define HWRM_CFA_COUNTER_CFG                      0x11cUL\n\t#define HWRM_CFA_COUNTER_QCFG                     0x11dUL\n\t#define HWRM_CFA_COUNTER_QSTATS                   0x11eUL\n\t#define HWRM_CFA_TCP_FLAG_PROCESS_QCFG            0x11fUL\n\t#define HWRM_CFA_EEM_QCAPS                        0x120UL\n\t#define HWRM_CFA_EEM_CFG                          0x121UL\n\t#define HWRM_CFA_EEM_QCFG                         0x122UL\n\t#define HWRM_CFA_EEM_OP                           0x123UL\n\t#define HWRM_CFA_ADV_FLOW_MGNT_QCAPS              0x124UL\n\t#define HWRM_CFA_TFLIB                            0x125UL\n\t#define HWRM_CFA_LAG_GROUP_MEMBER_RGTR            0x126UL\n\t#define HWRM_CFA_LAG_GROUP_MEMBER_UNRGTR          0x127UL\n\t#define HWRM_CFA_TLS_FILTER_ALLOC                 0x128UL\n\t#define HWRM_CFA_TLS_FILTER_FREE                  0x129UL\n\t#define HWRM_ENGINE_CKV_STATUS                    0x12eUL\n\t#define HWRM_ENGINE_CKV_CKEK_ADD                  0x12fUL\n\t#define HWRM_ENGINE_CKV_CKEK_DELETE               0x130UL\n\t#define HWRM_ENGINE_CKV_KEY_ADD                   0x131UL\n\t#define HWRM_ENGINE_CKV_KEY_DELETE                0x132UL\n\t#define HWRM_ENGINE_CKV_FLUSH                     0x133UL\n\t#define HWRM_ENGINE_CKV_RNG_GET                   0x134UL\n\t#define HWRM_ENGINE_CKV_KEY_GEN                   0x135UL\n\t#define HWRM_ENGINE_CKV_KEY_LABEL_CFG             0x136UL\n\t#define HWRM_ENGINE_CKV_KEY_LABEL_QCFG            0x137UL\n\t#define HWRM_ENGINE_QG_CONFIG_QUERY               0x13cUL\n\t#define HWRM_ENGINE_QG_QUERY                      0x13dUL\n\t#define HWRM_ENGINE_QG_METER_PROFILE_CONFIG_QUERY 0x13eUL\n\t#define HWRM_ENGINE_QG_METER_PROFILE_QUERY        0x13fUL\n\t#define HWRM_ENGINE_QG_METER_PROFILE_ALLOC        0x140UL\n\t#define HWRM_ENGINE_QG_METER_PROFILE_FREE         0x141UL\n\t#define HWRM_ENGINE_QG_METER_QUERY                0x142UL\n\t#define HWRM_ENGINE_QG_METER_BIND                 0x143UL\n\t#define HWRM_ENGINE_QG_METER_UNBIND               0x144UL\n\t#define HWRM_ENGINE_QG_FUNC_BIND                  0x145UL\n\t#define HWRM_ENGINE_SG_CONFIG_QUERY               0x146UL\n\t#define HWRM_ENGINE_SG_QUERY                      0x147UL\n\t#define HWRM_ENGINE_SG_METER_QUERY                0x148UL\n\t#define HWRM_ENGINE_SG_METER_CONFIG               0x149UL\n\t#define HWRM_ENGINE_SG_QG_BIND                    0x14aUL\n\t#define HWRM_ENGINE_QG_SG_UNBIND                  0x14bUL\n\t#define HWRM_ENGINE_CONFIG_QUERY                  0x154UL\n\t#define HWRM_ENGINE_STATS_CONFIG                  0x155UL\n\t#define HWRM_ENGINE_STATS_CLEAR                   0x156UL\n\t#define HWRM_ENGINE_STATS_QUERY                   0x157UL\n\t#define HWRM_ENGINE_STATS_QUERY_CONTINUOUS_ERROR  0x158UL\n\t#define HWRM_ENGINE_RQ_ALLOC                      0x15eUL\n\t#define HWRM_ENGINE_RQ_FREE                       0x15fUL\n\t#define HWRM_ENGINE_CQ_ALLOC                      0x160UL\n\t#define HWRM_ENGINE_CQ_FREE                       0x161UL\n\t#define HWRM_ENGINE_NQ_ALLOC                      0x162UL\n\t#define HWRM_ENGINE_NQ_FREE                       0x163UL\n\t#define HWRM_ENGINE_ON_DIE_RQE_CREDITS            0x164UL\n\t#define HWRM_ENGINE_FUNC_QCFG                     0x165UL\n\t#define HWRM_FUNC_RESOURCE_QCAPS                  0x190UL\n\t#define HWRM_FUNC_VF_RESOURCE_CFG                 0x191UL\n\t#define HWRM_FUNC_BACKING_STORE_QCAPS             0x192UL\n\t#define HWRM_FUNC_BACKING_STORE_CFG               0x193UL\n\t#define HWRM_FUNC_BACKING_STORE_QCFG              0x194UL\n\t#define HWRM_FUNC_VF_BW_CFG                       0x195UL\n\t#define HWRM_FUNC_VF_BW_QCFG                      0x196UL\n\t#define HWRM_FUNC_HOST_PF_IDS_QUERY               0x197UL\n\t#define HWRM_FUNC_QSTATS_EXT                      0x198UL\n\t#define HWRM_STAT_EXT_CTX_QUERY                   0x199UL\n\t#define HWRM_FUNC_SPD_CFG                         0x19aUL\n\t#define HWRM_FUNC_SPD_QCFG                        0x19bUL\n\t#define HWRM_FUNC_PTP_PIN_QCFG                    0x19cUL\n\t#define HWRM_FUNC_PTP_PIN_CFG                     0x19dUL\n\t#define HWRM_FUNC_PTP_CFG                         0x19eUL\n\t#define HWRM_FUNC_PTP_TS_QUERY                    0x19fUL\n\t#define HWRM_FUNC_PTP_EXT_CFG                     0x1a0UL\n\t#define HWRM_FUNC_PTP_EXT_QCFG                    0x1a1UL\n\t#define HWRM_FUNC_KEY_CTX_ALLOC                   0x1a2UL\n\t#define HWRM_FUNC_BACKING_STORE_CFG_V2            0x1a3UL\n\t#define HWRM_FUNC_BACKING_STORE_QCFG_V2           0x1a4UL\n\t#define HWRM_FUNC_DBR_PACING_CFG                  0x1a5UL\n\t#define HWRM_FUNC_DBR_PACING_QCFG                 0x1a6UL\n\t#define HWRM_FUNC_DBR_PACING_BROADCAST_EVENT      0x1a7UL\n\t#define HWRM_FUNC_BACKING_STORE_QCAPS_V2          0x1a8UL\n\t#define HWRM_FUNC_DBR_PACING_NQLIST_QUERY         0x1a9UL\n\t#define HWRM_FUNC_DBR_RECOVERY_COMPLETED          0x1aaUL\n\t#define HWRM_FUNC_SYNCE_CFG                       0x1abUL\n\t#define HWRM_FUNC_SYNCE_QCFG                      0x1acUL\n\t#define HWRM_SELFTEST_QLIST                       0x200UL\n\t#define HWRM_SELFTEST_EXEC                        0x201UL\n\t#define HWRM_SELFTEST_IRQ                         0x202UL\n\t#define HWRM_SELFTEST_RETRIEVE_SERDES_DATA        0x203UL\n\t#define HWRM_PCIE_QSTATS                          0x204UL\n\t#define HWRM_MFG_FRU_WRITE_CONTROL                0x205UL\n\t#define HWRM_MFG_TIMERS_QUERY                     0x206UL\n\t#define HWRM_MFG_OTP_CFG                          0x207UL\n\t#define HWRM_MFG_OTP_QCFG                         0x208UL\n\t#define HWRM_MFG_HDMA_TEST                        0x209UL\n\t#define HWRM_MFG_FRU_EEPROM_WRITE                 0x20aUL\n\t#define HWRM_MFG_FRU_EEPROM_READ                  0x20bUL\n\t#define HWRM_MFG_SOC_IMAGE                        0x20cUL\n\t#define HWRM_MFG_SOC_QSTATUS                      0x20dUL\n\t#define HWRM_MFG_PARAM_SEEPROM_SYNC               0x20eUL\n\t#define HWRM_MFG_PARAM_SEEPROM_READ               0x20fUL\n\t#define HWRM_MFG_PARAM_SEEPROM_HEALTH             0x210UL\n\t#define HWRM_MFG_PRVSN_EXPORT_CSR                 0x211UL\n\t#define HWRM_MFG_PRVSN_IMPORT_CERT                0x212UL\n\t#define HWRM_MFG_PRVSN_GET_STATE                  0x213UL\n\t#define HWRM_MFG_GET_NVM_MEASUREMENT              0x214UL\n\t#define HWRM_MFG_PSOC_QSTATUS                     0x215UL\n\t#define HWRM_MFG_SELFTEST_QLIST                   0x216UL\n\t#define HWRM_MFG_SELFTEST_EXEC                    0x217UL\n\t#define HWRM_STAT_GENERIC_QSTATS                  0x218UL\n\t#define HWRM_TF                                   0x2bcUL\n\t#define HWRM_TF_VERSION_GET                       0x2bdUL\n\t#define HWRM_TF_SESSION_OPEN                      0x2c6UL\n\t#define HWRM_TF_SESSION_ATTACH                    0x2c7UL\n\t#define HWRM_TF_SESSION_REGISTER                  0x2c8UL\n\t#define HWRM_TF_SESSION_UNREGISTER                0x2c9UL\n\t#define HWRM_TF_SESSION_CLOSE                     0x2caUL\n\t#define HWRM_TF_SESSION_QCFG                      0x2cbUL\n\t#define HWRM_TF_SESSION_RESC_QCAPS                0x2ccUL\n\t#define HWRM_TF_SESSION_RESC_ALLOC                0x2cdUL\n\t#define HWRM_TF_SESSION_RESC_FREE                 0x2ceUL\n\t#define HWRM_TF_SESSION_RESC_FLUSH                0x2cfUL\n\t#define HWRM_TF_SESSION_RESC_INFO                 0x2d0UL\n\t#define HWRM_TF_SESSION_HOTUP_STATE_SET           0x2d1UL\n\t#define HWRM_TF_SESSION_HOTUP_STATE_GET           0x2d2UL\n\t#define HWRM_TF_TBL_TYPE_GET                      0x2daUL\n\t#define HWRM_TF_TBL_TYPE_SET                      0x2dbUL\n\t#define HWRM_TF_TBL_TYPE_BULK_GET                 0x2dcUL\n\t#define HWRM_TF_CTXT_MEM_ALLOC                    0x2e2UL\n\t#define HWRM_TF_CTXT_MEM_FREE                     0x2e3UL\n\t#define HWRM_TF_CTXT_MEM_RGTR                     0x2e4UL\n\t#define HWRM_TF_CTXT_MEM_UNRGTR                   0x2e5UL\n\t#define HWRM_TF_EXT_EM_QCAPS                      0x2e6UL\n\t#define HWRM_TF_EXT_EM_OP                         0x2e7UL\n\t#define HWRM_TF_EXT_EM_CFG                        0x2e8UL\n\t#define HWRM_TF_EXT_EM_QCFG                       0x2e9UL\n\t#define HWRM_TF_EM_INSERT                         0x2eaUL\n\t#define HWRM_TF_EM_DELETE                         0x2ebUL\n\t#define HWRM_TF_EM_HASH_INSERT                    0x2ecUL\n\t#define HWRM_TF_EM_MOVE                           0x2edUL\n\t#define HWRM_TF_TCAM_SET                          0x2f8UL\n\t#define HWRM_TF_TCAM_GET                          0x2f9UL\n\t#define HWRM_TF_TCAM_MOVE                         0x2faUL\n\t#define HWRM_TF_TCAM_FREE                         0x2fbUL\n\t#define HWRM_TF_GLOBAL_CFG_SET                    0x2fcUL\n\t#define HWRM_TF_GLOBAL_CFG_GET                    0x2fdUL\n\t#define HWRM_TF_IF_TBL_SET                        0x2feUL\n\t#define HWRM_TF_IF_TBL_GET                        0x2ffUL\n\t#define HWRM_TFC_TBL_SCOPE_QCAPS                  0x380UL\n\t#define HWRM_TFC_TBL_SCOPE_ID_ALLOC               0x381UL\n\t#define HWRM_TFC_TBL_SCOPE_CONFIG                 0x382UL\n\t#define HWRM_TFC_TBL_SCOPE_DECONFIG               0x383UL\n\t#define HWRM_TFC_TBL_SCOPE_FID_ADD                0x384UL\n\t#define HWRM_TFC_TBL_SCOPE_FID_REM                0x385UL\n\t#define HWRM_TFC_TBL_SCOPE_POOL_ALLOC             0x386UL\n\t#define HWRM_TFC_TBL_SCOPE_POOL_FREE              0x387UL\n\t#define HWRM_TFC_SESSION_ID_ALLOC                 0x388UL\n\t#define HWRM_TFC_SESSION_FID_ADD                  0x389UL\n\t#define HWRM_TFC_SESSION_FID_REM                  0x38aUL\n\t#define HWRM_TFC_IDENT_ALLOC                      0x38bUL\n\t#define HWRM_TFC_IDENT_FREE                       0x38cUL\n\t#define HWRM_TFC_IDX_TBL_ALLOC                    0x38dUL\n\t#define HWRM_TFC_IDX_TBL_ALLOC_SET                0x38eUL\n\t#define HWRM_TFC_IDX_TBL_SET                      0x38fUL\n\t#define HWRM_TFC_IDX_TBL_GET                      0x390UL\n\t#define HWRM_TFC_IDX_TBL_FREE                     0x391UL\n\t#define HWRM_TFC_GLOBAL_ID_ALLOC                  0x392UL\n\t#define HWRM_SV                                   0x400UL\n\t#define HWRM_DBG_READ_DIRECT                      0xff10UL\n\t#define HWRM_DBG_READ_INDIRECT                    0xff11UL\n\t#define HWRM_DBG_WRITE_DIRECT                     0xff12UL\n\t#define HWRM_DBG_WRITE_INDIRECT                   0xff13UL\n\t#define HWRM_DBG_DUMP                             0xff14UL\n\t#define HWRM_DBG_ERASE_NVM                        0xff15UL\n\t#define HWRM_DBG_CFG                              0xff16UL\n\t#define HWRM_DBG_COREDUMP_LIST                    0xff17UL\n\t#define HWRM_DBG_COREDUMP_INITIATE                0xff18UL\n\t#define HWRM_DBG_COREDUMP_RETRIEVE                0xff19UL\n\t#define HWRM_DBG_FW_CLI                           0xff1aUL\n\t#define HWRM_DBG_I2C_CMD                          0xff1bUL\n\t#define HWRM_DBG_RING_INFO_GET                    0xff1cUL\n\t#define HWRM_DBG_CRASHDUMP_HEADER                 0xff1dUL\n\t#define HWRM_DBG_CRASHDUMP_ERASE                  0xff1eUL\n\t#define HWRM_DBG_DRV_TRACE                        0xff1fUL\n\t#define HWRM_DBG_QCAPS                            0xff20UL\n\t#define HWRM_DBG_QCFG                             0xff21UL\n\t#define HWRM_DBG_CRASHDUMP_MEDIUM_CFG             0xff22UL\n\t#define HWRM_DBG_USEQ_ALLOC                       0xff23UL\n\t#define HWRM_DBG_USEQ_FREE                        0xff24UL\n\t#define HWRM_DBG_USEQ_FLUSH                       0xff25UL\n\t#define HWRM_DBG_USEQ_QCAPS                       0xff26UL\n\t#define HWRM_DBG_USEQ_CW_CFG                      0xff27UL\n\t#define HWRM_DBG_USEQ_SCHED_CFG                   0xff28UL\n\t#define HWRM_DBG_USEQ_RUN                         0xff29UL\n\t#define HWRM_DBG_USEQ_DELIVERY_REQ                0xff2aUL\n\t#define HWRM_DBG_USEQ_RESP_HDR                    0xff2bUL\n\t#define HWRM_NVM_DEFRAG                           0xffecUL\n\t#define HWRM_NVM_REQ_ARBITRATION                  0xffedUL\n\t#define HWRM_NVM_FACTORY_DEFAULTS                 0xffeeUL\n\t#define HWRM_NVM_VALIDATE_OPTION                  0xffefUL\n\t#define HWRM_NVM_FLUSH                            0xfff0UL\n\t#define HWRM_NVM_GET_VARIABLE                     0xfff1UL\n\t#define HWRM_NVM_SET_VARIABLE                     0xfff2UL\n\t#define HWRM_NVM_INSTALL_UPDATE                   0xfff3UL\n\t#define HWRM_NVM_MODIFY                           0xfff4UL\n\t#define HWRM_NVM_VERIFY_UPDATE                    0xfff5UL\n\t#define HWRM_NVM_GET_DEV_INFO                     0xfff6UL\n\t#define HWRM_NVM_ERASE_DIR_ENTRY                  0xfff7UL\n\t#define HWRM_NVM_MOD_DIR_ENTRY                    0xfff8UL\n\t#define HWRM_NVM_FIND_DIR_ENTRY                   0xfff9UL\n\t#define HWRM_NVM_GET_DIR_ENTRIES                  0xfffaUL\n\t#define HWRM_NVM_GET_DIR_INFO                     0xfffbUL\n\t#define HWRM_NVM_RAW_DUMP                         0xfffcUL\n\t#define HWRM_NVM_READ                             0xfffdUL\n\t#define HWRM_NVM_WRITE                            0xfffeUL\n\t#define HWRM_NVM_RAW_WRITE_BLK                    0xffffUL\n\t#define HWRM_LAST                                HWRM_NVM_RAW_WRITE_BLK\n\t__le16\tunused_0[3];\n};\n\n \nstruct ret_codes {\n\t__le16\terror_code;\n\t#define HWRM_ERR_CODE_SUCCESS                      0x0UL\n\t#define HWRM_ERR_CODE_FAIL                         0x1UL\n\t#define HWRM_ERR_CODE_INVALID_PARAMS               0x2UL\n\t#define HWRM_ERR_CODE_RESOURCE_ACCESS_DENIED       0x3UL\n\t#define HWRM_ERR_CODE_RESOURCE_ALLOC_ERROR         0x4UL\n\t#define HWRM_ERR_CODE_INVALID_FLAGS                0x5UL\n\t#define HWRM_ERR_CODE_INVALID_ENABLES              0x6UL\n\t#define HWRM_ERR_CODE_UNSUPPORTED_TLV              0x7UL\n\t#define HWRM_ERR_CODE_NO_BUFFER                    0x8UL\n\t#define HWRM_ERR_CODE_UNSUPPORTED_OPTION_ERR       0x9UL\n\t#define HWRM_ERR_CODE_HOT_RESET_PROGRESS           0xaUL\n\t#define HWRM_ERR_CODE_HOT_RESET_FAIL               0xbUL\n\t#define HWRM_ERR_CODE_NO_FLOW_COUNTER_DURING_ALLOC 0xcUL\n\t#define HWRM_ERR_CODE_KEY_HASH_COLLISION           0xdUL\n\t#define HWRM_ERR_CODE_KEY_ALREADY_EXISTS           0xeUL\n\t#define HWRM_ERR_CODE_HWRM_ERROR                   0xfUL\n\t#define HWRM_ERR_CODE_BUSY                         0x10UL\n\t#define HWRM_ERR_CODE_RESOURCE_LOCKED              0x11UL\n\t#define HWRM_ERR_CODE_PF_UNAVAILABLE               0x12UL\n\t#define HWRM_ERR_CODE_TLV_ENCAPSULATED_RESPONSE    0x8000UL\n\t#define HWRM_ERR_CODE_UNKNOWN_ERR                  0xfffeUL\n\t#define HWRM_ERR_CODE_CMD_NOT_SUPPORTED            0xffffUL\n\t#define HWRM_ERR_CODE_LAST                        HWRM_ERR_CODE_CMD_NOT_SUPPORTED\n\t__le16\tunused_0[3];\n};\n\n \nstruct hwrm_err_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\topaque_0;\n\t__le16\topaque_1;\n\tu8\tcmd_err;\n\tu8\tvalid;\n};\n#define HWRM_NA_SIGNATURE ((__le32)(-1))\n#define HWRM_MAX_REQ_LEN 128\n#define HWRM_MAX_RESP_LEN 704\n#define HW_HASH_INDEX_SIZE 0x80\n#define HW_HASH_KEY_SIZE 40\n#define HWRM_RESP_VALID_KEY 1\n#define HWRM_TARGET_ID_BONO 0xFFF8\n#define HWRM_TARGET_ID_KONG 0xFFF9\n#define HWRM_TARGET_ID_APE 0xFFFA\n#define HWRM_TARGET_ID_TOOLS 0xFFFD\n#define HWRM_VERSION_MAJOR 1\n#define HWRM_VERSION_MINOR 10\n#define HWRM_VERSION_UPDATE 2\n#define HWRM_VERSION_RSVD 118\n#define HWRM_VERSION_STR \"1.10.2.118\"\n\n \nstruct hwrm_ver_get_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\thwrm_intf_maj;\n\tu8\thwrm_intf_min;\n\tu8\thwrm_intf_upd;\n\tu8\tunused_0[5];\n};\n\n \nstruct hwrm_ver_get_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\thwrm_intf_maj_8b;\n\tu8\thwrm_intf_min_8b;\n\tu8\thwrm_intf_upd_8b;\n\tu8\thwrm_intf_rsvd_8b;\n\tu8\thwrm_fw_maj_8b;\n\tu8\thwrm_fw_min_8b;\n\tu8\thwrm_fw_bld_8b;\n\tu8\thwrm_fw_rsvd_8b;\n\tu8\tmgmt_fw_maj_8b;\n\tu8\tmgmt_fw_min_8b;\n\tu8\tmgmt_fw_bld_8b;\n\tu8\tmgmt_fw_rsvd_8b;\n\tu8\tnetctrl_fw_maj_8b;\n\tu8\tnetctrl_fw_min_8b;\n\tu8\tnetctrl_fw_bld_8b;\n\tu8\tnetctrl_fw_rsvd_8b;\n\t__le32\tdev_caps_cfg;\n\t#define VER_GET_RESP_DEV_CAPS_CFG_SECURE_FW_UPD_SUPPORTED                  0x1UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_FW_DCBX_AGENT_SUPPORTED                  0x2UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_SHORT_CMD_SUPPORTED                      0x4UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_SHORT_CMD_REQUIRED                       0x8UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_KONG_MB_CHNL_SUPPORTED                   0x10UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_FLOW_HANDLE_64BIT_SUPPORTED              0x20UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_L2_FILTER_TYPES_ROCE_OR_L2_SUPPORTED     0x40UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_VIRTIO_VSWITCH_OFFLOAD_SUPPORTED         0x80UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_TRUSTED_VF_SUPPORTED                     0x100UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_FLOW_AGING_SUPPORTED                     0x200UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_ADV_FLOW_COUNTERS_SUPPORTED              0x400UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_CFA_EEM_SUPPORTED                        0x800UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_CFA_ADV_FLOW_MGNT_SUPPORTED              0x1000UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_CFA_TFLIB_SUPPORTED                      0x2000UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_CFA_TRUFLOW_SUPPORTED                    0x4000UL\n\t#define VER_GET_RESP_DEV_CAPS_CFG_SECURE_BOOT_CAPABLE                      0x8000UL\n\tu8\troce_fw_maj_8b;\n\tu8\troce_fw_min_8b;\n\tu8\troce_fw_bld_8b;\n\tu8\troce_fw_rsvd_8b;\n\tchar\thwrm_fw_name[16];\n\tchar\tmgmt_fw_name[16];\n\tchar\tnetctrl_fw_name[16];\n\tchar\tactive_pkg_name[16];\n\tchar\troce_fw_name[16];\n\t__le16\tchip_num;\n\tu8\tchip_rev;\n\tu8\tchip_metal;\n\tu8\tchip_bond_id;\n\tu8\tchip_platform_type;\n\t#define VER_GET_RESP_CHIP_PLATFORM_TYPE_ASIC      0x0UL\n\t#define VER_GET_RESP_CHIP_PLATFORM_TYPE_FPGA      0x1UL\n\t#define VER_GET_RESP_CHIP_PLATFORM_TYPE_PALLADIUM 0x2UL\n\t#define VER_GET_RESP_CHIP_PLATFORM_TYPE_LAST     VER_GET_RESP_CHIP_PLATFORM_TYPE_PALLADIUM\n\t__le16\tmax_req_win_len;\n\t__le16\tmax_resp_len;\n\t__le16\tdef_req_timeout;\n\tu8\tflags;\n\t#define VER_GET_RESP_FLAGS_DEV_NOT_RDY                   0x1UL\n\t#define VER_GET_RESP_FLAGS_EXT_VER_AVAIL                 0x2UL\n\t#define VER_GET_RESP_FLAGS_DEV_NOT_RDY_BACKING_STORE     0x4UL\n\tu8\tunused_0[2];\n\tu8\talways_1;\n\t__le16\thwrm_intf_major;\n\t__le16\thwrm_intf_minor;\n\t__le16\thwrm_intf_build;\n\t__le16\thwrm_intf_patch;\n\t__le16\thwrm_fw_major;\n\t__le16\thwrm_fw_minor;\n\t__le16\thwrm_fw_build;\n\t__le16\thwrm_fw_patch;\n\t__le16\tmgmt_fw_major;\n\t__le16\tmgmt_fw_minor;\n\t__le16\tmgmt_fw_build;\n\t__le16\tmgmt_fw_patch;\n\t__le16\tnetctrl_fw_major;\n\t__le16\tnetctrl_fw_minor;\n\t__le16\tnetctrl_fw_build;\n\t__le16\tnetctrl_fw_patch;\n\t__le16\troce_fw_major;\n\t__le16\troce_fw_minor;\n\t__le16\troce_fw_build;\n\t__le16\troce_fw_patch;\n\t__le16\tmax_ext_req_len;\n\t__le16\tmax_req_timeout;\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct eject_cmpl {\n\t__le16\ttype;\n\t#define EJECT_CMPL_TYPE_MASK       0x3fUL\n\t#define EJECT_CMPL_TYPE_SFT        0\n\t#define EJECT_CMPL_TYPE_STAT_EJECT   0x1aUL\n\t#define EJECT_CMPL_TYPE_LAST        EJECT_CMPL_TYPE_STAT_EJECT\n\t#define EJECT_CMPL_FLAGS_MASK      0xffc0UL\n\t#define EJECT_CMPL_FLAGS_SFT       6\n\t#define EJECT_CMPL_FLAGS_ERROR      0x40UL\n\t__le16\tlen;\n\t__le32\topaque;\n\t__le16\tv;\n\t#define EJECT_CMPL_V                              0x1UL\n\t#define EJECT_CMPL_ERRORS_MASK                    0xfffeUL\n\t#define EJECT_CMPL_ERRORS_SFT                     1\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_MASK        0xeUL\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_SFT         1\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_NO_BUFFER     (0x0UL << 1)\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_DID_NOT_FIT   (0x1UL << 1)\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_BAD_FORMAT    (0x3UL << 1)\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_FLUSH         (0x5UL << 1)\n\t#define EJECT_CMPL_ERRORS_BUFFER_ERROR_LAST         EJECT_CMPL_ERRORS_BUFFER_ERROR_FLUSH\n\t__le16\treserved16;\n\t__le32\tunused_2;\n};\n\n \nstruct hwrm_cmpl {\n\t__le16\ttype;\n\t#define CMPL_TYPE_MASK     0x3fUL\n\t#define CMPL_TYPE_SFT      0\n\t#define CMPL_TYPE_HWRM_DONE  0x20UL\n\t#define CMPL_TYPE_LAST      CMPL_TYPE_HWRM_DONE\n\t__le16\tsequence_id;\n\t__le32\tunused_1;\n\t__le32\tv;\n\t#define CMPL_V     0x1UL\n\t__le32\tunused_3;\n};\n\n \nstruct hwrm_fwd_req_cmpl {\n\t__le16\treq_len_type;\n\t#define FWD_REQ_CMPL_TYPE_MASK        0x3fUL\n\t#define FWD_REQ_CMPL_TYPE_SFT         0\n\t#define FWD_REQ_CMPL_TYPE_HWRM_FWD_REQ  0x22UL\n\t#define FWD_REQ_CMPL_TYPE_LAST         FWD_REQ_CMPL_TYPE_HWRM_FWD_REQ\n\t#define FWD_REQ_CMPL_REQ_LEN_MASK     0xffc0UL\n\t#define FWD_REQ_CMPL_REQ_LEN_SFT      6\n\t__le16\tsource_id;\n\t__le32\tunused0;\n\t__le32\treq_buf_addr_v[2];\n\t#define FWD_REQ_CMPL_V                0x1UL\n\t#define FWD_REQ_CMPL_REQ_BUF_ADDR_MASK 0xfffffffeUL\n\t#define FWD_REQ_CMPL_REQ_BUF_ADDR_SFT 1\n};\n\n \nstruct hwrm_fwd_resp_cmpl {\n\t__le16\ttype;\n\t#define FWD_RESP_CMPL_TYPE_MASK         0x3fUL\n\t#define FWD_RESP_CMPL_TYPE_SFT          0\n\t#define FWD_RESP_CMPL_TYPE_HWRM_FWD_RESP  0x24UL\n\t#define FWD_RESP_CMPL_TYPE_LAST          FWD_RESP_CMPL_TYPE_HWRM_FWD_RESP\n\t__le16\tsource_id;\n\t__le16\tresp_len;\n\t__le16\tunused_1;\n\t__le32\tresp_buf_addr_v[2];\n\t#define FWD_RESP_CMPL_V                 0x1UL\n\t#define FWD_RESP_CMPL_RESP_BUF_ADDR_MASK 0xfffffffeUL\n\t#define FWD_RESP_CMPL_RESP_BUF_ADDR_SFT 1\n};\n\n \nstruct hwrm_async_event_cmpl {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_TYPE_LAST             ASYNC_EVENT_CMPL_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LINK_STATUS_CHANGE         0x0UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LINK_MTU_CHANGE            0x1UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LINK_SPEED_CHANGE          0x2UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_DCB_CONFIG_CHANGE          0x3UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PORT_CONN_NOT_ALLOWED      0x4UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LINK_SPEED_CFG_NOT_ALLOWED 0x5UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LINK_SPEED_CFG_CHANGE      0x6UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PORT_PHY_CFG_CHANGE        0x7UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_RESET_NOTIFY               0x8UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_ERROR_RECOVERY             0x9UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_RING_MONITOR_MSG           0xaUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_FUNC_DRVR_UNLOAD           0x10UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_FUNC_DRVR_LOAD             0x11UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_FUNC_FLR_PROC_CMPLT        0x12UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PF_DRVR_UNLOAD             0x20UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PF_DRVR_LOAD               0x21UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_VF_FLR                     0x30UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_VF_MAC_ADDR_CHANGE         0x31UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PF_VF_COMM_STATUS_CHANGE   0x32UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_VF_CFG_CHANGE              0x33UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LLFC_PFC_CHANGE            0x34UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_DEFAULT_VNIC_CHANGE        0x35UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_HW_FLOW_AGED               0x36UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_DEBUG_NOTIFICATION         0x37UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_EEM_CACHE_FLUSH_REQ        0x38UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_EEM_CACHE_FLUSH_DONE       0x39UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_TCP_FLAG_ACTION_CHANGE     0x3aUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_EEM_FLOW_ACTIVE            0x3bUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_EEM_CFG_CHANGE             0x3cUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_TFLIB_DEFAULT_VNIC_CHANGE  0x3dUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_TFLIB_LINK_STATUS_CHANGE   0x3eUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_QUIESCE_DONE               0x3fUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_DEFERRED_RESPONSE          0x40UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PFC_WATCHDOG_CFG_CHANGE    0x41UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_ECHO_REQUEST               0x42UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PHC_UPDATE                 0x43UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_PPS_TIMESTAMP              0x44UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_ERROR_REPORT               0x45UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_DOORBELL_PACING_THRESHOLD  0x46UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_RSS_CHANGE                 0x47UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_DOORBELL_PACING_NQ_UPDATE  0x48UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_MAX_RGTR_EVENT_ID          0x49UL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_FW_TRACE_MSG               0xfeUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_HWRM_ERROR                 0xffUL\n\t#define ASYNC_EVENT_CMPL_EVENT_ID_LAST                      ASYNC_EVENT_CMPL_EVENT_ID_HWRM_ERROR\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n};\n\n \nstruct hwrm_async_event_cmpl_link_status_change {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_TYPE_LAST             ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_ID_LINK_STATUS_CHANGE 0x0UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_ID_LAST              ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_ID_LINK_STATUS_CHANGE\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_LINK_CHANGE     0x1UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_LINK_CHANGE_DOWN  0x0UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_LINK_CHANGE_UP    0x1UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_LINK_CHANGE_LAST ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_LINK_CHANGE_UP\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_PORT_MASK       0xeUL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_PORT_SFT        1\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_PORT_ID_MASK    0xffff0UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_PORT_ID_SFT     4\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_PF_ID_MASK      0xff00000UL\n\t#define ASYNC_EVENT_CMPL_LINK_STATUS_CHANGE_EVENT_DATA1_PF_ID_SFT       20\n};\n\n \nstruct hwrm_async_event_cmpl_port_conn_not_allowed {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_TYPE_LAST             ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_ID_PORT_CONN_NOT_ALLOWED 0x4UL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_ID_LAST                 ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_ID_PORT_CONN_NOT_ALLOWED\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_PORT_ID_MASK                 0xffffUL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_PORT_ID_SFT                  0\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_MASK      0xff0000UL\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_SFT       16\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_NONE        (0x0UL << 16)\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_DISABLETX   (0x1UL << 16)\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_WARNINGMSG  (0x2UL << 16)\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_PWRDOWN     (0x3UL << 16)\n\t#define ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_LAST       ASYNC_EVENT_CMPL_PORT_CONN_NOT_ALLOWED_EVENT_DATA1_ENFORCEMENT_POLICY_PWRDOWN\n};\n\n \nstruct hwrm_async_event_cmpl_link_speed_cfg_change {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_TYPE_LAST             ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_ID_LINK_SPEED_CFG_CHANGE 0x6UL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_ID_LAST                 ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_ID_LINK_SPEED_CFG_CHANGE\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_DATA1_PORT_ID_MASK                     0xffffUL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_DATA1_PORT_ID_SFT                      0\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_DATA1_SUPPORTED_LINK_SPEEDS_CHANGE     0x10000UL\n\t#define ASYNC_EVENT_CMPL_LINK_SPEED_CFG_CHANGE_EVENT_DATA1_ILLEGAL_LINK_SPEED_CFG           0x20000UL\n};\n\n \nstruct hwrm_async_event_cmpl_reset_notify {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_TYPE_LAST             ASYNC_EVENT_CMPL_RESET_NOTIFY_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_ID_RESET_NOTIFY 0x8UL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_ID_LAST        ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_ID_RESET_NOTIFY\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA2_FW_STATUS_CODE_MASK 0xffffUL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA2_FW_STATUS_CODE_SFT 0\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DRIVER_ACTION_MASK                  0xffUL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DRIVER_ACTION_SFT                   0\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DRIVER_ACTION_DRIVER_STOP_TX_QUEUE    0x1UL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DRIVER_ACTION_DRIVER_IFDOWN           0x2UL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DRIVER_ACTION_LAST                   ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DRIVER_ACTION_DRIVER_IFDOWN\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_MASK                    0xff00UL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_SFT                     8\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_MANAGEMENT_RESET_REQUEST  (0x1UL << 8)\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_FW_EXCEPTION_FATAL        (0x2UL << 8)\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_FW_EXCEPTION_NON_FATAL    (0x3UL << 8)\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_FAST_RESET                (0x4UL << 8)\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_FW_ACTIVATION             (0x5UL << 8)\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_LAST                     ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_REASON_CODE_FW_ACTIVATION\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DELAY_IN_100MS_TICKS_MASK           0xffff0000UL\n\t#define ASYNC_EVENT_CMPL_RESET_NOTIFY_EVENT_DATA1_DELAY_IN_100MS_TICKS_SFT            16\n};\n\n \nstruct hwrm_async_event_cmpl_error_recovery {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_RECOVERY_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_ID_ERROR_RECOVERY 0x9UL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_ID_LAST          ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_ID_ERROR_RECOVERY\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_DATA1_FLAGS_MASK                 0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_DATA1_FLAGS_SFT                  0\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_DATA1_FLAGS_MASTER_FUNC           0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_RECOVERY_EVENT_DATA1_FLAGS_RECOVERY_ENABLED      0x2UL\n};\n\n \nstruct hwrm_async_event_cmpl_ring_monitor_msg {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_TYPE_LAST             ASYNC_EVENT_CMPL_RING_MONITOR_MSG_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_ID_RING_MONITOR_MSG 0xaUL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_ID_LAST            ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_ID_RING_MONITOR_MSG\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_MASK 0xffUL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_SFT 0\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_TX    0x0UL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_RX    0x1UL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_CMPL  0x2UL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_LAST ASYNC_EVENT_CMPL_RING_MONITOR_MSG_EVENT_DATA2_DISABLE_RING_TYPE_CMPL\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_RING_MONITOR_MSG_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n};\n\n \nstruct hwrm_async_event_cmpl_vf_cfg_change {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_TYPE_LAST             ASYNC_EVENT_CMPL_VF_CFG_CHANGE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_ID_VF_CFG_CHANGE 0x33UL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_ID_LAST         ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_ID_VF_CFG_CHANGE\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA2_VF_ID_MASK 0xffffUL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA2_VF_ID_SFT 0\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA1_MTU_CHANGE                0x1UL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA1_MRU_CHANGE                0x2UL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA1_DFLT_MAC_ADDR_CHANGE      0x4UL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA1_DFLT_VLAN_CHANGE          0x8UL\n\t#define ASYNC_EVENT_CMPL_VF_CFG_CHANGE_EVENT_DATA1_TRUSTED_VF_CFG_CHANGE     0x10UL\n};\n\n \nstruct hwrm_async_event_cmpl_default_vnic_change {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_TYPE_LAST             ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_TYPE_HWRM_ASYNC_EVENT\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_UNUSED1_MASK         0xffc0UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_UNUSED1_SFT          6\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_ID_ALLOC_FREE_NOTIFICATION 0x35UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_ID_LAST                   ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_ID_ALLOC_FREE_NOTIFICATION\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_DEF_VNIC_STATE_MASK          0x3UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_DEF_VNIC_STATE_SFT           0\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_DEF_VNIC_STATE_DEF_VNIC_ALLOC  0x1UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_DEF_VNIC_STATE_DEF_VNIC_FREE   0x2UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_DEF_VNIC_STATE_LAST           ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_DEF_VNIC_STATE_DEF_VNIC_FREE\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_PF_ID_MASK                   0x3fcUL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_PF_ID_SFT                    2\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_VF_ID_MASK                   0x3fffc00UL\n\t#define ASYNC_EVENT_CMPL_DEFAULT_VNIC_CHANGE_EVENT_DATA1_VF_ID_SFT                    10\n};\n\n \nstruct hwrm_async_event_cmpl_hw_flow_aged {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_TYPE_LAST             ASYNC_EVENT_CMPL_HW_FLOW_AGED_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_ID_HW_FLOW_AGED 0x36UL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_ID_LAST        ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_ID_HW_FLOW_AGED\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_ID_MASK       0x7fffffffUL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_ID_SFT        0\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_DIRECTION     0x80000000UL\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_DIRECTION_RX    (0x0UL << 31)\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_DIRECTION_TX    (0x1UL << 31)\n\t#define ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_DIRECTION_LAST ASYNC_EVENT_CMPL_HW_FLOW_AGED_EVENT_DATA1_FLOW_DIRECTION_TX\n};\n\n \nstruct hwrm_async_event_cmpl_eem_cache_flush_req {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_TYPE_LAST             ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_EVENT_ID_EEM_CACHE_FLUSH_REQ 0x38UL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_EVENT_ID_LAST               ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_EVENT_ID_EEM_CACHE_FLUSH_REQ\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_REQ_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n};\n\n \nstruct hwrm_async_event_cmpl_eem_cache_flush_done {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_TYPE_LAST             ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_EVENT_ID_EEM_CACHE_FLUSH_DONE 0x39UL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_EVENT_ID_LAST                ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_EVENT_ID_EEM_CACHE_FLUSH_DONE\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_EVENT_DATA1_FID_MASK 0xffffUL\n\t#define ASYNC_EVENT_CMPL_EEM_CACHE_FLUSH_DONE_EVENT_DATA1_FID_SFT 0\n};\n\n \nstruct hwrm_async_event_cmpl_deferred_response {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_TYPE_LAST             ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_EVENT_ID_DEFERRED_RESPONSE 0x40UL\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_EVENT_ID_LAST             ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_EVENT_ID_DEFERRED_RESPONSE\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_EVENT_DATA2_SEQ_ID_MASK 0xffffUL\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_EVENT_DATA2_SEQ_ID_SFT 0\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_DEFERRED_RESPONSE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n};\n\n \nstruct hwrm_async_event_cmpl_echo_request {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_TYPE_LAST             ASYNC_EVENT_CMPL_ECHO_REQUEST_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_EVENT_ID_ECHO_REQUEST 0x42UL\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ECHO_REQUEST_EVENT_ID_ECHO_REQUEST\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ECHO_REQUEST_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n};\n\n \nstruct hwrm_async_event_cmpl_phc_update {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_TYPE_LAST             ASYNC_EVENT_CMPL_PHC_UPDATE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_ID_PHC_UPDATE 0x43UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_ID_LAST      ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_ID_PHC_UPDATE\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA2_PHC_MASTER_FID_MASK 0xffffUL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA2_PHC_MASTER_FID_SFT 0\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA2_PHC_SEC_FID_MASK   0xffff0000UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA2_PHC_SEC_FID_SFT    16\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_MASK          0xfUL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_SFT           0\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_PHC_MASTER      0x1UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_PHC_SECONDARY   0x2UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_PHC_FAILOVER    0x3UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_PHC_RTC_UPDATE  0x4UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_LAST           ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_FLAGS_PHC_RTC_UPDATE\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_PHC_TIME_MSB_MASK   0xffff0UL\n\t#define ASYNC_EVENT_CMPL_PHC_UPDATE_EVENT_DATA1_PHC_TIME_MSB_SFT    4\n};\n\n \nstruct hwrm_async_event_cmpl_pps_timestamp {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_TYPE_LAST             ASYNC_EVENT_CMPL_PPS_TIMESTAMP_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_ID_PPS_TIMESTAMP 0x44UL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_ID_LAST         ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_ID_PPS_TIMESTAMP\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_EVENT_TYPE              0x1UL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_EVENT_TYPE_INTERNAL       0x0UL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_EVENT_TYPE_EXTERNAL       0x1UL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_EVENT_TYPE_LAST          ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_EVENT_TYPE_EXTERNAL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_PIN_NUMBER_MASK         0xeUL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_PIN_NUMBER_SFT          1\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_PPS_TIMESTAMP_UPPER_MASK 0xffff0UL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA2_PPS_TIMESTAMP_UPPER_SFT 4\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA1_PPS_TIMESTAMP_LOWER_MASK 0xffffffffUL\n\t#define ASYNC_EVENT_CMPL_PPS_TIMESTAMP_EVENT_DATA1_PPS_TIMESTAMP_LOWER_SFT 0\n};\n\n \nstruct hwrm_async_event_cmpl_error_report {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_REPORT_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_EVENT_ID_ERROR_REPORT 0x45UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_EVENT_ID_ERROR_REPORT\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_EVENT_DATA1_ERROR_TYPE_MASK 0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_EVENT_DATA1_ERROR_TYPE_SFT 0\n};\n\n \nstruct hwrm_async_event_cmpl_hwrm_error {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_TYPE_LAST             ASYNC_EVENT_CMPL_HWRM_ERROR_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_ID_HWRM_ERROR 0xffUL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_ID_LAST      ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_ID_HWRM_ERROR\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_MASK    0xffUL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_SFT     0\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_WARNING   0x0UL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_NONFATAL  0x1UL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_FATAL     0x2UL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_LAST     ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA2_SEVERITY_FATAL\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_HWRM_ERROR_EVENT_DATA1_TIMESTAMP     0x1UL\n};\n\n \nstruct hwrm_async_event_cmpl_error_report_base {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_ID_ERROR_REPORT 0x45UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_ID_ERROR_REPORT\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_MASK                   0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_SFT                    0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_RESERVED                 0x0UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_PAUSE_STORM              0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_INVALID_SIGNAL           0x2UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_NVM                      0x3UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_DOORBELL_DROP_THRESHOLD  0x4UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_THERMAL_THRESHOLD        0x5UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_LAST                    ASYNC_EVENT_CMPL_ERROR_REPORT_BASE_EVENT_DATA1_ERROR_TYPE_THERMAL_THRESHOLD\n};\n\n \nstruct hwrm_async_event_cmpl_error_report_pause_storm {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_ID_ERROR_REPORT 0x45UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_ID_ERROR_REPORT\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_DATA1_ERROR_TYPE_MASK       0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_DATA1_ERROR_TYPE_SFT        0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_DATA1_ERROR_TYPE_PAUSE_STORM  0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_DATA1_ERROR_TYPE_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_PAUSE_STORM_EVENT_DATA1_ERROR_TYPE_PAUSE_STORM\n};\n\n \nstruct hwrm_async_event_cmpl_error_report_invalid_signal {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_ID_ERROR_REPORT 0x45UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_ID_ERROR_REPORT\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA2_PIN_ID_MASK 0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA2_PIN_ID_SFT 0\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA1_ERROR_TYPE_MASK          0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA1_ERROR_TYPE_SFT           0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA1_ERROR_TYPE_INVALID_SIGNAL  0x2UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA1_ERROR_TYPE_LAST           ASYNC_EVENT_CMPL_ERROR_REPORT_INVALID_SIGNAL_EVENT_DATA1_ERROR_TYPE_INVALID_SIGNAL\n};\n\n \nstruct hwrm_async_event_cmpl_error_report_nvm {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_ID_ERROR_REPORT 0x45UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_ID_ERROR_REPORT\n\t__le32\tevent_data2;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA2_ERR_ADDR_MASK 0xffffffffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA2_ERR_ADDR_SFT 0\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_ERROR_TYPE_MASK     0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_ERROR_TYPE_SFT      0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_ERROR_TYPE_NVM_ERROR  0x3UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_ERROR_TYPE_LAST      ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_ERROR_TYPE_NVM_ERROR\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_NVM_ERR_TYPE_MASK   0xff00UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_NVM_ERR_TYPE_SFT    8\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_NVM_ERR_TYPE_WRITE    (0x1UL << 8)\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_NVM_ERR_TYPE_ERASE    (0x2UL << 8)\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_NVM_ERR_TYPE_LAST    ASYNC_EVENT_CMPL_ERROR_REPORT_NVM_EVENT_DATA1_NVM_ERR_TYPE_ERASE\n};\n\n \nstruct hwrm_async_event_cmpl_error_report_doorbell_drop_threshold {\n\t__le16\ttype;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_TYPE_MASK            0x3fUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_TYPE_SFT             0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_TYPE_HWRM_ASYNC_EVENT  0x2eUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_TYPE_LAST             ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_TYPE_HWRM_ASYNC_EVENT\n\t__le16\tevent_id;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_ID_ERROR_REPORT 0x45UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_ID_LAST        ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_ID_ERROR_REPORT\n\t__le32\tevent_data2;\n\tu8\topaque_v;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_V          0x1UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_OPAQUE_MASK 0xfeUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_OPAQUE_SFT 1\n\tu8\ttimestamp_lo;\n\t__le16\ttimestamp_hi;\n\t__le32\tevent_data1;\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_ERROR_TYPE_MASK                   0xffUL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_ERROR_TYPE_SFT                    0\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_ERROR_TYPE_DOORBELL_DROP_THRESHOLD  0x4UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_ERROR_TYPE_LAST                    ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_ERROR_TYPE_DOORBELL_DROP_THRESHOLD\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_EPOCH_MASK                        0xffffff00UL\n\t#define ASYNC_EVENT_CMPL_ERROR_REPORT_DOORBELL_DROP_THRESHOLD_EVENT_DATA1_EPOCH_SFT                         8\n};\n\n \nstruct hwrm_func_reset_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_RESET_REQ_ENABLES_VF_ID_VALID     0x1UL\n\t__le16\tvf_id;\n\tu8\tfunc_reset_level;\n\t#define FUNC_RESET_REQ_FUNC_RESET_LEVEL_RESETALL      0x0UL\n\t#define FUNC_RESET_REQ_FUNC_RESET_LEVEL_RESETME       0x1UL\n\t#define FUNC_RESET_REQ_FUNC_RESET_LEVEL_RESETCHILDREN 0x2UL\n\t#define FUNC_RESET_REQ_FUNC_RESET_LEVEL_RESETVF       0x3UL\n\t#define FUNC_RESET_REQ_FUNC_RESET_LEVEL_LAST         FUNC_RESET_REQ_FUNC_RESET_LEVEL_RESETVF\n\tu8\tunused_0;\n};\n\n \nstruct hwrm_func_reset_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_getfid_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_GETFID_REQ_ENABLES_PCI_ID     0x1UL\n\t__le16\tpci_id;\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_func_getfid_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tfid;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_vf_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_VF_ALLOC_REQ_ENABLES_FIRST_VF_ID     0x1UL\n\t__le16\tfirst_vf_id;\n\t__le16\tnum_vfs;\n};\n\n \nstruct hwrm_func_vf_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tfirst_vf_id;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_vf_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_VF_FREE_REQ_ENABLES_FIRST_VF_ID     0x1UL\n\t__le16\tfirst_vf_id;\n\t__le16\tnum_vfs;\n};\n\n \nstruct hwrm_func_vf_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_vf_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_VF_CFG_REQ_ENABLES_MTU                  0x1UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_GUEST_VLAN           0x2UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_ASYNC_EVENT_CR       0x4UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_DFLT_MAC_ADDR        0x8UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_RSSCOS_CTXS      0x10UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_CMPL_RINGS       0x20UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_TX_RINGS         0x40UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_RX_RINGS         0x80UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_L2_CTXS          0x100UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_VNICS            0x200UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_STAT_CTXS        0x400UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_HW_RING_GRPS     0x800UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_TX_KEY_CTXS      0x1000UL\n\t#define FUNC_VF_CFG_REQ_ENABLES_NUM_RX_KEY_CTXS      0x2000UL\n\t__le16\tmtu;\n\t__le16\tguest_vlan;\n\t__le16\tasync_event_cr;\n\tu8\tdflt_mac_addr[6];\n\t__le32\tflags;\n\t#define FUNC_VF_CFG_REQ_FLAGS_TX_ASSETS_TEST             0x1UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_RX_ASSETS_TEST             0x2UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_CMPL_ASSETS_TEST           0x4UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_RSSCOS_CTX_ASSETS_TEST     0x8UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_RING_GRP_ASSETS_TEST       0x10UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_STAT_CTX_ASSETS_TEST       0x20UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_VNIC_ASSETS_TEST           0x40UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_L2_CTX_ASSETS_TEST         0x80UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_PPP_PUSH_MODE_ENABLE       0x100UL\n\t#define FUNC_VF_CFG_REQ_FLAGS_PPP_PUSH_MODE_DISABLE      0x200UL\n\t__le16\tnum_rsscos_ctxs;\n\t__le16\tnum_cmpl_rings;\n\t__le16\tnum_tx_rings;\n\t__le16\tnum_rx_rings;\n\t__le16\tnum_l2_ctxs;\n\t__le16\tnum_vnics;\n\t__le16\tnum_stat_ctxs;\n\t__le16\tnum_hw_ring_grps;\n\t__le16\tnum_tx_key_ctxs;\n\t__le16\tnum_rx_key_ctxs;\n};\n\n \nstruct hwrm_func_vf_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_func_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tfid;\n\t__le16\tport_id;\n\t__le32\tflags;\n\t#define FUNC_QCAPS_RESP_FLAGS_PUSH_MODE_SUPPORTED                   0x1UL\n\t#define FUNC_QCAPS_RESP_FLAGS_GLOBAL_MSIX_AUTOMASKING               0x2UL\n\t#define FUNC_QCAPS_RESP_FLAGS_PTP_SUPPORTED                         0x4UL\n\t#define FUNC_QCAPS_RESP_FLAGS_ROCE_V1_SUPPORTED                     0x8UL\n\t#define FUNC_QCAPS_RESP_FLAGS_ROCE_V2_SUPPORTED                     0x10UL\n\t#define FUNC_QCAPS_RESP_FLAGS_WOL_MAGICPKT_SUPPORTED                0x20UL\n\t#define FUNC_QCAPS_RESP_FLAGS_WOL_BMP_SUPPORTED                     0x40UL\n\t#define FUNC_QCAPS_RESP_FLAGS_TX_RING_RL_SUPPORTED                  0x80UL\n\t#define FUNC_QCAPS_RESP_FLAGS_TX_BW_CFG_SUPPORTED                   0x100UL\n\t#define FUNC_QCAPS_RESP_FLAGS_VF_TX_RING_RL_SUPPORTED               0x200UL\n\t#define FUNC_QCAPS_RESP_FLAGS_VF_BW_CFG_SUPPORTED                   0x400UL\n\t#define FUNC_QCAPS_RESP_FLAGS_STD_TX_RING_MODE_SUPPORTED            0x800UL\n\t#define FUNC_QCAPS_RESP_FLAGS_GENEVE_TUN_FLAGS_SUPPORTED            0x1000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_NVGRE_TUN_FLAGS_SUPPORTED             0x2000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_GRE_TUN_FLAGS_SUPPORTED               0x4000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_MPLS_TUN_FLAGS_SUPPORTED              0x8000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_PCIE_STATS_SUPPORTED                  0x10000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_ADOPTED_PF_SUPPORTED                  0x20000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_ADMIN_PF_SUPPORTED                    0x40000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_LINK_ADMIN_STATUS_SUPPORTED           0x80000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_WCB_PUSH_MODE                         0x100000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_DYNAMIC_TX_RING_ALLOC                 0x200000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_HOT_RESET_CAPABLE                     0x400000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_ERROR_RECOVERY_CAPABLE                0x800000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_STATS_SUPPORTED                   0x1000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_ERR_RECOVER_RELOAD                    0x2000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_NOTIFY_VF_DEF_VNIC_CHNG_SUPPORTED     0x4000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_VLAN_ACCELERATION_TX_DISABLED         0x8000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_COREDUMP_CMD_SUPPORTED                0x10000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_CRASHDUMP_CMD_SUPPORTED               0x20000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_PFC_WD_STATS_SUPPORTED                0x40000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_DBG_QCAPS_CMD_SUPPORTED               0x80000000UL\n\tu8\tmac_address[6];\n\t__le16\tmax_rsscos_ctx;\n\t__le16\tmax_cmpl_rings;\n\t__le16\tmax_tx_rings;\n\t__le16\tmax_rx_rings;\n\t__le16\tmax_l2_ctxs;\n\t__le16\tmax_vnics;\n\t__le16\tfirst_vf_id;\n\t__le16\tmax_vfs;\n\t__le16\tmax_stat_ctx;\n\t__le32\tmax_encap_records;\n\t__le32\tmax_decap_records;\n\t__le32\tmax_tx_em_flows;\n\t__le32\tmax_tx_wm_flows;\n\t__le32\tmax_rx_em_flows;\n\t__le32\tmax_rx_wm_flows;\n\t__le32\tmax_mcast_filters;\n\t__le32\tmax_flow_id;\n\t__le32\tmax_hw_ring_grps;\n\t__le16\tmax_sp_tx_rings;\n\t__le16\tmax_msix_vfs;\n\t__le32\tflags_ext;\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_ECN_MARK_SUPPORTED                          0x1UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_ECN_STATS_SUPPORTED                         0x2UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_EXT_HW_STATS_SUPPORTED                      0x4UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_HOT_RESET_IF_SUPPORT                        0x8UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_PROXY_MODE_SUPPORT                          0x10UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_TX_PROXY_SRC_INTF_OVERRIDE_SUPPORT          0x20UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_SCHQ_SUPPORTED                              0x40UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_PPP_PUSH_MODE_SUPPORTED                     0x80UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_EVB_MODE_CFG_NOT_SUPPORTED                  0x100UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_SOC_SPD_SUPPORTED                           0x200UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_FW_LIVEPATCH_SUPPORTED                      0x400UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_FAST_RESET_CAPABLE                          0x800UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_TX_METADATA_CFG_CAPABLE                     0x1000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_NVM_OPTION_ACTION_SUPPORTED                 0x2000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_BD_METADATA_SUPPORTED                       0x4000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_ECHO_REQUEST_SUPPORTED                      0x8000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_NPAR_1_2_SUPPORTED                          0x10000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_PTP_PTM_SUPPORTED                           0x20000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_PTP_PPS_SUPPORTED                           0x40000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_VF_CFG_ASYNC_FOR_PF_SUPPORTED               0x80000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_PARTITION_BW_SUPPORTED                      0x100000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_DFLT_VLAN_TPID_PCP_SUPPORTED                0x200000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_KTLS_SUPPORTED                              0x400000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_EP_RATE_CONTROL                             0x800000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_MIN_BW_SUPPORTED                            0x1000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_TX_COAL_CMPL_CAP                            0x2000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_BS_V2_SUPPORTED                             0x4000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_BS_V2_REQUIRED                              0x8000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_PTP_64BIT_RTC_SUPPORTED                     0x10000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_DBR_PACING_SUPPORTED                        0x20000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_HW_DBR_DROP_RECOV_SUPPORTED                 0x40000000UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT_DISABLE_CQ_OVERFLOW_DETECTION_SUPPORTED     0x80000000UL\n\tu8\tmax_schqs;\n\tu8\tmpc_chnls_cap;\n\t#define FUNC_QCAPS_RESP_MPC_CHNLS_CAP_TCE         0x1UL\n\t#define FUNC_QCAPS_RESP_MPC_CHNLS_CAP_RCE         0x2UL\n\t#define FUNC_QCAPS_RESP_MPC_CHNLS_CAP_TE_CFA      0x4UL\n\t#define FUNC_QCAPS_RESP_MPC_CHNLS_CAP_RE_CFA      0x8UL\n\t#define FUNC_QCAPS_RESP_MPC_CHNLS_CAP_PRIMATE     0x10UL\n\t__le16\tmax_key_ctxs_alloc;\n\t__le32\tflags_ext2;\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_RX_ALL_PKTS_TIMESTAMPS_SUPPORTED     0x1UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_QUIC_SUPPORTED                       0x2UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_KDNET_SUPPORTED                      0x4UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_DBR_PACING_EXT_SUPPORTED             0x8UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_SW_DBR_DROP_RECOVERY_SUPPORTED       0x10UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_GENERIC_STATS_SUPPORTED              0x20UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_UDP_GSO_SUPPORTED                    0x40UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_SYNCE_SUPPORTED                      0x80UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_DBR_PACING_V0_SUPPORTED              0x100UL\n\t#define FUNC_QCAPS_RESP_FLAGS_EXT2_TX_PKT_TS_CMPL_SUPPORTED             0x200UL\n\t__le16\ttunnel_disable_flag;\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_VXLAN      0x1UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_NGE        0x2UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_NVGRE      0x4UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_L2GRE      0x8UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_GRE        0x10UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_IPINIP     0x20UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_MPLS       0x40UL\n\t#define FUNC_QCAPS_RESP_TUNNEL_DISABLE_FLAG_DISABLE_PPPOE      0x80UL\n\tu8\tunused_1;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_func_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tfid;\n\t__le16\tport_id;\n\t__le16\tvlan;\n\t__le16\tflags;\n\t#define FUNC_QCFG_RESP_FLAGS_OOB_WOL_MAGICPKT_ENABLED     0x1UL\n\t#define FUNC_QCFG_RESP_FLAGS_OOB_WOL_BMP_ENABLED          0x2UL\n\t#define FUNC_QCFG_RESP_FLAGS_FW_DCBX_AGENT_ENABLED        0x4UL\n\t#define FUNC_QCFG_RESP_FLAGS_STD_TX_RING_MODE_ENABLED     0x8UL\n\t#define FUNC_QCFG_RESP_FLAGS_FW_LLDP_AGENT_ENABLED        0x10UL\n\t#define FUNC_QCFG_RESP_FLAGS_MULTI_HOST                   0x20UL\n\t#define FUNC_QCFG_RESP_FLAGS_TRUSTED_VF                   0x40UL\n\t#define FUNC_QCFG_RESP_FLAGS_SECURE_MODE_ENABLED          0x80UL\n\t#define FUNC_QCFG_RESP_FLAGS_PREBOOT_LEGACY_L2_RINGS      0x100UL\n\t#define FUNC_QCFG_RESP_FLAGS_HOT_RESET_ALLOWED            0x200UL\n\t#define FUNC_QCFG_RESP_FLAGS_PPP_PUSH_MODE_ENABLED        0x400UL\n\t#define FUNC_QCFG_RESP_FLAGS_RING_MONITOR_ENABLED         0x800UL\n\t#define FUNC_QCFG_RESP_FLAGS_FAST_RESET_ALLOWED           0x1000UL\n\t#define FUNC_QCFG_RESP_FLAGS_MULTI_ROOT                   0x2000UL\n\t#define FUNC_QCFG_RESP_FLAGS_ENABLE_RDMA_SRIOV            0x4000UL\n\tu8\tmac_address[6];\n\t__le16\tpci_id;\n\t__le16\talloc_rsscos_ctx;\n\t__le16\talloc_cmpl_rings;\n\t__le16\talloc_tx_rings;\n\t__le16\talloc_rx_rings;\n\t__le16\talloc_l2_ctx;\n\t__le16\talloc_vnics;\n\t__le16\tadmin_mtu;\n\t__le16\tmru;\n\t__le16\tstat_ctx_id;\n\tu8\tport_partition_type;\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_SPF     0x0UL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_MPFS    0x1UL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_NPAR1_0 0x2UL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_NPAR1_5 0x3UL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_NPAR2_0 0x4UL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_NPAR1_2 0x5UL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_UNKNOWN 0xffUL\n\t#define FUNC_QCFG_RESP_PORT_PARTITION_TYPE_LAST   FUNC_QCFG_RESP_PORT_PARTITION_TYPE_UNKNOWN\n\tu8\tport_pf_cnt;\n\t#define FUNC_QCFG_RESP_PORT_PF_CNT_UNAVAIL 0x0UL\n\t#define FUNC_QCFG_RESP_PORT_PF_CNT_LAST   FUNC_QCFG_RESP_PORT_PF_CNT_UNAVAIL\n\t__le16\tdflt_vnic_id;\n\t__le16\tmax_mtu_configured;\n\t__le32\tmin_bw;\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_SFT              0\n\t#define FUNC_QCFG_RESP_MIN_BW_SCALE                     0x10000000UL\n\t#define FUNC_QCFG_RESP_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_QCFG_RESP_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_QCFG_RESP_MIN_BW_SCALE_LAST                 FUNC_QCFG_RESP_MIN_BW_SCALE_BYTES\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_LAST         FUNC_QCFG_RESP_MIN_BW_BW_VALUE_UNIT_INVALID\n\t__le32\tmax_bw;\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_SFT              0\n\t#define FUNC_QCFG_RESP_MAX_BW_SCALE                     0x10000000UL\n\t#define FUNC_QCFG_RESP_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_QCFG_RESP_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_QCFG_RESP_MAX_BW_SCALE_LAST                 FUNC_QCFG_RESP_MAX_BW_SCALE_BYTES\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_LAST         FUNC_QCFG_RESP_MAX_BW_BW_VALUE_UNIT_INVALID\n\tu8\tevb_mode;\n\t#define FUNC_QCFG_RESP_EVB_MODE_NO_EVB 0x0UL\n\t#define FUNC_QCFG_RESP_EVB_MODE_VEB    0x1UL\n\t#define FUNC_QCFG_RESP_EVB_MODE_VEPA   0x2UL\n\t#define FUNC_QCFG_RESP_EVB_MODE_LAST  FUNC_QCFG_RESP_EVB_MODE_VEPA\n\tu8\toptions;\n\t#define FUNC_QCFG_RESP_OPTIONS_CACHE_LINESIZE_MASK         0x3UL\n\t#define FUNC_QCFG_RESP_OPTIONS_CACHE_LINESIZE_SFT          0\n\t#define FUNC_QCFG_RESP_OPTIONS_CACHE_LINESIZE_SIZE_64        0x0UL\n\t#define FUNC_QCFG_RESP_OPTIONS_CACHE_LINESIZE_SIZE_128       0x1UL\n\t#define FUNC_QCFG_RESP_OPTIONS_CACHE_LINESIZE_LAST          FUNC_QCFG_RESP_OPTIONS_CACHE_LINESIZE_SIZE_128\n\t#define FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_MASK       0xcUL\n\t#define FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_SFT        2\n\t#define FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_FORCED_DOWN  (0x0UL << 2)\n\t#define FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_FORCED_UP    (0x1UL << 2)\n\t#define FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_AUTO         (0x2UL << 2)\n\t#define FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_LAST        FUNC_QCFG_RESP_OPTIONS_LINK_ADMIN_STATE_AUTO\n\t#define FUNC_QCFG_RESP_OPTIONS_RSVD_MASK                   0xf0UL\n\t#define FUNC_QCFG_RESP_OPTIONS_RSVD_SFT                    4\n\t__le16\talloc_vfs;\n\t__le32\talloc_mcast_filters;\n\t__le32\talloc_hw_ring_grps;\n\t__le16\talloc_sp_tx_rings;\n\t__le16\talloc_stat_ctx;\n\t__le16\talloc_msix;\n\t__le16\tregistered_vfs;\n\t__le16\tl2_doorbell_bar_size_kb;\n\tu8\tunused_1;\n\tu8\talways_1;\n\t__le32\treset_addr_poll;\n\t__le16\tlegacy_l2_db_size_kb;\n\t__le16\tsvif_info;\n\t#define FUNC_QCFG_RESP_SVIF_INFO_SVIF_MASK      0x7fffUL\n\t#define FUNC_QCFG_RESP_SVIF_INFO_SVIF_SFT       0\n\t#define FUNC_QCFG_RESP_SVIF_INFO_SVIF_VALID     0x8000UL\n\tu8\tmpc_chnls;\n\t#define FUNC_QCFG_RESP_MPC_CHNLS_TCE_ENABLED         0x1UL\n\t#define FUNC_QCFG_RESP_MPC_CHNLS_RCE_ENABLED         0x2UL\n\t#define FUNC_QCFG_RESP_MPC_CHNLS_TE_CFA_ENABLED      0x4UL\n\t#define FUNC_QCFG_RESP_MPC_CHNLS_RE_CFA_ENABLED      0x8UL\n\t#define FUNC_QCFG_RESP_MPC_CHNLS_PRIMATE_ENABLED     0x10UL\n\tu8\tdb_page_size;\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_4KB   0x0UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_8KB   0x1UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_16KB  0x2UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_32KB  0x3UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_64KB  0x4UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_128KB 0x5UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_256KB 0x6UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_512KB 0x7UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_1MB   0x8UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_2MB   0x9UL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_4MB   0xaUL\n\t#define FUNC_QCFG_RESP_DB_PAGE_SIZE_LAST FUNC_QCFG_RESP_DB_PAGE_SIZE_4MB\n\tu8\tunused_2[2];\n\t__le32\tpartition_min_bw;\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_SFT              0\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_SCALE                     0x10000000UL\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_SCALE_LAST                 FUNC_QCFG_RESP_PARTITION_MIN_BW_SCALE_BYTES\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_UNIT_LAST         FUNC_QCFG_RESP_PARTITION_MIN_BW_BW_VALUE_UNIT_PERCENT1_100\n\t__le32\tpartition_max_bw;\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_SFT              0\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_SCALE                     0x10000000UL\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_SCALE_LAST                 FUNC_QCFG_RESP_PARTITION_MAX_BW_SCALE_BYTES\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_UNIT_LAST         FUNC_QCFG_RESP_PARTITION_MAX_BW_BW_VALUE_UNIT_PERCENT1_100\n\t__le16\thost_mtu;\n\t__le16\talloc_tx_key_ctxs;\n\t__le16\talloc_rx_key_ctxs;\n\tu8\tport_kdnet_mode;\n\t#define FUNC_QCFG_RESP_PORT_KDNET_MODE_DISABLED 0x0UL\n\t#define FUNC_QCFG_RESP_PORT_KDNET_MODE_ENABLED  0x1UL\n\t#define FUNC_QCFG_RESP_PORT_KDNET_MODE_LAST    FUNC_QCFG_RESP_PORT_KDNET_MODE_ENABLED\n\tu8\tkdnet_pcie_function;\n\t__le16\tport_kdnet_fid;\n\tu8\tunused_3;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\t__le16\tnum_msix;\n\t__le32\tflags;\n\t#define FUNC_CFG_REQ_FLAGS_SRC_MAC_ADDR_CHECK_DISABLE     0x1UL\n\t#define FUNC_CFG_REQ_FLAGS_SRC_MAC_ADDR_CHECK_ENABLE      0x2UL\n\t#define FUNC_CFG_REQ_FLAGS_RSVD_MASK                      0x1fcUL\n\t#define FUNC_CFG_REQ_FLAGS_RSVD_SFT                       2\n\t#define FUNC_CFG_REQ_FLAGS_STD_TX_RING_MODE_ENABLE        0x200UL\n\t#define FUNC_CFG_REQ_FLAGS_STD_TX_RING_MODE_DISABLE       0x400UL\n\t#define FUNC_CFG_REQ_FLAGS_VIRT_MAC_PERSIST               0x800UL\n\t#define FUNC_CFG_REQ_FLAGS_NO_AUTOCLEAR_STATISTIC         0x1000UL\n\t#define FUNC_CFG_REQ_FLAGS_TX_ASSETS_TEST                 0x2000UL\n\t#define FUNC_CFG_REQ_FLAGS_RX_ASSETS_TEST                 0x4000UL\n\t#define FUNC_CFG_REQ_FLAGS_CMPL_ASSETS_TEST               0x8000UL\n\t#define FUNC_CFG_REQ_FLAGS_RSSCOS_CTX_ASSETS_TEST         0x10000UL\n\t#define FUNC_CFG_REQ_FLAGS_RING_GRP_ASSETS_TEST           0x20000UL\n\t#define FUNC_CFG_REQ_FLAGS_STAT_CTX_ASSETS_TEST           0x40000UL\n\t#define FUNC_CFG_REQ_FLAGS_VNIC_ASSETS_TEST               0x80000UL\n\t#define FUNC_CFG_REQ_FLAGS_L2_CTX_ASSETS_TEST             0x100000UL\n\t#define FUNC_CFG_REQ_FLAGS_TRUSTED_VF_ENABLE              0x200000UL\n\t#define FUNC_CFG_REQ_FLAGS_DYNAMIC_TX_RING_ALLOC          0x400000UL\n\t#define FUNC_CFG_REQ_FLAGS_NQ_ASSETS_TEST                 0x800000UL\n\t#define FUNC_CFG_REQ_FLAGS_TRUSTED_VF_DISABLE             0x1000000UL\n\t#define FUNC_CFG_REQ_FLAGS_PREBOOT_LEGACY_L2_RINGS        0x2000000UL\n\t#define FUNC_CFG_REQ_FLAGS_HOT_RESET_IF_EN_DIS            0x4000000UL\n\t#define FUNC_CFG_REQ_FLAGS_PPP_PUSH_MODE_ENABLE           0x8000000UL\n\t#define FUNC_CFG_REQ_FLAGS_PPP_PUSH_MODE_DISABLE          0x10000000UL\n\t#define FUNC_CFG_REQ_FLAGS_BD_METADATA_ENABLE             0x20000000UL\n\t#define FUNC_CFG_REQ_FLAGS_BD_METADATA_DISABLE            0x40000000UL\n\t#define FUNC_CFG_REQ_FLAGS_KEY_CTX_ASSETS_TEST            0x80000000UL\n\t__le32\tenables;\n\t#define FUNC_CFG_REQ_ENABLES_ADMIN_MTU                0x1UL\n\t#define FUNC_CFG_REQ_ENABLES_MRU                      0x2UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_RSSCOS_CTXS          0x4UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_CMPL_RINGS           0x8UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_TX_RINGS             0x10UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_RX_RINGS             0x20UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_L2_CTXS              0x40UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_VNICS                0x80UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_STAT_CTXS            0x100UL\n\t#define FUNC_CFG_REQ_ENABLES_DFLT_MAC_ADDR            0x200UL\n\t#define FUNC_CFG_REQ_ENABLES_DFLT_VLAN                0x400UL\n\t#define FUNC_CFG_REQ_ENABLES_DFLT_IP_ADDR             0x800UL\n\t#define FUNC_CFG_REQ_ENABLES_MIN_BW                   0x1000UL\n\t#define FUNC_CFG_REQ_ENABLES_MAX_BW                   0x2000UL\n\t#define FUNC_CFG_REQ_ENABLES_ASYNC_EVENT_CR           0x4000UL\n\t#define FUNC_CFG_REQ_ENABLES_VLAN_ANTISPOOF_MODE      0x8000UL\n\t#define FUNC_CFG_REQ_ENABLES_ALLOWED_VLAN_PRIS        0x10000UL\n\t#define FUNC_CFG_REQ_ENABLES_EVB_MODE                 0x20000UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_MCAST_FILTERS        0x40000UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_HW_RING_GRPS         0x80000UL\n\t#define FUNC_CFG_REQ_ENABLES_CACHE_LINESIZE           0x100000UL\n\t#define FUNC_CFG_REQ_ENABLES_NUM_MSIX                 0x200000UL\n\t#define FUNC_CFG_REQ_ENABLES_ADMIN_LINK_STATE         0x400000UL\n\t#define FUNC_CFG_REQ_ENABLES_HOT_RESET_IF_SUPPORT     0x800000UL\n\t#define FUNC_CFG_REQ_ENABLES_SCHQ_ID                  0x1000000UL\n\t#define FUNC_CFG_REQ_ENABLES_MPC_CHNLS                0x2000000UL\n\t#define FUNC_CFG_REQ_ENABLES_PARTITION_MIN_BW         0x4000000UL\n\t#define FUNC_CFG_REQ_ENABLES_PARTITION_MAX_BW         0x8000000UL\n\t#define FUNC_CFG_REQ_ENABLES_TPID                     0x10000000UL\n\t#define FUNC_CFG_REQ_ENABLES_HOST_MTU                 0x20000000UL\n\t#define FUNC_CFG_REQ_ENABLES_TX_KEY_CTXS              0x40000000UL\n\t#define FUNC_CFG_REQ_ENABLES_RX_KEY_CTXS              0x80000000UL\n\t__le16\tadmin_mtu;\n\t__le16\tmru;\n\t__le16\tnum_rsscos_ctxs;\n\t__le16\tnum_cmpl_rings;\n\t__le16\tnum_tx_rings;\n\t__le16\tnum_rx_rings;\n\t__le16\tnum_l2_ctxs;\n\t__le16\tnum_vnics;\n\t__le16\tnum_stat_ctxs;\n\t__le16\tnum_hw_ring_grps;\n\tu8\tdflt_mac_addr[6];\n\t__le16\tdflt_vlan;\n\t__be32\tdflt_ip_addr[4];\n\t__le32\tmin_bw;\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_SFT              0\n\t#define FUNC_CFG_REQ_MIN_BW_SCALE                     0x10000000UL\n\t#define FUNC_CFG_REQ_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_CFG_REQ_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_CFG_REQ_MIN_BW_SCALE_LAST                 FUNC_CFG_REQ_MIN_BW_SCALE_BYTES\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_LAST         FUNC_CFG_REQ_MIN_BW_BW_VALUE_UNIT_INVALID\n\t__le32\tmax_bw;\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_SFT              0\n\t#define FUNC_CFG_REQ_MAX_BW_SCALE                     0x10000000UL\n\t#define FUNC_CFG_REQ_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_CFG_REQ_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_CFG_REQ_MAX_BW_SCALE_LAST                 FUNC_CFG_REQ_MAX_BW_SCALE_BYTES\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_LAST         FUNC_CFG_REQ_MAX_BW_BW_VALUE_UNIT_INVALID\n\t__le16\tasync_event_cr;\n\tu8\tvlan_antispoof_mode;\n\t#define FUNC_CFG_REQ_VLAN_ANTISPOOF_MODE_NOCHECK                 0x0UL\n\t#define FUNC_CFG_REQ_VLAN_ANTISPOOF_MODE_VALIDATE_VLAN           0x1UL\n\t#define FUNC_CFG_REQ_VLAN_ANTISPOOF_MODE_INSERT_IF_VLANDNE       0x2UL\n\t#define FUNC_CFG_REQ_VLAN_ANTISPOOF_MODE_INSERT_OR_OVERRIDE_VLAN 0x3UL\n\t#define FUNC_CFG_REQ_VLAN_ANTISPOOF_MODE_LAST                   FUNC_CFG_REQ_VLAN_ANTISPOOF_MODE_INSERT_OR_OVERRIDE_VLAN\n\tu8\tallowed_vlan_pris;\n\tu8\tevb_mode;\n\t#define FUNC_CFG_REQ_EVB_MODE_NO_EVB 0x0UL\n\t#define FUNC_CFG_REQ_EVB_MODE_VEB    0x1UL\n\t#define FUNC_CFG_REQ_EVB_MODE_VEPA   0x2UL\n\t#define FUNC_CFG_REQ_EVB_MODE_LAST  FUNC_CFG_REQ_EVB_MODE_VEPA\n\tu8\toptions;\n\t#define FUNC_CFG_REQ_OPTIONS_CACHE_LINESIZE_MASK         0x3UL\n\t#define FUNC_CFG_REQ_OPTIONS_CACHE_LINESIZE_SFT          0\n\t#define FUNC_CFG_REQ_OPTIONS_CACHE_LINESIZE_SIZE_64        0x0UL\n\t#define FUNC_CFG_REQ_OPTIONS_CACHE_LINESIZE_SIZE_128       0x1UL\n\t#define FUNC_CFG_REQ_OPTIONS_CACHE_LINESIZE_LAST          FUNC_CFG_REQ_OPTIONS_CACHE_LINESIZE_SIZE_128\n\t#define FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_MASK       0xcUL\n\t#define FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_SFT        2\n\t#define FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_FORCED_DOWN  (0x0UL << 2)\n\t#define FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_FORCED_UP    (0x1UL << 2)\n\t#define FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_AUTO         (0x2UL << 2)\n\t#define FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_LAST        FUNC_CFG_REQ_OPTIONS_LINK_ADMIN_STATE_AUTO\n\t#define FUNC_CFG_REQ_OPTIONS_RSVD_MASK                   0xf0UL\n\t#define FUNC_CFG_REQ_OPTIONS_RSVD_SFT                    4\n\t__le16\tnum_mcast_filters;\n\t__le16\tschq_id;\n\t__le16\tmpc_chnls;\n\t#define FUNC_CFG_REQ_MPC_CHNLS_TCE_ENABLE          0x1UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_TCE_DISABLE         0x2UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_RCE_ENABLE          0x4UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_RCE_DISABLE         0x8UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_TE_CFA_ENABLE       0x10UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_TE_CFA_DISABLE      0x20UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_RE_CFA_ENABLE       0x40UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_RE_CFA_DISABLE      0x80UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_PRIMATE_ENABLE      0x100UL\n\t#define FUNC_CFG_REQ_MPC_CHNLS_PRIMATE_DISABLE     0x200UL\n\t__le32\tpartition_min_bw;\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_SFT              0\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_SCALE                     0x10000000UL\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_SCALE_LAST                 FUNC_CFG_REQ_PARTITION_MIN_BW_SCALE_BYTES\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_UNIT_LAST         FUNC_CFG_REQ_PARTITION_MIN_BW_BW_VALUE_UNIT_PERCENT1_100\n\t__le32\tpartition_max_bw;\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_SFT              0\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_SCALE                     0x10000000UL\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_SCALE_LAST                 FUNC_CFG_REQ_PARTITION_MAX_BW_SCALE_BYTES\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_UNIT_LAST         FUNC_CFG_REQ_PARTITION_MAX_BW_BW_VALUE_UNIT_PERCENT1_100\n\t__be16\ttpid;\n\t__le16\thost_mtu;\n\t__le16\tnum_tx_key_ctxs;\n\t__le16\tnum_rx_key_ctxs;\n\t__le32\tenables2;\n\t#define FUNC_CFG_REQ_ENABLES2_KDNET            0x1UL\n\t#define FUNC_CFG_REQ_ENABLES2_DB_PAGE_SIZE     0x2UL\n\tu8\tport_kdnet_mode;\n\t#define FUNC_CFG_REQ_PORT_KDNET_MODE_DISABLED 0x0UL\n\t#define FUNC_CFG_REQ_PORT_KDNET_MODE_ENABLED  0x1UL\n\t#define FUNC_CFG_REQ_PORT_KDNET_MODE_LAST    FUNC_CFG_REQ_PORT_KDNET_MODE_ENABLED\n\tu8\tdb_page_size;\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_4KB   0x0UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_8KB   0x1UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_16KB  0x2UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_32KB  0x3UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_64KB  0x4UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_128KB 0x5UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_256KB 0x6UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_512KB 0x7UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_1MB   0x8UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_2MB   0x9UL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_4MB   0xaUL\n\t#define FUNC_CFG_REQ_DB_PAGE_SIZE_LAST FUNC_CFG_REQ_DB_PAGE_SIZE_4MB\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_func_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_cfg_cmd_err {\n\tu8\tcode;\n\t#define FUNC_CFG_CMD_ERR_CODE_UNKNOWN                      0x0UL\n\t#define FUNC_CFG_CMD_ERR_CODE_PARTITION_MIN_BW_RANGE       0x1UL\n\t#define FUNC_CFG_CMD_ERR_CODE_PARTITION_MIN_MORE_THAN_MAX  0x2UL\n\t#define FUNC_CFG_CMD_ERR_CODE_PARTITION_MIN_BW_UNSUPPORTED 0x3UL\n\t#define FUNC_CFG_CMD_ERR_CODE_PARTITION_BW_PERCENT         0x4UL\n\t#define FUNC_CFG_CMD_ERR_CODE_LAST                        FUNC_CFG_CMD_ERR_CODE_PARTITION_BW_PERCENT\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_func_qstats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tflags;\n\t#define FUNC_QSTATS_REQ_FLAGS_ROCE_ONLY        0x1UL\n\t#define FUNC_QSTATS_REQ_FLAGS_COUNTER_MASK     0x2UL\n\t#define FUNC_QSTATS_REQ_FLAGS_L2_ONLY          0x4UL\n\tu8\tunused_0[5];\n};\n\n \nstruct hwrm_func_qstats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\ttx_ucast_pkts;\n\t__le64\ttx_mcast_pkts;\n\t__le64\ttx_bcast_pkts;\n\t__le64\ttx_discard_pkts;\n\t__le64\ttx_drop_pkts;\n\t__le64\ttx_ucast_bytes;\n\t__le64\ttx_mcast_bytes;\n\t__le64\ttx_bcast_bytes;\n\t__le64\trx_ucast_pkts;\n\t__le64\trx_mcast_pkts;\n\t__le64\trx_bcast_pkts;\n\t__le64\trx_discard_pkts;\n\t__le64\trx_drop_pkts;\n\t__le64\trx_ucast_bytes;\n\t__le64\trx_mcast_bytes;\n\t__le64\trx_bcast_bytes;\n\t__le64\trx_agg_pkts;\n\t__le64\trx_agg_bytes;\n\t__le64\trx_agg_events;\n\t__le64\trx_agg_aborts;\n\tu8\tclear_seq;\n\tu8\tunused_0[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_qstats_ext_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tflags;\n\t#define FUNC_QSTATS_EXT_REQ_FLAGS_ROCE_ONLY        0x1UL\n\t#define FUNC_QSTATS_EXT_REQ_FLAGS_COUNTER_MASK     0x2UL\n\tu8\tunused_0[1];\n\t__le32\tenables;\n\t#define FUNC_QSTATS_EXT_REQ_ENABLES_SCHQ_ID     0x1UL\n\t__le16\tschq_id;\n\t__le16\ttraffic_class;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_func_qstats_ext_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\trx_ucast_pkts;\n\t__le64\trx_mcast_pkts;\n\t__le64\trx_bcast_pkts;\n\t__le64\trx_discard_pkts;\n\t__le64\trx_error_pkts;\n\t__le64\trx_ucast_bytes;\n\t__le64\trx_mcast_bytes;\n\t__le64\trx_bcast_bytes;\n\t__le64\ttx_ucast_pkts;\n\t__le64\ttx_mcast_pkts;\n\t__le64\ttx_bcast_pkts;\n\t__le64\ttx_error_pkts;\n\t__le64\ttx_discard_pkts;\n\t__le64\ttx_ucast_bytes;\n\t__le64\ttx_mcast_bytes;\n\t__le64\ttx_bcast_bytes;\n\t__le64\trx_tpa_eligible_pkt;\n\t__le64\trx_tpa_eligible_bytes;\n\t__le64\trx_tpa_pkt;\n\t__le64\trx_tpa_bytes;\n\t__le64\trx_tpa_errors;\n\t__le64\trx_tpa_events;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_clr_stats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_func_clr_stats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_vf_resc_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tvf_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_func_vf_resc_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_drv_rgtr_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_FWD_ALL_MODE                     0x1UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_FWD_NONE_MODE                    0x2UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_16BIT_VER_MODE                   0x4UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_FLOW_HANDLE_64BIT_MODE           0x8UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_HOT_RESET_SUPPORT                0x10UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_ERROR_RECOVERY_SUPPORT           0x20UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_MASTER_SUPPORT                   0x40UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_FAST_RESET_SUPPORT               0x80UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_RSS_STRICT_HASH_TYPE_SUPPORT     0x100UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_NPAR_1_2_SUPPORT                 0x200UL\n\t#define FUNC_DRV_RGTR_REQ_FLAGS_ASYM_QUEUE_CFG_SUPPORT           0x400UL\n\t__le32\tenables;\n\t#define FUNC_DRV_RGTR_REQ_ENABLES_OS_TYPE             0x1UL\n\t#define FUNC_DRV_RGTR_REQ_ENABLES_VER                 0x2UL\n\t#define FUNC_DRV_RGTR_REQ_ENABLES_TIMESTAMP           0x4UL\n\t#define FUNC_DRV_RGTR_REQ_ENABLES_VF_REQ_FWD          0x8UL\n\t#define FUNC_DRV_RGTR_REQ_ENABLES_ASYNC_EVENT_FWD     0x10UL\n\t__le16\tos_type;\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_UNKNOWN   0x0UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_OTHER     0x1UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_MSDOS     0xeUL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_WINDOWS   0x12UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_SOLARIS   0x1dUL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_LINUX     0x24UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_FREEBSD   0x2aUL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_ESXI      0x68UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_WIN864    0x73UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_WIN2012R2 0x74UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_UEFI      0x8000UL\n\t#define FUNC_DRV_RGTR_REQ_OS_TYPE_LAST     FUNC_DRV_RGTR_REQ_OS_TYPE_UEFI\n\tu8\tver_maj_8b;\n\tu8\tver_min_8b;\n\tu8\tver_upd_8b;\n\tu8\tunused_0[3];\n\t__le32\ttimestamp;\n\tu8\tunused_1[4];\n\t__le32\tvf_req_fwd[8];\n\t__le32\tasync_event_fwd[8];\n\t__le16\tver_maj;\n\t__le16\tver_min;\n\t__le16\tver_upd;\n\t__le16\tver_patch;\n};\n\n \nstruct hwrm_func_drv_rgtr_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define FUNC_DRV_RGTR_RESP_FLAGS_IF_CHANGE_SUPPORTED     0x1UL\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_drv_unrgtr_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define FUNC_DRV_UNRGTR_REQ_FLAGS_PREPARE_FOR_SHUTDOWN     0x1UL\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_func_drv_unrgtr_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_buf_rgtr_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_BUF_RGTR_REQ_ENABLES_VF_ID            0x1UL\n\t#define FUNC_BUF_RGTR_REQ_ENABLES_ERR_BUF_ADDR     0x2UL\n\t__le16\tvf_id;\n\t__le16\treq_buf_num_pages;\n\t__le16\treq_buf_page_size;\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_16B 0x4UL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_4K  0xcUL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_8K  0xdUL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_64K 0x10UL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_2M  0x15UL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_4M  0x16UL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_1G  0x1eUL\n\t#define FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_LAST FUNC_BUF_RGTR_REQ_REQ_BUF_PAGE_SIZE_1G\n\t__le16\treq_buf_len;\n\t__le16\tresp_buf_len;\n\tu8\tunused_0[2];\n\t__le64\treq_buf_page_addr0;\n\t__le64\treq_buf_page_addr1;\n\t__le64\treq_buf_page_addr2;\n\t__le64\treq_buf_page_addr3;\n\t__le64\treq_buf_page_addr4;\n\t__le64\treq_buf_page_addr5;\n\t__le64\treq_buf_page_addr6;\n\t__le64\treq_buf_page_addr7;\n\t__le64\treq_buf_page_addr8;\n\t__le64\treq_buf_page_addr9;\n\t__le64\terror_buf_addr;\n\t__le64\tresp_buf_addr;\n};\n\n \nstruct hwrm_func_buf_rgtr_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_drv_qver_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\treserved;\n\t__le16\tfid;\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_func_drv_qver_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tos_type;\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_UNKNOWN   0x0UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_OTHER     0x1UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_MSDOS     0xeUL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_WINDOWS   0x12UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_SOLARIS   0x1dUL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_LINUX     0x24UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_FREEBSD   0x2aUL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_ESXI      0x68UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_WIN864    0x73UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_WIN2012R2 0x74UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_UEFI      0x8000UL\n\t#define FUNC_DRV_QVER_RESP_OS_TYPE_LAST     FUNC_DRV_QVER_RESP_OS_TYPE_UEFI\n\tu8\tver_maj_8b;\n\tu8\tver_min_8b;\n\tu8\tver_upd_8b;\n\tu8\tunused_0[3];\n\t__le16\tver_maj;\n\t__le16\tver_min;\n\t__le16\tver_upd;\n\t__le16\tver_patch;\n\tu8\tunused_1[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_resource_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_func_resource_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tmax_vfs;\n\t__le16\tmax_msix;\n\t__le16\tvf_reservation_strategy;\n\t#define FUNC_RESOURCE_QCAPS_RESP_VF_RESERVATION_STRATEGY_MAXIMAL        0x0UL\n\t#define FUNC_RESOURCE_QCAPS_RESP_VF_RESERVATION_STRATEGY_MINIMAL        0x1UL\n\t#define FUNC_RESOURCE_QCAPS_RESP_VF_RESERVATION_STRATEGY_MINIMAL_STATIC 0x2UL\n\t#define FUNC_RESOURCE_QCAPS_RESP_VF_RESERVATION_STRATEGY_LAST          FUNC_RESOURCE_QCAPS_RESP_VF_RESERVATION_STRATEGY_MINIMAL_STATIC\n\t__le16\tmin_rsscos_ctx;\n\t__le16\tmax_rsscos_ctx;\n\t__le16\tmin_cmpl_rings;\n\t__le16\tmax_cmpl_rings;\n\t__le16\tmin_tx_rings;\n\t__le16\tmax_tx_rings;\n\t__le16\tmin_rx_rings;\n\t__le16\tmax_rx_rings;\n\t__le16\tmin_l2_ctxs;\n\t__le16\tmax_l2_ctxs;\n\t__le16\tmin_vnics;\n\t__le16\tmax_vnics;\n\t__le16\tmin_stat_ctx;\n\t__le16\tmax_stat_ctx;\n\t__le16\tmin_hw_ring_grps;\n\t__le16\tmax_hw_ring_grps;\n\t__le16\tmax_tx_scheduler_inputs;\n\t__le16\tflags;\n\t#define FUNC_RESOURCE_QCAPS_RESP_FLAGS_MIN_GUARANTEED     0x1UL\n\t__le16\tmin_tx_key_ctxs;\n\t__le16\tmax_tx_key_ctxs;\n\t__le16\tmin_rx_key_ctxs;\n\t__le16\tmax_rx_key_ctxs;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_vf_resource_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tvf_id;\n\t__le16\tmax_msix;\n\t__le16\tmin_rsscos_ctx;\n\t__le16\tmax_rsscos_ctx;\n\t__le16\tmin_cmpl_rings;\n\t__le16\tmax_cmpl_rings;\n\t__le16\tmin_tx_rings;\n\t__le16\tmax_tx_rings;\n\t__le16\tmin_rx_rings;\n\t__le16\tmax_rx_rings;\n\t__le16\tmin_l2_ctxs;\n\t__le16\tmax_l2_ctxs;\n\t__le16\tmin_vnics;\n\t__le16\tmax_vnics;\n\t__le16\tmin_stat_ctx;\n\t__le16\tmax_stat_ctx;\n\t__le16\tmin_hw_ring_grps;\n\t__le16\tmax_hw_ring_grps;\n\t__le16\tflags;\n\t#define FUNC_VF_RESOURCE_CFG_REQ_FLAGS_MIN_GUARANTEED     0x1UL\n\t__le16\tmin_tx_key_ctxs;\n\t__le16\tmax_tx_key_ctxs;\n\t__le16\tmin_rx_key_ctxs;\n\t__le16\tmax_rx_key_ctxs;\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_func_vf_resource_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\treserved_rsscos_ctx;\n\t__le16\treserved_cmpl_rings;\n\t__le16\treserved_tx_rings;\n\t__le16\treserved_rx_rings;\n\t__le16\treserved_l2_ctxs;\n\t__le16\treserved_vnics;\n\t__le16\treserved_stat_ctx;\n\t__le16\treserved_hw_ring_grps;\n\t__le16\treserved_tx_key_ctxs;\n\t__le16\treserved_rx_key_ctxs;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_backing_store_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_func_backing_store_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tqp_max_entries;\n\t__le16\tqp_min_qp1_entries;\n\t__le16\tqp_max_l2_entries;\n\t__le16\tqp_entry_size;\n\t__le16\tsrq_max_l2_entries;\n\t__le32\tsrq_max_entries;\n\t__le16\tsrq_entry_size;\n\t__le16\tcq_max_l2_entries;\n\t__le32\tcq_max_entries;\n\t__le16\tcq_entry_size;\n\t__le16\tvnic_max_vnic_entries;\n\t__le16\tvnic_max_ring_table_entries;\n\t__le16\tvnic_entry_size;\n\t__le32\tstat_max_entries;\n\t__le16\tstat_entry_size;\n\t__le16\ttqm_entry_size;\n\t__le32\ttqm_min_entries_per_ring;\n\t__le32\ttqm_max_entries_per_ring;\n\t__le32\tmrav_max_entries;\n\t__le16\tmrav_entry_size;\n\t__le16\ttim_entry_size;\n\t__le32\ttim_max_entries;\n\t__le16\tmrav_num_entries_units;\n\tu8\ttqm_entries_multiple;\n\tu8\tctx_kind_initializer;\n\t__le16\tctx_init_mask;\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_QP       0x1UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_SRQ      0x2UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_CQ       0x4UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_VNIC     0x8UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_STAT     0x10UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_MRAV     0x20UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_TKC      0x40UL\n\t#define FUNC_BACKING_STORE_QCAPS_RESP_CTX_INIT_MASK_RKC      0x80UL\n\tu8\tqp_init_offset;\n\tu8\tsrq_init_offset;\n\tu8\tcq_init_offset;\n\tu8\tvnic_init_offset;\n\tu8\ttqm_fp_rings_count;\n\tu8\tstat_init_offset;\n\tu8\tmrav_init_offset;\n\tu8\ttqm_fp_rings_count_ext;\n\tu8\ttkc_init_offset;\n\tu8\trkc_init_offset;\n\t__le16\ttkc_entry_size;\n\t__le16\trkc_entry_size;\n\t__le32\ttkc_max_entries;\n\t__le32\trkc_max_entries;\n\tu8\trsvd1[7];\n\tu8\tvalid;\n};\n\n \nstruct tqm_fp_ring_cfg {\n\tu8\ttqm_ring_pg_size_tqm_ring_lvl;\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_MASK      0xfUL\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_SFT       0\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_LVL_0       0x0UL\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_LVL_1       0x1UL\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_LVL_2       0x2UL\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_LAST       TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_LVL_LVL_2\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_MASK  0xf0UL\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_SFT   4\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_LAST   TQM_FP_RING_CFG_TQM_RING_CFG_TQM_RING_PG_SIZE_PG_1G\n\tu8\tunused[3];\n\t__le32\ttqm_ring_num_entries;\n\t__le64\ttqm_ring_page_dir;\n};\n\n \nstruct hwrm_func_backing_store_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define FUNC_BACKING_STORE_CFG_REQ_FLAGS_PREBOOT_MODE               0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_FLAGS_MRAV_RESERVATION_SPLIT     0x2UL\n\t__le32\tenables;\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_QP             0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_SRQ            0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_CQ             0x4UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_VNIC           0x8UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_STAT           0x10UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_SP         0x20UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING0      0x40UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING1      0x80UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING2      0x100UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING3      0x200UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING4      0x400UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING5      0x800UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING6      0x1000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING7      0x2000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_MRAV           0x4000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TIM            0x8000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING8      0x10000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING9      0x20000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TQM_RING10     0x40000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_TKC            0x80000UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_ENABLES_RKC            0x100000UL\n\tu8\tqpc_pg_size_qpc_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_QPC_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_QPC_PG_SIZE_PG_1G\n\tu8\tsrq_pg_size_srq_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_SRQ_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_SRQ_PG_SIZE_PG_1G\n\tu8\tcq_pg_size_cq_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_CQ_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_CQ_PG_SIZE_PG_1G\n\tu8\tvnic_pg_size_vnic_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_VNIC_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_VNIC_PG_SIZE_PG_1G\n\tu8\tstat_pg_size_stat_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_STAT_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_STAT_PG_SIZE_PG_1G\n\tu8\ttqm_sp_pg_size_tqm_sp_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_SP_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_SP_PG_SIZE_PG_1G\n\tu8\ttqm_ring0_pg_size_tqm_ring0_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING0_PG_SIZE_PG_1G\n\tu8\ttqm_ring1_pg_size_tqm_ring1_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING1_PG_SIZE_PG_1G\n\tu8\ttqm_ring2_pg_size_tqm_ring2_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING2_PG_SIZE_PG_1G\n\tu8\ttqm_ring3_pg_size_tqm_ring3_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING3_PG_SIZE_PG_1G\n\tu8\ttqm_ring4_pg_size_tqm_ring4_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING4_PG_SIZE_PG_1G\n\tu8\ttqm_ring5_pg_size_tqm_ring5_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING5_PG_SIZE_PG_1G\n\tu8\ttqm_ring6_pg_size_tqm_ring6_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING6_PG_SIZE_PG_1G\n\tu8\ttqm_ring7_pg_size_tqm_ring7_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TQM_RING7_PG_SIZE_PG_1G\n\tu8\tmrav_pg_size_mrav_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_MRAV_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_MRAV_PG_SIZE_PG_1G\n\tu8\ttim_pg_size_tim_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TIM_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TIM_PG_SIZE_PG_1G\n\t__le64\tqpc_page_dir;\n\t__le64\tsrq_page_dir;\n\t__le64\tcq_page_dir;\n\t__le64\tvnic_page_dir;\n\t__le64\tstat_page_dir;\n\t__le64\ttqm_sp_page_dir;\n\t__le64\ttqm_ring0_page_dir;\n\t__le64\ttqm_ring1_page_dir;\n\t__le64\ttqm_ring2_page_dir;\n\t__le64\ttqm_ring3_page_dir;\n\t__le64\ttqm_ring4_page_dir;\n\t__le64\ttqm_ring5_page_dir;\n\t__le64\ttqm_ring6_page_dir;\n\t__le64\ttqm_ring7_page_dir;\n\t__le64\tmrav_page_dir;\n\t__le64\ttim_page_dir;\n\t__le32\tqp_num_entries;\n\t__le32\tsrq_num_entries;\n\t__le32\tcq_num_entries;\n\t__le32\tstat_num_entries;\n\t__le32\ttqm_sp_num_entries;\n\t__le32\ttqm_ring0_num_entries;\n\t__le32\ttqm_ring1_num_entries;\n\t__le32\ttqm_ring2_num_entries;\n\t__le32\ttqm_ring3_num_entries;\n\t__le32\ttqm_ring4_num_entries;\n\t__le32\ttqm_ring5_num_entries;\n\t__le32\ttqm_ring6_num_entries;\n\t__le32\ttqm_ring7_num_entries;\n\t__le32\tmrav_num_entries;\n\t__le32\ttim_num_entries;\n\t__le16\tqp_num_qp1_entries;\n\t__le16\tqp_num_l2_entries;\n\t__le16\tqp_entry_size;\n\t__le16\tsrq_num_l2_entries;\n\t__le16\tsrq_entry_size;\n\t__le16\tcq_num_l2_entries;\n\t__le16\tcq_entry_size;\n\t__le16\tvnic_num_vnic_entries;\n\t__le16\tvnic_num_ring_table_entries;\n\t__le16\tvnic_entry_size;\n\t__le16\tstat_entry_size;\n\t__le16\ttqm_entry_size;\n\t__le16\tmrav_entry_size;\n\t__le16\ttim_entry_size;\n\tu8\ttqm_ring8_pg_size_tqm_ring_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_RING8_TQM_RING_PG_SIZE_PG_1G\n\tu8\tring8_unused[3];\n\t__le32\ttqm_ring8_num_entries;\n\t__le64\ttqm_ring8_page_dir;\n\tu8\ttqm_ring9_pg_size_tqm_ring_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_RING9_TQM_RING_PG_SIZE_PG_1G\n\tu8\tring9_unused[3];\n\t__le32\ttqm_ring9_num_entries;\n\t__le64\ttqm_ring9_page_dir;\n\tu8\ttqm_ring10_pg_size_tqm_ring_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_RING10_TQM_RING_PG_SIZE_PG_1G\n\tu8\tring10_unused[3];\n\t__le32\ttqm_ring10_num_entries;\n\t__le64\ttqm_ring10_page_dir;\n\t__le32\ttkc_num_entries;\n\t__le32\trkc_num_entries;\n\t__le64\ttkc_page_dir;\n\t__le64\trkc_page_dir;\n\t__le16\ttkc_entry_size;\n\t__le16\trkc_entry_size;\n\tu8\ttkc_pg_size_tkc_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_TKC_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_TKC_PG_SIZE_PG_1G\n\tu8\trkc_pg_size_rkc_lvl;\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_MASK      0xfUL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_SFT       0\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_LVL_0       0x0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_LVL_1       0x1UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_LVL_2       0x2UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_LAST       FUNC_BACKING_STORE_CFG_REQ_RKC_LVL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_LAST   FUNC_BACKING_STORE_CFG_REQ_RKC_PG_SIZE_PG_1G\n\tu8\trsvd[2];\n};\n\n \nstruct hwrm_func_backing_store_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_error_recovery_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tunused_0[8];\n};\n\n \nstruct hwrm_error_recovery_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define ERROR_RECOVERY_QCFG_RESP_FLAGS_HOST       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FLAGS_CO_CPU     0x2UL\n\t__le32\tdriver_polling_freq;\n\t__le32\tmaster_func_wait_period;\n\t__le32\tnormal_func_wait_period;\n\t__le32\tmaster_func_wait_period_after_reset;\n\t__le32\tmax_bailout_time_after_reset;\n\t__le32\tfw_health_status_reg;\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_MASK    0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_SFT     0\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_GRC       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_BAR0      0x2UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_BAR1      0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_LAST     ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SPACE_BAR1\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_MASK          0xfffffffcUL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEALTH_STATUS_REG_ADDR_SFT           2\n\t__le32\tfw_heartbeat_reg;\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_MASK    0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_SFT     0\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_GRC       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_BAR0      0x2UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_BAR1      0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_LAST     ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SPACE_BAR1\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_MASK          0xfffffffcUL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_HEARTBEAT_REG_ADDR_SFT           2\n\t__le32\tfw_reset_cnt_reg;\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_MASK    0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_SFT     0\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_GRC       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_BAR0      0x2UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_BAR1      0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_LAST     ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SPACE_BAR1\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_MASK          0xfffffffcUL\n\t#define ERROR_RECOVERY_QCFG_RESP_FW_RESET_CNT_REG_ADDR_SFT           2\n\t__le32\treset_inprogress_reg;\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_MASK    0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_SFT     0\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_GRC       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_BAR0      0x2UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_BAR1      0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_LAST     ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SPACE_BAR1\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_MASK          0xfffffffcUL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_INPROGRESS_REG_ADDR_SFT           2\n\t__le32\treset_inprogress_reg_mask;\n\tu8\tunused_0[3];\n\tu8\treg_array_cnt;\n\t__le32\treset_reg[16];\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_MASK    0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_SFT     0\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_GRC       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_BAR0      0x2UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_BAR1      0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_LAST     ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SPACE_BAR1\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_MASK          0xfffffffcUL\n\t#define ERROR_RECOVERY_QCFG_RESP_RESET_REG_ADDR_SFT           2\n\t__le32\treset_reg_val[16];\n\tu8\tdelay_after_reset[16];\n\t__le32\terr_recovery_cnt_reg;\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_MASK    0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_SFT     0\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_GRC       0x1UL\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_BAR0      0x2UL\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_BAR1      0x3UL\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_LAST     ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SPACE_BAR1\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_MASK          0xfffffffcUL\n\t#define ERROR_RECOVERY_QCFG_RESP_ERR_RECOVERY_CNT_REG_ADDR_SFT           2\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_echo_response_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tevent_data1;\n\t__le32\tevent_data2;\n};\n\n \nstruct hwrm_func_echo_response_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_ptp_pin_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tunused_0[8];\n};\n\n \nstruct hwrm_func_ptp_pin_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tnum_pins;\n\tu8\tstate;\n\t#define FUNC_PTP_PIN_QCFG_RESP_STATE_PIN0_ENABLED     0x1UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_STATE_PIN1_ENABLED     0x2UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_STATE_PIN2_ENABLED     0x4UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_STATE_PIN3_ENABLED     0x8UL\n\tu8\tpin0_usage;\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_NONE     0x0UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_PPS_IN   0x1UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_PPS_OUT  0x2UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_SYNC_IN  0x3UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_SYNC_OUT 0x4UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_LAST    FUNC_PTP_PIN_QCFG_RESP_PIN0_USAGE_SYNC_OUT\n\tu8\tpin1_usage;\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_NONE     0x0UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_PPS_IN   0x1UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_PPS_OUT  0x2UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_SYNC_IN  0x3UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_SYNC_OUT 0x4UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_LAST    FUNC_PTP_PIN_QCFG_RESP_PIN1_USAGE_SYNC_OUT\n\tu8\tpin2_usage;\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_NONE                      0x0UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_PPS_IN                    0x1UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_PPS_OUT                   0x2UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_SYNC_IN                   0x3UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_SYNC_OUT                  0x4UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_SYNCE_PRIMARY_CLOCK_OUT   0x5UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_SYNCE_SECONDARY_CLOCK_OUT 0x6UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_LAST                     FUNC_PTP_PIN_QCFG_RESP_PIN2_USAGE_SYNCE_SECONDARY_CLOCK_OUT\n\tu8\tpin3_usage;\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_NONE                      0x0UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_PPS_IN                    0x1UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_PPS_OUT                   0x2UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_SYNC_IN                   0x3UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_SYNC_OUT                  0x4UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_SYNCE_PRIMARY_CLOCK_OUT   0x5UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_SYNCE_SECONDARY_CLOCK_OUT 0x6UL\n\t#define FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_LAST                     FUNC_PTP_PIN_QCFG_RESP_PIN3_USAGE_SYNCE_SECONDARY_CLOCK_OUT\n\tu8\tunused_0;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_ptp_pin_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN0_STATE     0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN0_USAGE     0x2UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN1_STATE     0x4UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN1_USAGE     0x8UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN2_STATE     0x10UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN2_USAGE     0x20UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN3_STATE     0x40UL\n\t#define FUNC_PTP_PIN_CFG_REQ_ENABLES_PIN3_USAGE     0x80UL\n\tu8\tpin0_state;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_STATE_DISABLED 0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_STATE_ENABLED  0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_STATE_LAST    FUNC_PTP_PIN_CFG_REQ_PIN0_STATE_ENABLED\n\tu8\tpin0_usage;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_NONE     0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_PPS_IN   0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_PPS_OUT  0x2UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_SYNC_IN  0x3UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_SYNC_OUT 0x4UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_LAST    FUNC_PTP_PIN_CFG_REQ_PIN0_USAGE_SYNC_OUT\n\tu8\tpin1_state;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_STATE_DISABLED 0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_STATE_ENABLED  0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_STATE_LAST    FUNC_PTP_PIN_CFG_REQ_PIN1_STATE_ENABLED\n\tu8\tpin1_usage;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_NONE     0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_PPS_IN   0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_PPS_OUT  0x2UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_SYNC_IN  0x3UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_SYNC_OUT 0x4UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_LAST    FUNC_PTP_PIN_CFG_REQ_PIN1_USAGE_SYNC_OUT\n\tu8\tpin2_state;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_STATE_DISABLED 0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_STATE_ENABLED  0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_STATE_LAST    FUNC_PTP_PIN_CFG_REQ_PIN2_STATE_ENABLED\n\tu8\tpin2_usage;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_NONE                      0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_PPS_IN                    0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_PPS_OUT                   0x2UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_SYNC_IN                   0x3UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_SYNC_OUT                  0x4UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_SYNCE_PRIMARY_CLOCK_OUT   0x5UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_SYNCE_SECONDARY_CLOCK_OUT 0x6UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_LAST                     FUNC_PTP_PIN_CFG_REQ_PIN2_USAGE_SYNCE_SECONDARY_CLOCK_OUT\n\tu8\tpin3_state;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_STATE_DISABLED 0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_STATE_ENABLED  0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_STATE_LAST    FUNC_PTP_PIN_CFG_REQ_PIN3_STATE_ENABLED\n\tu8\tpin3_usage;\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_NONE                      0x0UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_PPS_IN                    0x1UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_PPS_OUT                   0x2UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_SYNC_IN                   0x3UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_SYNC_OUT                  0x4UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_SYNCE_PRIMARY_CLOCK_OUT   0x5UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_SYNCE_SECONDARY_CLOCK_OUT 0x6UL\n\t#define FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_LAST                     FUNC_PTP_PIN_CFG_REQ_PIN3_USAGE_SYNCE_SECONDARY_CLOCK_OUT\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_func_ptp_pin_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_ptp_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tenables;\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_PPS_EVENT               0x1UL\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_FREQ_ADJ_DLL_SOURCE     0x2UL\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_FREQ_ADJ_DLL_PHASE      0x4UL\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_FREQ_ADJ_EXT_PERIOD     0x8UL\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_FREQ_ADJ_EXT_UP         0x10UL\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_FREQ_ADJ_EXT_PHASE      0x20UL\n\t#define FUNC_PTP_CFG_REQ_ENABLES_PTP_SET_TIME                0x40UL\n\tu8\tptp_pps_event;\n\t#define FUNC_PTP_CFG_REQ_PTP_PPS_EVENT_INTERNAL     0x1UL\n\t#define FUNC_PTP_CFG_REQ_PTP_PPS_EVENT_EXTERNAL     0x2UL\n\tu8\tptp_freq_adj_dll_source;\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_NONE    0x0UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_TSIO_0  0x1UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_TSIO_1  0x2UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_TSIO_2  0x3UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_TSIO_3  0x4UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_PORT_0  0x5UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_PORT_1  0x6UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_PORT_2  0x7UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_PORT_3  0x8UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_INVALID 0xffUL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_LAST   FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_SOURCE_INVALID\n\tu8\tptp_freq_adj_dll_phase;\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_PHASE_NONE 0x0UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_PHASE_4K   0x1UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_PHASE_8K   0x2UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_PHASE_10M  0x3UL\n\t#define FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_PHASE_LAST FUNC_PTP_CFG_REQ_PTP_FREQ_ADJ_DLL_PHASE_10M\n\tu8\tunused_0[3];\n\t__le32\tptp_freq_adj_ext_period;\n\t__le32\tptp_freq_adj_ext_up;\n\t__le32\tptp_freq_adj_ext_phase_lower;\n\t__le32\tptp_freq_adj_ext_phase_upper;\n\t__le64\tptp_set_time;\n};\n\n \nstruct hwrm_func_ptp_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_ptp_ts_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define FUNC_PTP_TS_QUERY_REQ_FLAGS_PPS_TIME     0x1UL\n\t#define FUNC_PTP_TS_QUERY_REQ_FLAGS_PTM_TIME     0x2UL\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_func_ptp_ts_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tpps_event_ts;\n\t__le64\tptm_local_ts;\n\t__le64\tptm_system_ts;\n\t__le32\tptm_link_delay;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_ptp_ext_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tenables;\n\t#define FUNC_PTP_EXT_CFG_REQ_ENABLES_PHC_MASTER_FID     0x1UL\n\t#define FUNC_PTP_EXT_CFG_REQ_ENABLES_PHC_SEC_FID        0x2UL\n\t#define FUNC_PTP_EXT_CFG_REQ_ENABLES_PHC_SEC_MODE       0x4UL\n\t#define FUNC_PTP_EXT_CFG_REQ_ENABLES_FAILOVER_TIMER     0x8UL\n\t__le16\tphc_master_fid;\n\t__le16\tphc_sec_fid;\n\tu8\tphc_sec_mode;\n\t#define FUNC_PTP_EXT_CFG_REQ_PHC_SEC_MODE_SWITCH  0x0UL\n\t#define FUNC_PTP_EXT_CFG_REQ_PHC_SEC_MODE_ALL     0x1UL\n\t#define FUNC_PTP_EXT_CFG_REQ_PHC_SEC_MODE_PF_ONLY 0x2UL\n\t#define FUNC_PTP_EXT_CFG_REQ_PHC_SEC_MODE_LAST   FUNC_PTP_EXT_CFG_REQ_PHC_SEC_MODE_PF_ONLY\n\tu8\tunused_0;\n\t__le32\tfailover_timer;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_func_ptp_ext_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_ptp_ext_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tunused_0[8];\n};\n\n \nstruct hwrm_func_ptp_ext_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tphc_master_fid;\n\t__le16\tphc_sec_fid;\n\t__le16\tphc_active_fid0;\n\t__le16\tphc_active_fid1;\n\t__le32\tlast_failover_event;\n\t__le16\tfrom_fid;\n\t__le16\tto_fid;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_backing_store_cfg_v2_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\ttype;\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_QP            0x0UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_SRQ           0x1UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_CQ            0x2UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_VNIC          0x3UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_STAT          0x4UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_SP_TQM_RING   0x5UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_FP_TQM_RING   0x6UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_MRAV          0xeUL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_TIM           0xfUL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_TKC           0x13UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_RKC           0x14UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_MP_TQM_RING   0x15UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_SQ_DB_SHADOW  0x16UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_RQ_DB_SHADOW  0x17UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_SRQ_DB_SHADOW 0x18UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_CQ_DB_SHADOW  0x19UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_QUIC_TKC      0x1aUL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_QUIC_RKC      0x1bUL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_INVALID       0xffffUL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_LAST         FUNC_BACKING_STORE_CFG_V2_REQ_TYPE_INVALID\n\t__le16\tinstance;\n\t__le32\tflags;\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_FLAGS_PREBOOT_MODE        0x1UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_FLAGS_BS_CFG_ALL_DONE     0x2UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_FLAGS_BS_EXTEND           0x4UL\n\t__le64\tpage_dir;\n\t__le32\tnum_entries;\n\t__le16\tentry_size;\n\tu8\tpage_size_pbl_level;\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_MASK  0xfUL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_SFT   0\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_LVL_0   0x0UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_LVL_1   0x1UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_LVL_2   0x2UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_LAST   FUNC_BACKING_STORE_CFG_V2_REQ_PBL_LEVEL_LVL_2\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_LAST   FUNC_BACKING_STORE_CFG_V2_REQ_PAGE_SIZE_PG_1G\n\tu8\tsubtype_valid_cnt;\n\t__le32\tsplit_entry_0;\n\t__le32\tsplit_entry_1;\n\t__le32\tsplit_entry_2;\n\t__le32\tsplit_entry_3;\n};\n\n \nstruct hwrm_func_backing_store_cfg_v2_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\trsvd0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_backing_store_qcfg_v2_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\ttype;\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_QP            0x0UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_SRQ           0x1UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_CQ            0x2UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_VNIC          0x3UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_STAT          0x4UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_SP_TQM_RING   0x5UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_FP_TQM_RING   0x6UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_MRAV          0xeUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_TIM           0xfUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_TKC           0x13UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_RKC           0x14UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_MP_TQM_RING   0x15UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_SQ_DB_SHADOW  0x16UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_RQ_DB_SHADOW  0x17UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_SRQ_DB_SHADOW 0x18UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_CQ_DB_SHADOW  0x19UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_QUIC_TKC      0x1aUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_QUIC_RKC      0x1bUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_INVALID       0xffffUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_LAST         FUNC_BACKING_STORE_QCFG_V2_REQ_TYPE_INVALID\n\t__le16\tinstance;\n\tu8\trsvd[4];\n};\n\n \nstruct hwrm_func_backing_store_qcfg_v2_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\ttype;\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_QP          0x0UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_SRQ         0x1UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_CQ          0x2UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_VNIC        0x3UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_STAT        0x4UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_SP_TQM_RING 0x5UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_FP_TQM_RING 0x6UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_MRAV        0xeUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_TIM         0xfUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_TKC         0x13UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_RKC         0x14UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_MP_TQM_RING 0x15UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_QUIC_TKC    0x1aUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_QUIC_RKC    0x1bUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_INVALID     0xffffUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_LAST       FUNC_BACKING_STORE_QCFG_V2_RESP_TYPE_INVALID\n\t__le16\tinstance;\n\t__le32\tflags;\n\t__le64\tpage_dir;\n\t__le32\tnum_entries;\n\tu8\tpage_size_pbl_level;\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_MASK  0xfUL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_SFT   0\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_LVL_0   0x0UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_LVL_1   0x1UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_LVL_2   0x2UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_LAST   FUNC_BACKING_STORE_QCFG_V2_RESP_PBL_LEVEL_LVL_2\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_MASK  0xf0UL\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_SFT   4\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_4K   (0x0UL << 4)\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_8K   (0x1UL << 4)\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_64K  (0x2UL << 4)\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_2M   (0x3UL << 4)\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_8M   (0x4UL << 4)\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_1G   (0x5UL << 4)\n\t#define FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_LAST   FUNC_BACKING_STORE_QCFG_V2_RESP_PAGE_SIZE_PG_1G\n\tu8\tsubtype_valid_cnt;\n\tu8\trsvd[2];\n\t__le32\tsplit_entry_0;\n\t__le32\tsplit_entry_1;\n\t__le32\tsplit_entry_2;\n\t__le32\tsplit_entry_3;\n\tu8\trsvd2[7];\n\tu8\tvalid;\n};\n\n \nstruct qpc_split_entries {\n\t__le32\tqp_num_l2_entries;\n\t__le32\tqp_num_qp1_entries;\n\t__le32\trsvd[2];\n};\n\n \nstruct srq_split_entries {\n\t__le32\tsrq_num_l2_entries;\n\t__le32\trsvd;\n\t__le32\trsvd2[2];\n};\n\n \nstruct cq_split_entries {\n\t__le32\tcq_num_l2_entries;\n\t__le32\trsvd;\n\t__le32\trsvd2[2];\n};\n\n \nstruct vnic_split_entries {\n\t__le32\tvnic_num_vnic_entries;\n\t__le32\trsvd;\n\t__le32\trsvd2[2];\n};\n\n \nstruct mrav_split_entries {\n\t__le32\tmrav_num_av_entries;\n\t__le32\trsvd;\n\t__le32\trsvd2[2];\n};\n\n \nstruct hwrm_func_backing_store_qcaps_v2_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\ttype;\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_QP            0x0UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_SRQ           0x1UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_CQ            0x2UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_VNIC          0x3UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_STAT          0x4UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_SP_TQM_RING   0x5UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_FP_TQM_RING   0x6UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_MRAV          0xeUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_TIM           0xfUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_TKC           0x13UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_RKC           0x14UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_MP_TQM_RING   0x15UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_SQ_DB_SHADOW  0x16UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_RQ_DB_SHADOW  0x17UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_SRQ_DB_SHADOW 0x18UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_CQ_DB_SHADOW  0x19UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_QUIC_TKC      0x1aUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_QUIC_RKC      0x1bUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_INVALID       0xffffUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_LAST         FUNC_BACKING_STORE_QCAPS_V2_REQ_TYPE_INVALID\n\tu8\trsvd[6];\n};\n\n \nstruct hwrm_func_backing_store_qcaps_v2_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\ttype;\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_QP            0x0UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_SRQ           0x1UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_CQ            0x2UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_VNIC          0x3UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_STAT          0x4UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_SP_TQM_RING   0x5UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_FP_TQM_RING   0x6UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_MRAV          0xeUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_TIM           0xfUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_TKC           0x13UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_RKC           0x14UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_MP_TQM_RING   0x15UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_SQ_DB_SHADOW  0x16UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_RQ_DB_SHADOW  0x17UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_SRQ_DB_SHADOW 0x18UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_CQ_DB_SHADOW  0x19UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_QUIC_TKC      0x1aUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_QUIC_RKC      0x1bUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_INVALID       0xffffUL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_LAST         FUNC_BACKING_STORE_QCAPS_V2_RESP_TYPE_INVALID\n\t__le16\tentry_size;\n\t__le32\tflags;\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_FLAGS_ENABLE_CTX_KIND_INIT      0x1UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_FLAGS_TYPE_VALID                0x2UL\n\t#define FUNC_BACKING_STORE_QCAPS_V2_RESP_FLAGS_DRIVER_MANAGED_MEMORY     0x4UL\n\t__le32\tinstance_bit_map;\n\tu8\tctx_init_value;\n\tu8\tctx_init_offset;\n\tu8\tentry_multiple;\n\tu8\trsvd;\n\t__le32\tmax_num_entries;\n\t__le32\tmin_num_entries;\n\t__le16\tnext_valid_type;\n\tu8\tsubtype_valid_cnt;\n\tu8\trsvd2;\n\t__le32\tsplit_entry_0;\n\t__le32\tsplit_entry_1;\n\t__le32\tsplit_entry_2;\n\t__le32\tsplit_entry_3;\n\tu8\trsvd3[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_func_dbr_pacing_qcfg_input {\n\t__le16  req_type;\n\t__le16  cmpl_ring;\n\t__le16  seq_id;\n\t__le16  target_id;\n\t__le64  resp_addr;\n};\n\n \nstruct hwrm_func_dbr_pacing_qcfg_output {\n\t__le16  error_code;\n\t__le16  req_type;\n\t__le16  seq_id;\n\t__le16  resp_len;\n\tu8      flags;\n#define FUNC_DBR_PACING_QCFG_RESP_FLAGS_DBR_NQ_EVENT_ENABLED     0x1UL\n\tu8      unused_0[7];\n\t__le32  dbr_stat_db_fifo_reg;\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_MASK    0x3UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_SFT     0\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_GRC       0x1UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_BAR0      0x2UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_BAR1      0x3UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_LAST     \\\n\t\tFUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SPACE_BAR1\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_MASK          0xfffffffcUL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_STAT_DB_FIFO_REG_ADDR_SFT           2\n\t__le32  dbr_stat_db_fifo_reg_watermark_mask;\n\tu8      dbr_stat_db_fifo_reg_watermark_shift;\n\tu8      unused_1[3];\n\t__le32  dbr_stat_db_fifo_reg_fifo_room_mask;\n\tu8      dbr_stat_db_fifo_reg_fifo_room_shift;\n\tu8      unused_2[3];\n\t__le32  dbr_throttling_aeq_arm_reg;\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_MASK    0x3UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_SFT     0\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_PCIE_CFG  0x0UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_GRC       0x1UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_BAR0      0x2UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_BAR1      0x3UL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_LAST\t\\\n\t\tFUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SPACE_BAR1\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_MASK          0xfffffffcUL\n#define FUNC_DBR_PACING_QCFG_RESP_DBR_THROTTLING_AEQ_ARM_REG_ADDR_SFT           2\n\tu8      dbr_throttling_aeq_arm_reg_val;\n\tu8      unused_3[7];\n\t__le32  primary_nq_id;\n\t__le32  pacing_threshold;\n\tu8      unused_4[7];\n\tu8      valid;\n};\n\n \nstruct hwrm_func_drv_if_change_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define FUNC_DRV_IF_CHANGE_REQ_FLAGS_UP     0x1UL\n\t__le32\tunused;\n};\n\n \nstruct hwrm_func_drv_if_change_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define FUNC_DRV_IF_CHANGE_RESP_FLAGS_RESC_CHANGE           0x1UL\n\t#define FUNC_DRV_IF_CHANGE_RESP_FLAGS_HOT_FW_RESET_DONE     0x2UL\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_phy_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define PORT_PHY_CFG_REQ_FLAGS_RESET_PHY                  0x1UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_DEPRECATED                 0x2UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FORCE                      0x4UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_RESTART_AUTONEG            0x8UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_EEE_ENABLE                 0x10UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_EEE_DISABLE                0x20UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_EEE_TX_LPI_ENABLE          0x40UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_EEE_TX_LPI_DISABLE         0x80UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_AUTONEG_ENABLE         0x100UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_AUTONEG_DISABLE        0x200UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_CLAUSE74_ENABLE        0x400UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_CLAUSE74_DISABLE       0x800UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_CLAUSE91_ENABLE        0x1000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_CLAUSE91_DISABLE       0x2000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FORCE_LINK_DWN             0x4000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS544_1XN_ENABLE       0x8000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS544_1XN_DISABLE      0x10000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS544_IEEE_ENABLE      0x20000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS544_IEEE_DISABLE     0x40000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS272_1XN_ENABLE       0x80000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS272_1XN_DISABLE      0x100000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS272_IEEE_ENABLE      0x200000UL\n\t#define PORT_PHY_CFG_REQ_FLAGS_FEC_RS272_IEEE_DISABLE     0x400000UL\n\t__le32\tenables;\n\t#define PORT_PHY_CFG_REQ_ENABLES_AUTO_MODE                     0x1UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_AUTO_DUPLEX                   0x2UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_AUTO_PAUSE                    0x4UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_AUTO_LINK_SPEED               0x8UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_AUTO_LINK_SPEED_MASK          0x10UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_WIRESPEED                     0x20UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_LPBK                          0x40UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_PREEMPHASIS                   0x80UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_FORCE_PAUSE                   0x100UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_EEE_LINK_SPEED_MASK           0x200UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_TX_LPI_TIMER                  0x400UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_FORCE_PAM4_LINK_SPEED         0x800UL\n\t#define PORT_PHY_CFG_REQ_ENABLES_AUTO_PAM4_LINK_SPEED_MASK     0x1000UL\n\t__le16\tport_id;\n\t__le16\tforce_link_speed;\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_100MB 0x1UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_1GB   0xaUL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_2GB   0x14UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_2_5GB 0x19UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_10GB  0x64UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_20GB  0xc8UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_25GB  0xfaUL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_40GB  0x190UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_10MB  0xffffUL\n\t#define PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_LAST PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_10MB\n\tu8\tauto_mode;\n\t#define PORT_PHY_CFG_REQ_AUTO_MODE_NONE         0x0UL\n\t#define PORT_PHY_CFG_REQ_AUTO_MODE_ALL_SPEEDS   0x1UL\n\t#define PORT_PHY_CFG_REQ_AUTO_MODE_ONE_SPEED    0x2UL\n\t#define PORT_PHY_CFG_REQ_AUTO_MODE_ONE_OR_BELOW 0x3UL\n\t#define PORT_PHY_CFG_REQ_AUTO_MODE_SPEED_MASK   0x4UL\n\t#define PORT_PHY_CFG_REQ_AUTO_MODE_LAST        PORT_PHY_CFG_REQ_AUTO_MODE_SPEED_MASK\n\tu8\tauto_duplex;\n\t#define PORT_PHY_CFG_REQ_AUTO_DUPLEX_HALF 0x0UL\n\t#define PORT_PHY_CFG_REQ_AUTO_DUPLEX_FULL 0x1UL\n\t#define PORT_PHY_CFG_REQ_AUTO_DUPLEX_BOTH 0x2UL\n\t#define PORT_PHY_CFG_REQ_AUTO_DUPLEX_LAST PORT_PHY_CFG_REQ_AUTO_DUPLEX_BOTH\n\tu8\tauto_pause;\n\t#define PORT_PHY_CFG_REQ_AUTO_PAUSE_TX                0x1UL\n\t#define PORT_PHY_CFG_REQ_AUTO_PAUSE_RX                0x2UL\n\t#define PORT_PHY_CFG_REQ_AUTO_PAUSE_AUTONEG_PAUSE     0x4UL\n\tu8\tunused_0;\n\t__le16\tauto_link_speed;\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_100MB 0x1UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_1GB   0xaUL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_2GB   0x14UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_2_5GB 0x19UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_10GB  0x64UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_20GB  0xc8UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_25GB  0xfaUL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_40GB  0x190UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_10MB  0xffffUL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_LAST PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_10MB\n\t__le16\tauto_link_speed_mask;\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_100MBHD     0x1UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_100MB       0x2UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_1GBHD       0x4UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_1GB         0x8UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_2GB         0x10UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_2_5GB       0x20UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_10GB        0x40UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_20GB        0x80UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_25GB        0x100UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_40GB        0x200UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_50GB        0x400UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_100GB       0x800UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_10MBHD      0x1000UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_MASK_10MB        0x2000UL\n\tu8\twirespeed;\n\t#define PORT_PHY_CFG_REQ_WIRESPEED_OFF 0x0UL\n\t#define PORT_PHY_CFG_REQ_WIRESPEED_ON  0x1UL\n\t#define PORT_PHY_CFG_REQ_WIRESPEED_LAST PORT_PHY_CFG_REQ_WIRESPEED_ON\n\tu8\tlpbk;\n\t#define PORT_PHY_CFG_REQ_LPBK_NONE     0x0UL\n\t#define PORT_PHY_CFG_REQ_LPBK_LOCAL    0x1UL\n\t#define PORT_PHY_CFG_REQ_LPBK_REMOTE   0x2UL\n\t#define PORT_PHY_CFG_REQ_LPBK_EXTERNAL 0x3UL\n\t#define PORT_PHY_CFG_REQ_LPBK_LAST    PORT_PHY_CFG_REQ_LPBK_EXTERNAL\n\tu8\tforce_pause;\n\t#define PORT_PHY_CFG_REQ_FORCE_PAUSE_TX     0x1UL\n\t#define PORT_PHY_CFG_REQ_FORCE_PAUSE_RX     0x2UL\n\tu8\tunused_1;\n\t__le32\tpreemphasis;\n\t__le16\teee_link_speed_mask;\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_RSVD1     0x1UL\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_100MB     0x2UL\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_RSVD2     0x4UL\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_1GB       0x8UL\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_RSVD3     0x10UL\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_RSVD4     0x20UL\n\t#define PORT_PHY_CFG_REQ_EEE_LINK_SPEED_MASK_10GB      0x40UL\n\t__le16\tforce_pam4_link_speed;\n\t#define PORT_PHY_CFG_REQ_FORCE_PAM4_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_CFG_REQ_FORCE_PAM4_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_CFG_REQ_FORCE_PAM4_LINK_SPEED_200GB 0x7d0UL\n\t#define PORT_PHY_CFG_REQ_FORCE_PAM4_LINK_SPEED_LAST PORT_PHY_CFG_REQ_FORCE_PAM4_LINK_SPEED_200GB\n\t__le32\ttx_lpi_timer;\n\t#define PORT_PHY_CFG_REQ_TX_LPI_TIMER_MASK 0xffffffUL\n\t#define PORT_PHY_CFG_REQ_TX_LPI_TIMER_SFT 0\n\t__le16\tauto_link_pam4_speed_mask;\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_PAM4_SPEED_MASK_50G      0x1UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_PAM4_SPEED_MASK_100G     0x2UL\n\t#define PORT_PHY_CFG_REQ_AUTO_LINK_PAM4_SPEED_MASK_200G     0x4UL\n\tu8\tunused_2[2];\n};\n\n \nstruct hwrm_port_phy_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_phy_cfg_cmd_err {\n\tu8\tcode;\n\t#define PORT_PHY_CFG_CMD_ERR_CODE_UNKNOWN       0x0UL\n\t#define PORT_PHY_CFG_CMD_ERR_CODE_ILLEGAL_SPEED 0x1UL\n\t#define PORT_PHY_CFG_CMD_ERR_CODE_RETRY         0x2UL\n\t#define PORT_PHY_CFG_CMD_ERR_CODE_LAST         PORT_PHY_CFG_CMD_ERR_CODE_RETRY\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_port_phy_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_port_phy_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tlink;\n\t#define PORT_PHY_QCFG_RESP_LINK_NO_LINK 0x0UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SIGNAL  0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_LINK    0x2UL\n\t#define PORT_PHY_QCFG_RESP_LINK_LAST   PORT_PHY_QCFG_RESP_LINK_LINK\n\tu8\tactive_fec_signal_mode;\n\t#define PORT_PHY_QCFG_RESP_SIGNAL_MODE_MASK                0xfUL\n\t#define PORT_PHY_QCFG_RESP_SIGNAL_MODE_SFT                 0\n\t#define PORT_PHY_QCFG_RESP_SIGNAL_MODE_NRZ                   0x0UL\n\t#define PORT_PHY_QCFG_RESP_SIGNAL_MODE_PAM4                  0x1UL\n\t#define PORT_PHY_QCFG_RESP_SIGNAL_MODE_LAST                 PORT_PHY_QCFG_RESP_SIGNAL_MODE_PAM4\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_MASK                 0xf0UL\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_SFT                  4\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_NONE_ACTIVE        (0x0UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_CLAUSE74_ACTIVE    (0x1UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_CLAUSE91_ACTIVE    (0x2UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_RS544_1XN_ACTIVE   (0x3UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_RS544_IEEE_ACTIVE  (0x4UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_RS272_1XN_ACTIVE   (0x5UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_RS272_IEEE_ACTIVE  (0x6UL << 4)\n\t#define PORT_PHY_QCFG_RESP_ACTIVE_FEC_LAST                  PORT_PHY_QCFG_RESP_ACTIVE_FEC_FEC_RS272_IEEE_ACTIVE\n\t__le16\tlink_speed;\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_100MB 0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_1GB   0xaUL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_2GB   0x14UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_2_5GB 0x19UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_10GB  0x64UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_20GB  0xc8UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_25GB  0xfaUL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_40GB  0x190UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_200GB 0x7d0UL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_10MB  0xffffUL\n\t#define PORT_PHY_QCFG_RESP_LINK_SPEED_LAST PORT_PHY_QCFG_RESP_LINK_SPEED_10MB\n\tu8\tduplex_cfg;\n\t#define PORT_PHY_QCFG_RESP_DUPLEX_CFG_HALF 0x0UL\n\t#define PORT_PHY_QCFG_RESP_DUPLEX_CFG_FULL 0x1UL\n\t#define PORT_PHY_QCFG_RESP_DUPLEX_CFG_LAST PORT_PHY_QCFG_RESP_DUPLEX_CFG_FULL\n\tu8\tpause;\n\t#define PORT_PHY_QCFG_RESP_PAUSE_TX     0x1UL\n\t#define PORT_PHY_QCFG_RESP_PAUSE_RX     0x2UL\n\t__le16\tsupport_speeds;\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_100MBHD     0x1UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_100MB       0x2UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_1GBHD       0x4UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_1GB         0x8UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_2GB         0x10UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_2_5GB       0x20UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_10GB        0x40UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_20GB        0x80UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_25GB        0x100UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_40GB        0x200UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_50GB        0x400UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_100GB       0x800UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_10MBHD      0x1000UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_10MB        0x2000UL\n\t__le16\tforce_link_speed;\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_100MB 0x1UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_1GB   0xaUL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_2GB   0x14UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_2_5GB 0x19UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_10GB  0x64UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_20GB  0xc8UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_25GB  0xfaUL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_40GB  0x190UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_10MB  0xffffUL\n\t#define PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_LAST PORT_PHY_QCFG_RESP_FORCE_LINK_SPEED_10MB\n\tu8\tauto_mode;\n\t#define PORT_PHY_QCFG_RESP_AUTO_MODE_NONE         0x0UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_MODE_ALL_SPEEDS   0x1UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_MODE_ONE_SPEED    0x2UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_MODE_ONE_OR_BELOW 0x3UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_MODE_SPEED_MASK   0x4UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_MODE_LAST        PORT_PHY_QCFG_RESP_AUTO_MODE_SPEED_MASK\n\tu8\tauto_pause;\n\t#define PORT_PHY_QCFG_RESP_AUTO_PAUSE_TX                0x1UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_PAUSE_RX                0x2UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_PAUSE_AUTONEG_PAUSE     0x4UL\n\t__le16\tauto_link_speed;\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_100MB 0x1UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_1GB   0xaUL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_2GB   0x14UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_2_5GB 0x19UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_10GB  0x64UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_20GB  0xc8UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_25GB  0xfaUL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_40GB  0x190UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_10MB  0xffffUL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_LAST PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_10MB\n\t__le16\tauto_link_speed_mask;\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_100MBHD     0x1UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_100MB       0x2UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_1GBHD       0x4UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_1GB         0x8UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_2GB         0x10UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_2_5GB       0x20UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_10GB        0x40UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_20GB        0x80UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_25GB        0x100UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_40GB        0x200UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_50GB        0x400UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_100GB       0x800UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_10MBHD      0x1000UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_LINK_SPEED_MASK_10MB        0x2000UL\n\tu8\twirespeed;\n\t#define PORT_PHY_QCFG_RESP_WIRESPEED_OFF 0x0UL\n\t#define PORT_PHY_QCFG_RESP_WIRESPEED_ON  0x1UL\n\t#define PORT_PHY_QCFG_RESP_WIRESPEED_LAST PORT_PHY_QCFG_RESP_WIRESPEED_ON\n\tu8\tlpbk;\n\t#define PORT_PHY_QCFG_RESP_LPBK_NONE     0x0UL\n\t#define PORT_PHY_QCFG_RESP_LPBK_LOCAL    0x1UL\n\t#define PORT_PHY_QCFG_RESP_LPBK_REMOTE   0x2UL\n\t#define PORT_PHY_QCFG_RESP_LPBK_EXTERNAL 0x3UL\n\t#define PORT_PHY_QCFG_RESP_LPBK_LAST    PORT_PHY_QCFG_RESP_LPBK_EXTERNAL\n\tu8\tforce_pause;\n\t#define PORT_PHY_QCFG_RESP_FORCE_PAUSE_TX     0x1UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_PAUSE_RX     0x2UL\n\tu8\tmodule_status;\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_NONE          0x0UL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_DISABLETX     0x1UL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_WARNINGMSG    0x2UL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_PWRDOWN       0x3UL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_NOTINSERTED   0x4UL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_CURRENTFAULT  0x5UL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_NOTAPPLICABLE 0xffUL\n\t#define PORT_PHY_QCFG_RESP_MODULE_STATUS_LAST         PORT_PHY_QCFG_RESP_MODULE_STATUS_NOTAPPLICABLE\n\t__le32\tpreemphasis;\n\tu8\tphy_maj;\n\tu8\tphy_min;\n\tu8\tphy_bld;\n\tu8\tphy_type;\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_UNKNOWN          0x0UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASECR           0x1UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASEKR4          0x2UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASELR           0x3UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASESR           0x4UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASEKR2          0x5UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASEKX           0x6UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASEKR           0x7UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASET            0x8UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_BASETE           0x9UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_SGMIIEXTPHY      0xaUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_25G_BASECR_CA_L  0xbUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_25G_BASECR_CA_S  0xcUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_25G_BASECR_CA_N  0xdUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_25G_BASESR       0xeUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASECR4     0xfUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASESR4     0x10UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASELR4     0x11UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASEER4     0x12UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASESR10    0x13UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_40G_BASECR4      0x14UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_40G_BASESR4      0x15UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_40G_BASELR4      0x16UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_40G_BASEER4      0x17UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_40G_ACTIVE_CABLE 0x18UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_1G_BASET         0x19UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_1G_BASESX        0x1aUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_1G_BASECX        0x1bUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_200G_BASECR4     0x1cUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_200G_BASESR4     0x1dUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_200G_BASELR4     0x1eUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_200G_BASEER4     0x1fUL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_50G_BASECR       0x20UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_50G_BASESR       0x21UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_50G_BASELR       0x22UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_50G_BASEER       0x23UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASECR2     0x24UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASESR2     0x25UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASELR2     0x26UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASEER2     0x27UL\n\t#define PORT_PHY_QCFG_RESP_PHY_TYPE_LAST            PORT_PHY_QCFG_RESP_PHY_TYPE_100G_BASEER2\n\tu8\tmedia_type;\n\t#define PORT_PHY_QCFG_RESP_MEDIA_TYPE_UNKNOWN 0x0UL\n\t#define PORT_PHY_QCFG_RESP_MEDIA_TYPE_TP      0x1UL\n\t#define PORT_PHY_QCFG_RESP_MEDIA_TYPE_DAC     0x2UL\n\t#define PORT_PHY_QCFG_RESP_MEDIA_TYPE_FIBRE   0x3UL\n\t#define PORT_PHY_QCFG_RESP_MEDIA_TYPE_LAST   PORT_PHY_QCFG_RESP_MEDIA_TYPE_FIBRE\n\tu8\txcvr_pkg_type;\n\t#define PORT_PHY_QCFG_RESP_XCVR_PKG_TYPE_XCVR_INTERNAL 0x1UL\n\t#define PORT_PHY_QCFG_RESP_XCVR_PKG_TYPE_XCVR_EXTERNAL 0x2UL\n\t#define PORT_PHY_QCFG_RESP_XCVR_PKG_TYPE_LAST         PORT_PHY_QCFG_RESP_XCVR_PKG_TYPE_XCVR_EXTERNAL\n\tu8\teee_config_phy_addr;\n\t#define PORT_PHY_QCFG_RESP_PHY_ADDR_MASK              0x1fUL\n\t#define PORT_PHY_QCFG_RESP_PHY_ADDR_SFT               0\n\t#define PORT_PHY_QCFG_RESP_EEE_CONFIG_MASK            0xe0UL\n\t#define PORT_PHY_QCFG_RESP_EEE_CONFIG_SFT             5\n\t#define PORT_PHY_QCFG_RESP_EEE_CONFIG_EEE_ENABLED      0x20UL\n\t#define PORT_PHY_QCFG_RESP_EEE_CONFIG_EEE_ACTIVE       0x40UL\n\t#define PORT_PHY_QCFG_RESP_EEE_CONFIG_EEE_TX_LPI       0x80UL\n\tu8\tparallel_detect;\n\t#define PORT_PHY_QCFG_RESP_PARALLEL_DETECT     0x1UL\n\t__le16\tlink_partner_adv_speeds;\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_100MBHD     0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_100MB       0x2UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_1GBHD       0x4UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_1GB         0x8UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_2GB         0x10UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_2_5GB       0x20UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_10GB        0x40UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_20GB        0x80UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_25GB        0x100UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_40GB        0x200UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_50GB        0x400UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_100GB       0x800UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_10MBHD      0x1000UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_SPEEDS_10MB        0x2000UL\n\tu8\tlink_partner_adv_auto_mode;\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_NONE         0x0UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_ALL_SPEEDS   0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_ONE_SPEED    0x2UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_ONE_OR_BELOW 0x3UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_SPEED_MASK   0x4UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_LAST        PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_AUTO_MODE_SPEED_MASK\n\tu8\tlink_partner_adv_pause;\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_PAUSE_TX     0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_PAUSE_RX     0x2UL\n\t__le16\tadv_eee_link_speed_mask;\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_RSVD1     0x1UL\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_100MB     0x2UL\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_RSVD2     0x4UL\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_1GB       0x8UL\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_RSVD3     0x10UL\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_RSVD4     0x20UL\n\t#define PORT_PHY_QCFG_RESP_ADV_EEE_LINK_SPEED_MASK_10GB      0x40UL\n\t__le16\tlink_partner_adv_eee_link_speed_mask;\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_RSVD1     0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_100MB     0x2UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_RSVD2     0x4UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_1GB       0x8UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_RSVD3     0x10UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_RSVD4     0x20UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_ADV_EEE_LINK_SPEED_MASK_10GB      0x40UL\n\t__le32\txcvr_identifier_type_tx_lpi_timer;\n\t#define PORT_PHY_QCFG_RESP_TX_LPI_TIMER_MASK            0xffffffUL\n\t#define PORT_PHY_QCFG_RESP_TX_LPI_TIMER_SFT             0\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_MASK    0xff000000UL\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_SFT     24\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_UNKNOWN   (0x0UL << 24)\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_SFP       (0x3UL << 24)\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_QSFP      (0xcUL << 24)\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_QSFPPLUS  (0xdUL << 24)\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_QSFP28    (0x11UL << 24)\n\t#define PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_LAST     PORT_PHY_QCFG_RESP_XCVR_IDENTIFIER_TYPE_QSFP28\n\t__le16\tfec_cfg;\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_NONE_SUPPORTED           0x1UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_AUTONEG_SUPPORTED        0x2UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_AUTONEG_ENABLED          0x4UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_CLAUSE74_SUPPORTED       0x8UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_CLAUSE74_ENABLED         0x10UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_CLAUSE91_SUPPORTED       0x20UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_CLAUSE91_ENABLED         0x40UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS544_1XN_SUPPORTED      0x80UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS544_1XN_ENABLED        0x100UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS544_IEEE_SUPPORTED     0x200UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS544_IEEE_ENABLED       0x400UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS272_1XN_SUPPORTED      0x800UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS272_1XN_ENABLED        0x1000UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS272_IEEE_SUPPORTED     0x2000UL\n\t#define PORT_PHY_QCFG_RESP_FEC_CFG_FEC_RS272_IEEE_ENABLED       0x4000UL\n\tu8\tduplex_state;\n\t#define PORT_PHY_QCFG_RESP_DUPLEX_STATE_HALF 0x0UL\n\t#define PORT_PHY_QCFG_RESP_DUPLEX_STATE_FULL 0x1UL\n\t#define PORT_PHY_QCFG_RESP_DUPLEX_STATE_LAST PORT_PHY_QCFG_RESP_DUPLEX_STATE_FULL\n\tu8\toption_flags;\n\t#define PORT_PHY_QCFG_RESP_OPTION_FLAGS_MEDIA_AUTO_DETECT     0x1UL\n\t#define PORT_PHY_QCFG_RESP_OPTION_FLAGS_SIGNAL_MODE_KNOWN     0x2UL\n\tchar\tphy_vendor_name[16];\n\tchar\tphy_vendor_partnumber[16];\n\t__le16\tsupport_pam4_speeds;\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_PAM4_SPEEDS_50G      0x1UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_PAM4_SPEEDS_100G     0x2UL\n\t#define PORT_PHY_QCFG_RESP_SUPPORT_PAM4_SPEEDS_200G     0x4UL\n\t__le16\tforce_pam4_link_speed;\n\t#define PORT_PHY_QCFG_RESP_FORCE_PAM4_LINK_SPEED_50GB  0x1f4UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_PAM4_LINK_SPEED_100GB 0x3e8UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_PAM4_LINK_SPEED_200GB 0x7d0UL\n\t#define PORT_PHY_QCFG_RESP_FORCE_PAM4_LINK_SPEED_LAST PORT_PHY_QCFG_RESP_FORCE_PAM4_LINK_SPEED_200GB\n\t__le16\tauto_pam4_link_speed_mask;\n\t#define PORT_PHY_QCFG_RESP_AUTO_PAM4_LINK_SPEED_MASK_50G      0x1UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_PAM4_LINK_SPEED_MASK_100G     0x2UL\n\t#define PORT_PHY_QCFG_RESP_AUTO_PAM4_LINK_SPEED_MASK_200G     0x4UL\n\tu8\tlink_partner_pam4_adv_speeds;\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_PAM4_ADV_SPEEDS_50GB      0x1UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_PAM4_ADV_SPEEDS_100GB     0x2UL\n\t#define PORT_PHY_QCFG_RESP_LINK_PARTNER_PAM4_ADV_SPEEDS_200GB     0x4UL\n\tu8\tlink_down_reason;\n\t#define PORT_PHY_QCFG_RESP_LINK_DOWN_REASON_RF     0x1UL\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_mac_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define PORT_MAC_CFG_REQ_FLAGS_MATCH_LINK                    0x1UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_VLAN_PRI2COS_ENABLE           0x2UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_TUNNEL_PRI2COS_ENABLE         0x4UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_IP_DSCP2COS_ENABLE            0x8UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_PTP_RX_TS_CAPTURE_ENABLE      0x10UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_PTP_RX_TS_CAPTURE_DISABLE     0x20UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_PTP_TX_TS_CAPTURE_ENABLE      0x40UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_PTP_TX_TS_CAPTURE_DISABLE     0x80UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_OOB_WOL_ENABLE                0x100UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_OOB_WOL_DISABLE               0x200UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_VLAN_PRI2COS_DISABLE          0x400UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_TUNNEL_PRI2COS_DISABLE        0x800UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_IP_DSCP2COS_DISABLE           0x1000UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_PTP_ONE_STEP_TX_TS            0x2000UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_ALL_RX_TS_CAPTURE_ENABLE      0x4000UL\n\t#define PORT_MAC_CFG_REQ_FLAGS_ALL_RX_TS_CAPTURE_DISABLE     0x8000UL\n\t__le32\tenables;\n\t#define PORT_MAC_CFG_REQ_ENABLES_IPG                            0x1UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_LPBK                           0x2UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_VLAN_PRI2COS_MAP_PRI           0x4UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_TUNNEL_PRI2COS_MAP_PRI         0x10UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_DSCP2COS_MAP_PRI               0x20UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_RX_TS_CAPTURE_PTP_MSG_TYPE     0x40UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_TX_TS_CAPTURE_PTP_MSG_TYPE     0x80UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_COS_FIELD_CFG                  0x100UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_PTP_FREQ_ADJ_PPB               0x200UL\n\t#define PORT_MAC_CFG_REQ_ENABLES_PTP_ADJ_PHASE                  0x400UL\n\t__le16\tport_id;\n\tu8\tipg;\n\tu8\tlpbk;\n\t#define PORT_MAC_CFG_REQ_LPBK_NONE   0x0UL\n\t#define PORT_MAC_CFG_REQ_LPBK_LOCAL  0x1UL\n\t#define PORT_MAC_CFG_REQ_LPBK_REMOTE 0x2UL\n\t#define PORT_MAC_CFG_REQ_LPBK_LAST  PORT_MAC_CFG_REQ_LPBK_REMOTE\n\tu8\tvlan_pri2cos_map_pri;\n\tu8\treserved1;\n\tu8\ttunnel_pri2cos_map_pri;\n\tu8\tdscp2pri_map_pri;\n\t__le16\trx_ts_capture_ptp_msg_type;\n\t__le16\ttx_ts_capture_ptp_msg_type;\n\tu8\tcos_field_cfg;\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_RSVD1                     0x1UL\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_MASK         0x6UL\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_SFT          1\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_INNERMOST      (0x0UL << 1)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_OUTER          (0x1UL << 1)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_OUTERMOST      (0x2UL << 1)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_UNSPECIFIED    (0x3UL << 1)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_LAST          PORT_MAC_CFG_REQ_COS_FIELD_CFG_VLAN_PRI_SEL_UNSPECIFIED\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_MASK       0x18UL\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_SFT        3\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_INNERMOST    (0x0UL << 3)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_OUTER        (0x1UL << 3)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_OUTERMOST    (0x2UL << 3)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_UNSPECIFIED  (0x3UL << 3)\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_LAST        PORT_MAC_CFG_REQ_COS_FIELD_CFG_T_VLAN_PRI_SEL_UNSPECIFIED\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_DEFAULT_COS_MASK          0xe0UL\n\t#define PORT_MAC_CFG_REQ_COS_FIELD_CFG_DEFAULT_COS_SFT           5\n\tu8\tunused_0[3];\n\t__le32\tptp_freq_adj_ppb;\n\tu8\tunused_1[4];\n\t__le64\tptp_adj_phase;\n};\n\n \nstruct hwrm_port_mac_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tmru;\n\t__le16\tmtu;\n\tu8\tipg;\n\tu8\tlpbk;\n\t#define PORT_MAC_CFG_RESP_LPBK_NONE   0x0UL\n\t#define PORT_MAC_CFG_RESP_LPBK_LOCAL  0x1UL\n\t#define PORT_MAC_CFG_RESP_LPBK_REMOTE 0x2UL\n\t#define PORT_MAC_CFG_RESP_LPBK_LAST  PORT_MAC_CFG_RESP_LPBK_REMOTE\n\tu8\tunused_0;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_mac_ptp_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_port_mac_ptp_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tflags;\n\t#define PORT_MAC_PTP_QCFG_RESP_FLAGS_DIRECT_ACCESS                       0x1UL\n\t#define PORT_MAC_PTP_QCFG_RESP_FLAGS_ONE_STEP_TX_TS                      0x4UL\n\t#define PORT_MAC_PTP_QCFG_RESP_FLAGS_HWRM_ACCESS                         0x8UL\n\t#define PORT_MAC_PTP_QCFG_RESP_FLAGS_PARTIAL_DIRECT_ACCESS_REF_CLOCK     0x10UL\n\t#define PORT_MAC_PTP_QCFG_RESP_FLAGS_RTC_CONFIGURED                      0x20UL\n\tu8\tunused_0[3];\n\t__le32\trx_ts_reg_off_lower;\n\t__le32\trx_ts_reg_off_upper;\n\t__le32\trx_ts_reg_off_seq_id;\n\t__le32\trx_ts_reg_off_src_id_0;\n\t__le32\trx_ts_reg_off_src_id_1;\n\t__le32\trx_ts_reg_off_src_id_2;\n\t__le32\trx_ts_reg_off_domain_id;\n\t__le32\trx_ts_reg_off_fifo;\n\t__le32\trx_ts_reg_off_fifo_adv;\n\t__le32\trx_ts_reg_off_granularity;\n\t__le32\ttx_ts_reg_off_lower;\n\t__le32\ttx_ts_reg_off_upper;\n\t__le32\ttx_ts_reg_off_seq_id;\n\t__le32\ttx_ts_reg_off_fifo;\n\t__le32\ttx_ts_reg_off_granularity;\n\t__le32\tts_ref_clock_reg_lower;\n\t__le32\tts_ref_clock_reg_upper;\n\tu8\tunused_1[7];\n\tu8\tvalid;\n};\n\n \nstruct tx_port_stats {\n\t__le64\ttx_64b_frames;\n\t__le64\ttx_65b_127b_frames;\n\t__le64\ttx_128b_255b_frames;\n\t__le64\ttx_256b_511b_frames;\n\t__le64\ttx_512b_1023b_frames;\n\t__le64\ttx_1024b_1518b_frames;\n\t__le64\ttx_good_vlan_frames;\n\t__le64\ttx_1519b_2047b_frames;\n\t__le64\ttx_2048b_4095b_frames;\n\t__le64\ttx_4096b_9216b_frames;\n\t__le64\ttx_9217b_16383b_frames;\n\t__le64\ttx_good_frames;\n\t__le64\ttx_total_frames;\n\t__le64\ttx_ucast_frames;\n\t__le64\ttx_mcast_frames;\n\t__le64\ttx_bcast_frames;\n\t__le64\ttx_pause_frames;\n\t__le64\ttx_pfc_frames;\n\t__le64\ttx_jabber_frames;\n\t__le64\ttx_fcs_err_frames;\n\t__le64\ttx_control_frames;\n\t__le64\ttx_oversz_frames;\n\t__le64\ttx_single_dfrl_frames;\n\t__le64\ttx_multi_dfrl_frames;\n\t__le64\ttx_single_coll_frames;\n\t__le64\ttx_multi_coll_frames;\n\t__le64\ttx_late_coll_frames;\n\t__le64\ttx_excessive_coll_frames;\n\t__le64\ttx_frag_frames;\n\t__le64\ttx_err;\n\t__le64\ttx_tagged_frames;\n\t__le64\ttx_dbl_tagged_frames;\n\t__le64\ttx_runt_frames;\n\t__le64\ttx_fifo_underruns;\n\t__le64\ttx_pfc_ena_frames_pri0;\n\t__le64\ttx_pfc_ena_frames_pri1;\n\t__le64\ttx_pfc_ena_frames_pri2;\n\t__le64\ttx_pfc_ena_frames_pri3;\n\t__le64\ttx_pfc_ena_frames_pri4;\n\t__le64\ttx_pfc_ena_frames_pri5;\n\t__le64\ttx_pfc_ena_frames_pri6;\n\t__le64\ttx_pfc_ena_frames_pri7;\n\t__le64\ttx_eee_lpi_events;\n\t__le64\ttx_eee_lpi_duration;\n\t__le64\ttx_llfc_logical_msgs;\n\t__le64\ttx_hcfc_msgs;\n\t__le64\ttx_total_collisions;\n\t__le64\ttx_bytes;\n\t__le64\ttx_xthol_frames;\n\t__le64\ttx_stat_discard;\n\t__le64\ttx_stat_error;\n};\n\n \nstruct rx_port_stats {\n\t__le64\trx_64b_frames;\n\t__le64\trx_65b_127b_frames;\n\t__le64\trx_128b_255b_frames;\n\t__le64\trx_256b_511b_frames;\n\t__le64\trx_512b_1023b_frames;\n\t__le64\trx_1024b_1518b_frames;\n\t__le64\trx_good_vlan_frames;\n\t__le64\trx_1519b_2047b_frames;\n\t__le64\trx_2048b_4095b_frames;\n\t__le64\trx_4096b_9216b_frames;\n\t__le64\trx_9217b_16383b_frames;\n\t__le64\trx_total_frames;\n\t__le64\trx_ucast_frames;\n\t__le64\trx_mcast_frames;\n\t__le64\trx_bcast_frames;\n\t__le64\trx_fcs_err_frames;\n\t__le64\trx_ctrl_frames;\n\t__le64\trx_pause_frames;\n\t__le64\trx_pfc_frames;\n\t__le64\trx_unsupported_opcode_frames;\n\t__le64\trx_unsupported_da_pausepfc_frames;\n\t__le64\trx_wrong_sa_frames;\n\t__le64\trx_align_err_frames;\n\t__le64\trx_oor_len_frames;\n\t__le64\trx_code_err_frames;\n\t__le64\trx_false_carrier_frames;\n\t__le64\trx_ovrsz_frames;\n\t__le64\trx_jbr_frames;\n\t__le64\trx_mtu_err_frames;\n\t__le64\trx_match_crc_frames;\n\t__le64\trx_promiscuous_frames;\n\t__le64\trx_tagged_frames;\n\t__le64\trx_double_tagged_frames;\n\t__le64\trx_trunc_frames;\n\t__le64\trx_good_frames;\n\t__le64\trx_pfc_xon2xoff_frames_pri0;\n\t__le64\trx_pfc_xon2xoff_frames_pri1;\n\t__le64\trx_pfc_xon2xoff_frames_pri2;\n\t__le64\trx_pfc_xon2xoff_frames_pri3;\n\t__le64\trx_pfc_xon2xoff_frames_pri4;\n\t__le64\trx_pfc_xon2xoff_frames_pri5;\n\t__le64\trx_pfc_xon2xoff_frames_pri6;\n\t__le64\trx_pfc_xon2xoff_frames_pri7;\n\t__le64\trx_pfc_ena_frames_pri0;\n\t__le64\trx_pfc_ena_frames_pri1;\n\t__le64\trx_pfc_ena_frames_pri2;\n\t__le64\trx_pfc_ena_frames_pri3;\n\t__le64\trx_pfc_ena_frames_pri4;\n\t__le64\trx_pfc_ena_frames_pri5;\n\t__le64\trx_pfc_ena_frames_pri6;\n\t__le64\trx_pfc_ena_frames_pri7;\n\t__le64\trx_sch_crc_err_frames;\n\t__le64\trx_undrsz_frames;\n\t__le64\trx_frag_frames;\n\t__le64\trx_eee_lpi_events;\n\t__le64\trx_eee_lpi_duration;\n\t__le64\trx_llfc_physical_msgs;\n\t__le64\trx_llfc_logical_msgs;\n\t__le64\trx_llfc_msgs_with_crc_err;\n\t__le64\trx_hcfc_msgs;\n\t__le64\trx_hcfc_msgs_with_crc_err;\n\t__le64\trx_bytes;\n\t__le64\trx_runt_bytes;\n\t__le64\trx_runt_frames;\n\t__le64\trx_stat_discard;\n\t__le64\trx_stat_err;\n};\n\n \nstruct hwrm_port_qstats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tflags;\n\t#define PORT_QSTATS_REQ_FLAGS_COUNTER_MASK     0x1UL\n\tu8\tunused_0[5];\n\t__le64\ttx_stat_host_addr;\n\t__le64\trx_stat_host_addr;\n};\n\n \nstruct hwrm_port_qstats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\ttx_stat_size;\n\t__le16\trx_stat_size;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct tx_port_stats_ext {\n\t__le64\ttx_bytes_cos0;\n\t__le64\ttx_bytes_cos1;\n\t__le64\ttx_bytes_cos2;\n\t__le64\ttx_bytes_cos3;\n\t__le64\ttx_bytes_cos4;\n\t__le64\ttx_bytes_cos5;\n\t__le64\ttx_bytes_cos6;\n\t__le64\ttx_bytes_cos7;\n\t__le64\ttx_packets_cos0;\n\t__le64\ttx_packets_cos1;\n\t__le64\ttx_packets_cos2;\n\t__le64\ttx_packets_cos3;\n\t__le64\ttx_packets_cos4;\n\t__le64\ttx_packets_cos5;\n\t__le64\ttx_packets_cos6;\n\t__le64\ttx_packets_cos7;\n\t__le64\tpfc_pri0_tx_duration_us;\n\t__le64\tpfc_pri0_tx_transitions;\n\t__le64\tpfc_pri1_tx_duration_us;\n\t__le64\tpfc_pri1_tx_transitions;\n\t__le64\tpfc_pri2_tx_duration_us;\n\t__le64\tpfc_pri2_tx_transitions;\n\t__le64\tpfc_pri3_tx_duration_us;\n\t__le64\tpfc_pri3_tx_transitions;\n\t__le64\tpfc_pri4_tx_duration_us;\n\t__le64\tpfc_pri4_tx_transitions;\n\t__le64\tpfc_pri5_tx_duration_us;\n\t__le64\tpfc_pri5_tx_transitions;\n\t__le64\tpfc_pri6_tx_duration_us;\n\t__le64\tpfc_pri6_tx_transitions;\n\t__le64\tpfc_pri7_tx_duration_us;\n\t__le64\tpfc_pri7_tx_transitions;\n};\n\n \nstruct rx_port_stats_ext {\n\t__le64\tlink_down_events;\n\t__le64\tcontinuous_pause_events;\n\t__le64\tresume_pause_events;\n\t__le64\tcontinuous_roce_pause_events;\n\t__le64\tresume_roce_pause_events;\n\t__le64\trx_bytes_cos0;\n\t__le64\trx_bytes_cos1;\n\t__le64\trx_bytes_cos2;\n\t__le64\trx_bytes_cos3;\n\t__le64\trx_bytes_cos4;\n\t__le64\trx_bytes_cos5;\n\t__le64\trx_bytes_cos6;\n\t__le64\trx_bytes_cos7;\n\t__le64\trx_packets_cos0;\n\t__le64\trx_packets_cos1;\n\t__le64\trx_packets_cos2;\n\t__le64\trx_packets_cos3;\n\t__le64\trx_packets_cos4;\n\t__le64\trx_packets_cos5;\n\t__le64\trx_packets_cos6;\n\t__le64\trx_packets_cos7;\n\t__le64\tpfc_pri0_rx_duration_us;\n\t__le64\tpfc_pri0_rx_transitions;\n\t__le64\tpfc_pri1_rx_duration_us;\n\t__le64\tpfc_pri1_rx_transitions;\n\t__le64\tpfc_pri2_rx_duration_us;\n\t__le64\tpfc_pri2_rx_transitions;\n\t__le64\tpfc_pri3_rx_duration_us;\n\t__le64\tpfc_pri3_rx_transitions;\n\t__le64\tpfc_pri4_rx_duration_us;\n\t__le64\tpfc_pri4_rx_transitions;\n\t__le64\tpfc_pri5_rx_duration_us;\n\t__le64\tpfc_pri5_rx_transitions;\n\t__le64\tpfc_pri6_rx_duration_us;\n\t__le64\tpfc_pri6_rx_transitions;\n\t__le64\tpfc_pri7_rx_duration_us;\n\t__le64\tpfc_pri7_rx_transitions;\n\t__le64\trx_bits;\n\t__le64\trx_buffer_passed_threshold;\n\t__le64\trx_pcs_symbol_err;\n\t__le64\trx_corrected_bits;\n\t__le64\trx_discard_bytes_cos0;\n\t__le64\trx_discard_bytes_cos1;\n\t__le64\trx_discard_bytes_cos2;\n\t__le64\trx_discard_bytes_cos3;\n\t__le64\trx_discard_bytes_cos4;\n\t__le64\trx_discard_bytes_cos5;\n\t__le64\trx_discard_bytes_cos6;\n\t__le64\trx_discard_bytes_cos7;\n\t__le64\trx_discard_packets_cos0;\n\t__le64\trx_discard_packets_cos1;\n\t__le64\trx_discard_packets_cos2;\n\t__le64\trx_discard_packets_cos3;\n\t__le64\trx_discard_packets_cos4;\n\t__le64\trx_discard_packets_cos5;\n\t__le64\trx_discard_packets_cos6;\n\t__le64\trx_discard_packets_cos7;\n\t__le64\trx_fec_corrected_blocks;\n\t__le64\trx_fec_uncorrectable_blocks;\n};\n\n \nstruct hwrm_port_qstats_ext_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\t__le16\ttx_stat_size;\n\t__le16\trx_stat_size;\n\tu8\tflags;\n\t#define PORT_QSTATS_EXT_REQ_FLAGS_COUNTER_MASK     0x1UL\n\tu8\tunused_0;\n\t__le64\ttx_stat_host_addr;\n\t__le64\trx_stat_host_addr;\n};\n\n \nstruct hwrm_port_qstats_ext_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\ttx_stat_size;\n\t__le16\trx_stat_size;\n\t__le16\ttotal_active_cos_queues;\n\tu8\tflags;\n\t#define PORT_QSTATS_EXT_RESP_FLAGS_CLEAR_ROCE_COUNTERS_SUPPORTED     0x1UL\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_lpbk_qstats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_port_lpbk_qstats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tlpbk_ucast_frames;\n\t__le64\tlpbk_mcast_frames;\n\t__le64\tlpbk_bcast_frames;\n\t__le64\tlpbk_ucast_bytes;\n\t__le64\tlpbk_mcast_bytes;\n\t__le64\tlpbk_bcast_bytes;\n\t__le64\ttx_stat_discard;\n\t__le64\ttx_stat_error;\n\t__le64\trx_stat_discard;\n\t__le64\trx_stat_error;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_ecn_qstats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\t__le16\tecn_stat_buf_size;\n\tu8\tflags;\n\t#define PORT_ECN_QSTATS_REQ_FLAGS_COUNTER_MASK     0x1UL\n\tu8\tunused_0[3];\n\t__le64\tecn_stat_host_addr;\n};\n\n \nstruct hwrm_port_ecn_qstats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tecn_stat_buf_size;\n\tu8\tmark_en;\n\tu8\tunused_0[4];\n\tu8\tvalid;\n};\n\n \nstruct port_stats_ecn {\n\t__le64\tmark_cnt_cos0;\n\t__le64\tmark_cnt_cos1;\n\t__le64\tmark_cnt_cos2;\n\t__le64\tmark_cnt_cos3;\n\t__le64\tmark_cnt_cos4;\n\t__le64\tmark_cnt_cos5;\n\t__le64\tmark_cnt_cos6;\n\t__le64\tmark_cnt_cos7;\n};\n\n \nstruct hwrm_port_clr_stats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tflags;\n\t#define PORT_CLR_STATS_REQ_FLAGS_ROCE_COUNTERS     0x1UL\n\tu8\tunused_0[5];\n};\n\n \nstruct hwrm_port_clr_stats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_lpbk_clr_stats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_port_lpbk_clr_stats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_ts_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define PORT_TS_QUERY_REQ_FLAGS_PATH             0x1UL\n\t#define PORT_TS_QUERY_REQ_FLAGS_PATH_TX            0x0UL\n\t#define PORT_TS_QUERY_REQ_FLAGS_PATH_RX            0x1UL\n\t#define PORT_TS_QUERY_REQ_FLAGS_PATH_LAST         PORT_TS_QUERY_REQ_FLAGS_PATH_RX\n\t#define PORT_TS_QUERY_REQ_FLAGS_CURRENT_TIME     0x2UL\n\t__le16\tport_id;\n\tu8\tunused_0[2];\n\t__le16\tenables;\n\t#define PORT_TS_QUERY_REQ_ENABLES_TS_REQ_TIMEOUT     0x1UL\n\t#define PORT_TS_QUERY_REQ_ENABLES_PTP_SEQ_ID         0x2UL\n\t#define PORT_TS_QUERY_REQ_ENABLES_PTP_HDR_OFFSET     0x4UL\n\t__le16\tts_req_timeout;\n\t__le32\tptp_seq_id;\n\t__le16\tptp_hdr_offset;\n\tu8\tunused_1[6];\n};\n\n \nstruct hwrm_port_ts_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tptp_msg_ts;\n\t__le16\tptp_msg_seqid;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_phy_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_port_phy_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tflags;\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_EEE_SUPPORTED                    0x1UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_EXTERNAL_LPBK_SUPPORTED          0x2UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_AUTONEG_LPBK_SUPPORTED           0x4UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_SHARED_PHY_CFG_SUPPORTED         0x8UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_CUMULATIVE_COUNTERS_ON_RESET     0x10UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_LOCAL_LPBK_NOT_SUPPORTED         0x20UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_FW_MANAGED_LINK_DOWN             0x40UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS_NO_FCS                           0x80UL\n\tu8\tport_cnt;\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_UNKNOWN 0x0UL\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_1       0x1UL\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_2       0x2UL\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_3       0x3UL\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_4       0x4UL\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_12      0xcUL\n\t#define PORT_PHY_QCAPS_RESP_PORT_CNT_LAST   PORT_PHY_QCAPS_RESP_PORT_CNT_12\n\t__le16\tsupported_speeds_force_mode;\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_100MBHD     0x1UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_100MB       0x2UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_1GBHD       0x4UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_1GB         0x8UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_2GB         0x10UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_2_5GB       0x20UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_10GB        0x40UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_20GB        0x80UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_25GB        0x100UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_40GB        0x200UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_50GB        0x400UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_100GB       0x800UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_10MBHD      0x1000UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_FORCE_MODE_10MB        0x2000UL\n\t__le16\tsupported_speeds_auto_mode;\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_100MBHD     0x1UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_100MB       0x2UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_1GBHD       0x4UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_1GB         0x8UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_2GB         0x10UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_2_5GB       0x20UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_10GB        0x40UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_20GB        0x80UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_25GB        0x100UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_40GB        0x200UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_50GB        0x400UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_100GB       0x800UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_10MBHD      0x1000UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_AUTO_MODE_10MB        0x2000UL\n\t__le16\tsupported_speeds_eee_mode;\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_RSVD1     0x1UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_100MB     0x2UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_RSVD2     0x4UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_1GB       0x8UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_RSVD3     0x10UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_RSVD4     0x20UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_SPEEDS_EEE_MODE_10GB      0x40UL\n\t__le32\ttx_lpi_timer_low;\n\t#define PORT_PHY_QCAPS_RESP_TX_LPI_TIMER_LOW_MASK 0xffffffUL\n\t#define PORT_PHY_QCAPS_RESP_TX_LPI_TIMER_LOW_SFT 0\n\t#define PORT_PHY_QCAPS_RESP_RSVD2_MASK           0xff000000UL\n\t#define PORT_PHY_QCAPS_RESP_RSVD2_SFT            24\n\t__le32\tvalid_tx_lpi_timer_high;\n\t#define PORT_PHY_QCAPS_RESP_TX_LPI_TIMER_HIGH_MASK 0xffffffUL\n\t#define PORT_PHY_QCAPS_RESP_TX_LPI_TIMER_HIGH_SFT 0\n\t#define PORT_PHY_QCAPS_RESP_RSVD_MASK             0xff000000UL\n\t#define PORT_PHY_QCAPS_RESP_RSVD_SFT              24\n\t__le16\tsupported_pam4_speeds_auto_mode;\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_PAM4_SPEEDS_AUTO_MODE_50G      0x1UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_PAM4_SPEEDS_AUTO_MODE_100G     0x2UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_PAM4_SPEEDS_AUTO_MODE_200G     0x4UL\n\t__le16\tsupported_pam4_speeds_force_mode;\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_PAM4_SPEEDS_FORCE_MODE_50G      0x1UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_PAM4_SPEEDS_FORCE_MODE_100G     0x2UL\n\t#define PORT_PHY_QCAPS_RESP_SUPPORTED_PAM4_SPEEDS_FORCE_MODE_200G     0x4UL\n\t__le16\tflags2;\n\t#define PORT_PHY_QCAPS_RESP_FLAGS2_PAUSE_UNSUPPORTED       0x1UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS2_PFC_UNSUPPORTED         0x2UL\n\t#define PORT_PHY_QCAPS_RESP_FLAGS2_BANK_ADDR_SUPPORTED     0x4UL\n\tu8\tinternal_port_cnt;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_phy_i2c_read_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t__le32\tenables;\n\t#define PORT_PHY_I2C_READ_REQ_ENABLES_PAGE_OFFSET     0x1UL\n\t#define PORT_PHY_I2C_READ_REQ_ENABLES_BANK_NUMBER     0x2UL\n\t__le16\tport_id;\n\tu8\ti2c_slave_addr;\n\tu8\tbank_number;\n\t__le16\tpage_number;\n\t__le16\tpage_offset;\n\tu8\tdata_length;\n\tu8\tunused_1[7];\n};\n\n \nstruct hwrm_port_phy_i2c_read_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tdata[16];\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_phy_mdio_write_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tunused_0[2];\n\t__le16\tport_id;\n\tu8\tphy_addr;\n\tu8\tdev_addr;\n\t__le16\treg_addr;\n\t__le16\treg_data;\n\tu8\tcl45_mdio;\n\tu8\tunused_1[7];\n};\n\n \nstruct hwrm_port_phy_mdio_write_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_phy_mdio_read_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tunused_0[2];\n\t__le16\tport_id;\n\tu8\tphy_addr;\n\tu8\tdev_addr;\n\t__le16\treg_addr;\n\tu8\tcl45_mdio;\n\tu8\tunused_1;\n};\n\n \nstruct hwrm_port_phy_mdio_read_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\treg_data;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_led_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define PORT_LED_CFG_REQ_ENABLES_LED0_ID            0x1UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED0_STATE         0x2UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED0_COLOR         0x4UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED0_BLINK_ON      0x8UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED0_BLINK_OFF     0x10UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED0_GROUP_ID      0x20UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED1_ID            0x40UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED1_STATE         0x80UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED1_COLOR         0x100UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED1_BLINK_ON      0x200UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED1_BLINK_OFF     0x400UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED1_GROUP_ID      0x800UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED2_ID            0x1000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED2_STATE         0x2000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED2_COLOR         0x4000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED2_BLINK_ON      0x8000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED2_BLINK_OFF     0x10000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED2_GROUP_ID      0x20000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED3_ID            0x40000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED3_STATE         0x80000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED3_COLOR         0x100000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED3_BLINK_ON      0x200000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED3_BLINK_OFF     0x400000UL\n\t#define PORT_LED_CFG_REQ_ENABLES_LED3_GROUP_ID      0x800000UL\n\t__le16\tport_id;\n\tu8\tnum_leds;\n\tu8\trsvd;\n\tu8\tled0_id;\n\tu8\tled0_state;\n\t#define PORT_LED_CFG_REQ_LED0_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_CFG_REQ_LED0_STATE_OFF      0x1UL\n\t#define PORT_LED_CFG_REQ_LED0_STATE_ON       0x2UL\n\t#define PORT_LED_CFG_REQ_LED0_STATE_BLINK    0x3UL\n\t#define PORT_LED_CFG_REQ_LED0_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_CFG_REQ_LED0_STATE_LAST    PORT_LED_CFG_REQ_LED0_STATE_BLINKALT\n\tu8\tled0_color;\n\t#define PORT_LED_CFG_REQ_LED0_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_CFG_REQ_LED0_COLOR_AMBER      0x1UL\n\t#define PORT_LED_CFG_REQ_LED0_COLOR_GREEN      0x2UL\n\t#define PORT_LED_CFG_REQ_LED0_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_CFG_REQ_LED0_COLOR_LAST      PORT_LED_CFG_REQ_LED0_COLOR_GREENAMBER\n\tu8\tunused_0;\n\t__le16\tled0_blink_on;\n\t__le16\tled0_blink_off;\n\tu8\tled0_group_id;\n\tu8\trsvd0;\n\tu8\tled1_id;\n\tu8\tled1_state;\n\t#define PORT_LED_CFG_REQ_LED1_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_CFG_REQ_LED1_STATE_OFF      0x1UL\n\t#define PORT_LED_CFG_REQ_LED1_STATE_ON       0x2UL\n\t#define PORT_LED_CFG_REQ_LED1_STATE_BLINK    0x3UL\n\t#define PORT_LED_CFG_REQ_LED1_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_CFG_REQ_LED1_STATE_LAST    PORT_LED_CFG_REQ_LED1_STATE_BLINKALT\n\tu8\tled1_color;\n\t#define PORT_LED_CFG_REQ_LED1_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_CFG_REQ_LED1_COLOR_AMBER      0x1UL\n\t#define PORT_LED_CFG_REQ_LED1_COLOR_GREEN      0x2UL\n\t#define PORT_LED_CFG_REQ_LED1_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_CFG_REQ_LED1_COLOR_LAST      PORT_LED_CFG_REQ_LED1_COLOR_GREENAMBER\n\tu8\tunused_1;\n\t__le16\tled1_blink_on;\n\t__le16\tled1_blink_off;\n\tu8\tled1_group_id;\n\tu8\trsvd1;\n\tu8\tled2_id;\n\tu8\tled2_state;\n\t#define PORT_LED_CFG_REQ_LED2_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_CFG_REQ_LED2_STATE_OFF      0x1UL\n\t#define PORT_LED_CFG_REQ_LED2_STATE_ON       0x2UL\n\t#define PORT_LED_CFG_REQ_LED2_STATE_BLINK    0x3UL\n\t#define PORT_LED_CFG_REQ_LED2_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_CFG_REQ_LED2_STATE_LAST    PORT_LED_CFG_REQ_LED2_STATE_BLINKALT\n\tu8\tled2_color;\n\t#define PORT_LED_CFG_REQ_LED2_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_CFG_REQ_LED2_COLOR_AMBER      0x1UL\n\t#define PORT_LED_CFG_REQ_LED2_COLOR_GREEN      0x2UL\n\t#define PORT_LED_CFG_REQ_LED2_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_CFG_REQ_LED2_COLOR_LAST      PORT_LED_CFG_REQ_LED2_COLOR_GREENAMBER\n\tu8\tunused_2;\n\t__le16\tled2_blink_on;\n\t__le16\tled2_blink_off;\n\tu8\tled2_group_id;\n\tu8\trsvd2;\n\tu8\tled3_id;\n\tu8\tled3_state;\n\t#define PORT_LED_CFG_REQ_LED3_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_CFG_REQ_LED3_STATE_OFF      0x1UL\n\t#define PORT_LED_CFG_REQ_LED3_STATE_ON       0x2UL\n\t#define PORT_LED_CFG_REQ_LED3_STATE_BLINK    0x3UL\n\t#define PORT_LED_CFG_REQ_LED3_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_CFG_REQ_LED3_STATE_LAST    PORT_LED_CFG_REQ_LED3_STATE_BLINKALT\n\tu8\tled3_color;\n\t#define PORT_LED_CFG_REQ_LED3_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_CFG_REQ_LED3_COLOR_AMBER      0x1UL\n\t#define PORT_LED_CFG_REQ_LED3_COLOR_GREEN      0x2UL\n\t#define PORT_LED_CFG_REQ_LED3_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_CFG_REQ_LED3_COLOR_LAST      PORT_LED_CFG_REQ_LED3_COLOR_GREENAMBER\n\tu8\tunused_3;\n\t__le16\tled3_blink_on;\n\t__le16\tled3_blink_off;\n\tu8\tled3_group_id;\n\tu8\trsvd3;\n};\n\n \nstruct hwrm_port_led_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_led_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_port_led_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tnum_leds;\n\tu8\tled0_id;\n\tu8\tled0_type;\n\t#define PORT_LED_QCFG_RESP_LED0_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED0_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCFG_RESP_LED0_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCFG_RESP_LED0_TYPE_LAST    PORT_LED_QCFG_RESP_LED0_TYPE_INVALID\n\tu8\tled0_state;\n\t#define PORT_LED_QCFG_RESP_LED0_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_QCFG_RESP_LED0_STATE_OFF      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED0_STATE_ON       0x2UL\n\t#define PORT_LED_QCFG_RESP_LED0_STATE_BLINK    0x3UL\n\t#define PORT_LED_QCFG_RESP_LED0_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_QCFG_RESP_LED0_STATE_LAST    PORT_LED_QCFG_RESP_LED0_STATE_BLINKALT\n\tu8\tled0_color;\n\t#define PORT_LED_QCFG_RESP_LED0_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED0_COLOR_AMBER      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED0_COLOR_GREEN      0x2UL\n\t#define PORT_LED_QCFG_RESP_LED0_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_QCFG_RESP_LED0_COLOR_LAST      PORT_LED_QCFG_RESP_LED0_COLOR_GREENAMBER\n\tu8\tunused_0;\n\t__le16\tled0_blink_on;\n\t__le16\tled0_blink_off;\n\tu8\tled0_group_id;\n\tu8\tled1_id;\n\tu8\tled1_type;\n\t#define PORT_LED_QCFG_RESP_LED1_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED1_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCFG_RESP_LED1_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCFG_RESP_LED1_TYPE_LAST    PORT_LED_QCFG_RESP_LED1_TYPE_INVALID\n\tu8\tled1_state;\n\t#define PORT_LED_QCFG_RESP_LED1_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_QCFG_RESP_LED1_STATE_OFF      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED1_STATE_ON       0x2UL\n\t#define PORT_LED_QCFG_RESP_LED1_STATE_BLINK    0x3UL\n\t#define PORT_LED_QCFG_RESP_LED1_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_QCFG_RESP_LED1_STATE_LAST    PORT_LED_QCFG_RESP_LED1_STATE_BLINKALT\n\tu8\tled1_color;\n\t#define PORT_LED_QCFG_RESP_LED1_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED1_COLOR_AMBER      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED1_COLOR_GREEN      0x2UL\n\t#define PORT_LED_QCFG_RESP_LED1_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_QCFG_RESP_LED1_COLOR_LAST      PORT_LED_QCFG_RESP_LED1_COLOR_GREENAMBER\n\tu8\tunused_1;\n\t__le16\tled1_blink_on;\n\t__le16\tled1_blink_off;\n\tu8\tled1_group_id;\n\tu8\tled2_id;\n\tu8\tled2_type;\n\t#define PORT_LED_QCFG_RESP_LED2_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED2_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCFG_RESP_LED2_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCFG_RESP_LED2_TYPE_LAST    PORT_LED_QCFG_RESP_LED2_TYPE_INVALID\n\tu8\tled2_state;\n\t#define PORT_LED_QCFG_RESP_LED2_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_QCFG_RESP_LED2_STATE_OFF      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED2_STATE_ON       0x2UL\n\t#define PORT_LED_QCFG_RESP_LED2_STATE_BLINK    0x3UL\n\t#define PORT_LED_QCFG_RESP_LED2_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_QCFG_RESP_LED2_STATE_LAST    PORT_LED_QCFG_RESP_LED2_STATE_BLINKALT\n\tu8\tled2_color;\n\t#define PORT_LED_QCFG_RESP_LED2_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED2_COLOR_AMBER      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED2_COLOR_GREEN      0x2UL\n\t#define PORT_LED_QCFG_RESP_LED2_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_QCFG_RESP_LED2_COLOR_LAST      PORT_LED_QCFG_RESP_LED2_COLOR_GREENAMBER\n\tu8\tunused_2;\n\t__le16\tled2_blink_on;\n\t__le16\tled2_blink_off;\n\tu8\tled2_group_id;\n\tu8\tled3_id;\n\tu8\tled3_type;\n\t#define PORT_LED_QCFG_RESP_LED3_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED3_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCFG_RESP_LED3_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCFG_RESP_LED3_TYPE_LAST    PORT_LED_QCFG_RESP_LED3_TYPE_INVALID\n\tu8\tled3_state;\n\t#define PORT_LED_QCFG_RESP_LED3_STATE_DEFAULT  0x0UL\n\t#define PORT_LED_QCFG_RESP_LED3_STATE_OFF      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED3_STATE_ON       0x2UL\n\t#define PORT_LED_QCFG_RESP_LED3_STATE_BLINK    0x3UL\n\t#define PORT_LED_QCFG_RESP_LED3_STATE_BLINKALT 0x4UL\n\t#define PORT_LED_QCFG_RESP_LED3_STATE_LAST    PORT_LED_QCFG_RESP_LED3_STATE_BLINKALT\n\tu8\tled3_color;\n\t#define PORT_LED_QCFG_RESP_LED3_COLOR_DEFAULT    0x0UL\n\t#define PORT_LED_QCFG_RESP_LED3_COLOR_AMBER      0x1UL\n\t#define PORT_LED_QCFG_RESP_LED3_COLOR_GREEN      0x2UL\n\t#define PORT_LED_QCFG_RESP_LED3_COLOR_GREENAMBER 0x3UL\n\t#define PORT_LED_QCFG_RESP_LED3_COLOR_LAST      PORT_LED_QCFG_RESP_LED3_COLOR_GREENAMBER\n\tu8\tunused_3;\n\t__le16\tled3_blink_on;\n\t__le16\tled3_blink_off;\n\tu8\tled3_group_id;\n\tu8\tunused_4[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_port_led_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_port_led_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tnum_leds;\n\tu8\tunused[3];\n\tu8\tled0_id;\n\tu8\tled0_type;\n\t#define PORT_LED_QCAPS_RESP_LED0_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCAPS_RESP_LED0_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED0_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCAPS_RESP_LED0_TYPE_LAST    PORT_LED_QCAPS_RESP_LED0_TYPE_INVALID\n\tu8\tled0_group_id;\n\tu8\tunused_0;\n\t__le16\tled0_state_caps;\n\t#define PORT_LED_QCAPS_RESP_LED0_STATE_CAPS_ENABLED                 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED0_STATE_CAPS_OFF_SUPPORTED           0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED0_STATE_CAPS_ON_SUPPORTED            0x4UL\n\t#define PORT_LED_QCAPS_RESP_LED0_STATE_CAPS_BLINK_SUPPORTED         0x8UL\n\t#define PORT_LED_QCAPS_RESP_LED0_STATE_CAPS_BLINK_ALT_SUPPORTED     0x10UL\n\t__le16\tled0_color_caps;\n\t#define PORT_LED_QCAPS_RESP_LED0_COLOR_CAPS_RSVD                0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED0_COLOR_CAPS_AMBER_SUPPORTED     0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED0_COLOR_CAPS_GREEN_SUPPORTED     0x4UL\n\tu8\tled1_id;\n\tu8\tled1_type;\n\t#define PORT_LED_QCAPS_RESP_LED1_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCAPS_RESP_LED1_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED1_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCAPS_RESP_LED1_TYPE_LAST    PORT_LED_QCAPS_RESP_LED1_TYPE_INVALID\n\tu8\tled1_group_id;\n\tu8\tunused_1;\n\t__le16\tled1_state_caps;\n\t#define PORT_LED_QCAPS_RESP_LED1_STATE_CAPS_ENABLED                 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED1_STATE_CAPS_OFF_SUPPORTED           0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED1_STATE_CAPS_ON_SUPPORTED            0x4UL\n\t#define PORT_LED_QCAPS_RESP_LED1_STATE_CAPS_BLINK_SUPPORTED         0x8UL\n\t#define PORT_LED_QCAPS_RESP_LED1_STATE_CAPS_BLINK_ALT_SUPPORTED     0x10UL\n\t__le16\tled1_color_caps;\n\t#define PORT_LED_QCAPS_RESP_LED1_COLOR_CAPS_RSVD                0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED1_COLOR_CAPS_AMBER_SUPPORTED     0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED1_COLOR_CAPS_GREEN_SUPPORTED     0x4UL\n\tu8\tled2_id;\n\tu8\tled2_type;\n\t#define PORT_LED_QCAPS_RESP_LED2_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCAPS_RESP_LED2_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED2_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCAPS_RESP_LED2_TYPE_LAST    PORT_LED_QCAPS_RESP_LED2_TYPE_INVALID\n\tu8\tled2_group_id;\n\tu8\tunused_2;\n\t__le16\tled2_state_caps;\n\t#define PORT_LED_QCAPS_RESP_LED2_STATE_CAPS_ENABLED                 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED2_STATE_CAPS_OFF_SUPPORTED           0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED2_STATE_CAPS_ON_SUPPORTED            0x4UL\n\t#define PORT_LED_QCAPS_RESP_LED2_STATE_CAPS_BLINK_SUPPORTED         0x8UL\n\t#define PORT_LED_QCAPS_RESP_LED2_STATE_CAPS_BLINK_ALT_SUPPORTED     0x10UL\n\t__le16\tled2_color_caps;\n\t#define PORT_LED_QCAPS_RESP_LED2_COLOR_CAPS_RSVD                0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED2_COLOR_CAPS_AMBER_SUPPORTED     0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED2_COLOR_CAPS_GREEN_SUPPORTED     0x4UL\n\tu8\tled3_id;\n\tu8\tled3_type;\n\t#define PORT_LED_QCAPS_RESP_LED3_TYPE_SPEED    0x0UL\n\t#define PORT_LED_QCAPS_RESP_LED3_TYPE_ACTIVITY 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED3_TYPE_INVALID  0xffUL\n\t#define PORT_LED_QCAPS_RESP_LED3_TYPE_LAST    PORT_LED_QCAPS_RESP_LED3_TYPE_INVALID\n\tu8\tled3_group_id;\n\tu8\tunused_3;\n\t__le16\tled3_state_caps;\n\t#define PORT_LED_QCAPS_RESP_LED3_STATE_CAPS_ENABLED                 0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED3_STATE_CAPS_OFF_SUPPORTED           0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED3_STATE_CAPS_ON_SUPPORTED            0x4UL\n\t#define PORT_LED_QCAPS_RESP_LED3_STATE_CAPS_BLINK_SUPPORTED         0x8UL\n\t#define PORT_LED_QCAPS_RESP_LED3_STATE_CAPS_BLINK_ALT_SUPPORTED     0x10UL\n\t__le16\tled3_color_caps;\n\t#define PORT_LED_QCAPS_RESP_LED3_COLOR_CAPS_RSVD                0x1UL\n\t#define PORT_LED_QCAPS_RESP_LED3_COLOR_CAPS_AMBER_SUPPORTED     0x2UL\n\t#define PORT_LED_QCAPS_RESP_LED3_COLOR_CAPS_GREEN_SUPPORTED     0x4UL\n\tu8\tunused_4[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_qportcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define QUEUE_QPORTCFG_REQ_FLAGS_PATH     0x1UL\n\t#define QUEUE_QPORTCFG_REQ_FLAGS_PATH_TX    0x0UL\n\t#define QUEUE_QPORTCFG_REQ_FLAGS_PATH_RX    0x1UL\n\t#define QUEUE_QPORTCFG_REQ_FLAGS_PATH_LAST QUEUE_QPORTCFG_REQ_FLAGS_PATH_RX\n\t__le16\tport_id;\n\tu8\tdrv_qmap_cap;\n\t#define QUEUE_QPORTCFG_REQ_DRV_QMAP_CAP_DISABLED 0x0UL\n\t#define QUEUE_QPORTCFG_REQ_DRV_QMAP_CAP_ENABLED  0x1UL\n\t#define QUEUE_QPORTCFG_REQ_DRV_QMAP_CAP_LAST    QUEUE_QPORTCFG_REQ_DRV_QMAP_CAP_ENABLED\n\tu8\tunused_0;\n};\n\n \nstruct hwrm_queue_qportcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tmax_configurable_queues;\n\tu8\tmax_configurable_lossless_queues;\n\tu8\tqueue_cfg_allowed;\n\tu8\tqueue_cfg_info;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_CFG_INFO_ASYM_CFG             0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_CFG_INFO_USE_PROFILE_TYPE     0x2UL\n\tu8\tqueue_pfcenable_cfg_allowed;\n\tu8\tqueue_pri2cos_cfg_allowed;\n\tu8\tqueue_cos2bw_cfg_allowed;\n\tu8\tqueue_id0;\n\tu8\tqueue_id0_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id1;\n\tu8\tqueue_id1_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id2;\n\tu8\tqueue_id2_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id3;\n\tu8\tqueue_id3_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id4;\n\tu8\tqueue_id4_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id5;\n\tu8\tqueue_id5_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id6;\n\tu8\tqueue_id6_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id7;\n\tu8\tqueue_id7_service_profile;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_LOSSY          0x0UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_LOSSLESS       0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_LOSSLESS_ROCE  0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_LOSSY_ROCE_CNP 0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_LOSSLESS_NIC   0x3UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_UNKNOWN        0xffUL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_LAST          QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_id0_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID0_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tchar\tqid0_name[16];\n\tchar\tqid1_name[16];\n\tchar\tqid2_name[16];\n\tchar\tqid3_name[16];\n\tchar\tqid4_name[16];\n\tchar\tqid5_name[16];\n\tchar\tqid6_name[16];\n\tchar\tqid7_name[16];\n\tu8\tqueue_id1_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID1_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tqueue_id2_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID2_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tqueue_id3_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID3_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tqueue_id4_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID4_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tqueue_id5_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID5_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tqueue_id6_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID6_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tqueue_id7_service_profile_type;\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_TYPE_ROCE     0x1UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_TYPE_NIC      0x2UL\n\t#define QUEUE_QPORTCFG_RESP_QUEUE_ID7_SERVICE_PROFILE_TYPE_CNP      0x4UL\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define QUEUE_QCFG_REQ_FLAGS_PATH     0x1UL\n\t#define QUEUE_QCFG_REQ_FLAGS_PATH_TX    0x0UL\n\t#define QUEUE_QCFG_REQ_FLAGS_PATH_RX    0x1UL\n\t#define QUEUE_QCFG_REQ_FLAGS_PATH_LAST QUEUE_QCFG_REQ_FLAGS_PATH_RX\n\t__le32\tqueue_id;\n};\n\n \nstruct hwrm_queue_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tqueue_len;\n\tu8\tservice_profile;\n\t#define QUEUE_QCFG_RESP_SERVICE_PROFILE_LOSSY    0x0UL\n\t#define QUEUE_QCFG_RESP_SERVICE_PROFILE_LOSSLESS 0x1UL\n\t#define QUEUE_QCFG_RESP_SERVICE_PROFILE_UNKNOWN  0xffUL\n\t#define QUEUE_QCFG_RESP_SERVICE_PROFILE_LAST    QUEUE_QCFG_RESP_SERVICE_PROFILE_UNKNOWN\n\tu8\tqueue_cfg_info;\n\t#define QUEUE_QCFG_RESP_QUEUE_CFG_INFO_ASYM_CFG     0x1UL\n\tu8\tunused_0;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define QUEUE_CFG_REQ_FLAGS_PATH_MASK 0x3UL\n\t#define QUEUE_CFG_REQ_FLAGS_PATH_SFT  0\n\t#define QUEUE_CFG_REQ_FLAGS_PATH_TX     0x0UL\n\t#define QUEUE_CFG_REQ_FLAGS_PATH_RX     0x1UL\n\t#define QUEUE_CFG_REQ_FLAGS_PATH_BIDIR  0x2UL\n\t#define QUEUE_CFG_REQ_FLAGS_PATH_LAST  QUEUE_CFG_REQ_FLAGS_PATH_BIDIR\n\t__le32\tenables;\n\t#define QUEUE_CFG_REQ_ENABLES_DFLT_LEN            0x1UL\n\t#define QUEUE_CFG_REQ_ENABLES_SERVICE_PROFILE     0x2UL\n\t__le32\tqueue_id;\n\t__le32\tdflt_len;\n\tu8\tservice_profile;\n\t#define QUEUE_CFG_REQ_SERVICE_PROFILE_LOSSY    0x0UL\n\t#define QUEUE_CFG_REQ_SERVICE_PROFILE_LOSSLESS 0x1UL\n\t#define QUEUE_CFG_REQ_SERVICE_PROFILE_UNKNOWN  0xffUL\n\t#define QUEUE_CFG_REQ_SERVICE_PROFILE_LAST    QUEUE_CFG_REQ_SERVICE_PROFILE_UNKNOWN\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_queue_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_pfcenable_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_queue_pfcenable_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI0_PFC_ENABLED              0x1UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI1_PFC_ENABLED              0x2UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI2_PFC_ENABLED              0x4UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI3_PFC_ENABLED              0x8UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI4_PFC_ENABLED              0x10UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI5_PFC_ENABLED              0x20UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI6_PFC_ENABLED              0x40UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI7_PFC_ENABLED              0x80UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI0_PFC_WATCHDOG_ENABLED     0x100UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI1_PFC_WATCHDOG_ENABLED     0x200UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI2_PFC_WATCHDOG_ENABLED     0x400UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI3_PFC_WATCHDOG_ENABLED     0x800UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI4_PFC_WATCHDOG_ENABLED     0x1000UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI5_PFC_WATCHDOG_ENABLED     0x2000UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI6_PFC_WATCHDOG_ENABLED     0x4000UL\n\t#define QUEUE_PFCENABLE_QCFG_RESP_FLAGS_PRI7_PFC_WATCHDOG_ENABLED     0x8000UL\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_pfcenable_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI0_PFC_ENABLED              0x1UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI1_PFC_ENABLED              0x2UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI2_PFC_ENABLED              0x4UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI3_PFC_ENABLED              0x8UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI4_PFC_ENABLED              0x10UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI5_PFC_ENABLED              0x20UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI6_PFC_ENABLED              0x40UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI7_PFC_ENABLED              0x80UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI0_PFC_WATCHDOG_ENABLED     0x100UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI1_PFC_WATCHDOG_ENABLED     0x200UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI2_PFC_WATCHDOG_ENABLED     0x400UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI3_PFC_WATCHDOG_ENABLED     0x800UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI4_PFC_WATCHDOG_ENABLED     0x1000UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI5_PFC_WATCHDOG_ENABLED     0x2000UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI6_PFC_WATCHDOG_ENABLED     0x4000UL\n\t#define QUEUE_PFCENABLE_CFG_REQ_FLAGS_PRI7_PFC_WATCHDOG_ENABLED     0x8000UL\n\t__le16\tport_id;\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_queue_pfcenable_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_pri2cos_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define QUEUE_PRI2COS_QCFG_REQ_FLAGS_PATH      0x1UL\n\t#define QUEUE_PRI2COS_QCFG_REQ_FLAGS_PATH_TX     0x0UL\n\t#define QUEUE_PRI2COS_QCFG_REQ_FLAGS_PATH_RX     0x1UL\n\t#define QUEUE_PRI2COS_QCFG_REQ_FLAGS_PATH_LAST  QUEUE_PRI2COS_QCFG_REQ_FLAGS_PATH_RX\n\t#define QUEUE_PRI2COS_QCFG_REQ_FLAGS_IVLAN     0x2UL\n\tu8\tport_id;\n\tu8\tunused_0[3];\n};\n\n \nstruct hwrm_queue_pri2cos_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tpri0_cos_queue_id;\n\tu8\tpri1_cos_queue_id;\n\tu8\tpri2_cos_queue_id;\n\tu8\tpri3_cos_queue_id;\n\tu8\tpri4_cos_queue_id;\n\tu8\tpri5_cos_queue_id;\n\tu8\tpri6_cos_queue_id;\n\tu8\tpri7_cos_queue_id;\n\tu8\tqueue_cfg_info;\n\t#define QUEUE_PRI2COS_QCFG_RESP_QUEUE_CFG_INFO_ASYM_CFG     0x1UL\n\tu8\tunused_0[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_pri2cos_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_MASK 0x3UL\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_SFT  0\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_TX     0x0UL\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_RX     0x1UL\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_BIDIR  0x2UL\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_LAST  QUEUE_PRI2COS_CFG_REQ_FLAGS_PATH_BIDIR\n\t#define QUEUE_PRI2COS_CFG_REQ_FLAGS_IVLAN     0x4UL\n\t__le32\tenables;\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI0_COS_QUEUE_ID     0x1UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI1_COS_QUEUE_ID     0x2UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI2_COS_QUEUE_ID     0x4UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI3_COS_QUEUE_ID     0x8UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI4_COS_QUEUE_ID     0x10UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI5_COS_QUEUE_ID     0x20UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI6_COS_QUEUE_ID     0x40UL\n\t#define QUEUE_PRI2COS_CFG_REQ_ENABLES_PRI7_COS_QUEUE_ID     0x80UL\n\tu8\tport_id;\n\tu8\tpri0_cos_queue_id;\n\tu8\tpri1_cos_queue_id;\n\tu8\tpri2_cos_queue_id;\n\tu8\tpri3_cos_queue_id;\n\tu8\tpri4_cos_queue_id;\n\tu8\tpri5_cos_queue_id;\n\tu8\tpri6_cos_queue_id;\n\tu8\tpri7_cos_queue_id;\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_queue_pri2cos_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_cos2bw_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_queue_cos2bw_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tqueue_id0;\n\tu8\tunused_0;\n\t__le16\tunused_1;\n\t__le32\tqueue_id0_min_bw;\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_SCALE_LAST                 QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_INVALID\n\t__le32\tqueue_id0_max_bw;\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_SCALE_LAST                 QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_INVALID\n\tu8\tqueue_id0_tsa_assign;\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_TSA_ASSIGN_SP             0x0UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_TSA_ASSIGN_ETS            0x1UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_TSA_ASSIGN_RESERVED_FIRST 0x2UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID0_TSA_ASSIGN_RESERVED_LAST  0xffUL\n\tu8\tqueue_id0_pri_lvl;\n\tu8\tqueue_id0_bw_weight;\n\tstruct {\n\t\tu8\tqueue_id;\n\t\t__le32\tqueue_id_min_bw;\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_SCALE_LAST                 QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_INVALID\n\t\t__le32\tqueue_id_max_bw;\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_SCALE_LAST                 QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_INVALID\n\t\tu8\tqueue_id_tsa_assign;\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_TSA_ASSIGN_SP             0x0UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_TSA_ASSIGN_ETS            0x1UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_TSA_ASSIGN_RESERVED_FIRST 0x2UL\n\t#define QUEUE_COS2BW_QCFG_RESP_QUEUE_ID_TSA_ASSIGN_RESERVED_LAST  0xffUL\n\t\tu8\tqueue_id_pri_lvl;\n\t\tu8\tqueue_id_bw_weight;\n\t} __packed cfg[7];\n\tu8\tunused_2[4];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_cos2bw_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t__le32\tenables;\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID0_VALID     0x1UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID1_VALID     0x2UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID2_VALID     0x4UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID3_VALID     0x8UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID4_VALID     0x10UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID5_VALID     0x20UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID6_VALID     0x40UL\n\t#define QUEUE_COS2BW_CFG_REQ_ENABLES_COS_QUEUE_ID7_VALID     0x80UL\n\t__le16\tport_id;\n\tu8\tqueue_id0;\n\tu8\tunused_0;\n\t__le32\tqueue_id0_min_bw;\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_SCALE_LAST                 QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MIN_BW_BW_VALUE_UNIT_INVALID\n\t__le32\tqueue_id0_max_bw;\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_SCALE_LAST                 QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_MAX_BW_BW_VALUE_UNIT_INVALID\n\tu8\tqueue_id0_tsa_assign;\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_TSA_ASSIGN_SP             0x0UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_TSA_ASSIGN_ETS            0x1UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_TSA_ASSIGN_RESERVED_FIRST 0x2UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID0_TSA_ASSIGN_RESERVED_LAST  0xffUL\n\tu8\tqueue_id0_pri_lvl;\n\tu8\tqueue_id0_bw_weight;\n\tstruct {\n\t\tu8\tqueue_id;\n\t\t__le32\tqueue_id_min_bw;\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_SCALE_LAST                 QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MIN_BW_BW_VALUE_UNIT_INVALID\n\t\t__le32\tqueue_id_max_bw;\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_SFT              0\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_SCALE                     0x10000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_SCALE_LAST                 QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_SCALE_BYTES\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_LAST         QUEUE_COS2BW_CFG_REQ_QUEUE_ID_MAX_BW_BW_VALUE_UNIT_INVALID\n\t\tu8\tqueue_id_tsa_assign;\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_TSA_ASSIGN_SP             0x0UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_TSA_ASSIGN_ETS            0x1UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_TSA_ASSIGN_RESERVED_FIRST 0x2UL\n\t#define QUEUE_COS2BW_CFG_REQ_QUEUE_ID_TSA_ASSIGN_RESERVED_LAST  0xffUL\n\t\tu8\tqueue_id_pri_lvl;\n\t\tu8\tqueue_id_bw_weight;\n\t} __packed cfg[7];\n\tu8\tunused_1[5];\n};\n\n \nstruct hwrm_queue_cos2bw_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_dscp_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tport_id;\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_queue_dscp_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tnum_dscp_bits;\n\tu8\tunused_0;\n\t__le16\tmax_entries;\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_dscp2pri_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tdest_data_addr;\n\tu8\tport_id;\n\tu8\tunused_0;\n\t__le16\tdest_data_buffer_size;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_queue_dscp2pri_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tentry_cnt;\n\tu8\tdefault_pri;\n\tu8\tunused_0[4];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_queue_dscp2pri_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tsrc_data_addr;\n\t__le32\tflags;\n\t#define QUEUE_DSCP2PRI_CFG_REQ_FLAGS_USE_HW_DEFAULT_PRI     0x1UL\n\t__le32\tenables;\n\t#define QUEUE_DSCP2PRI_CFG_REQ_ENABLES_DEFAULT_PRI     0x1UL\n\tu8\tport_id;\n\tu8\tdefault_pri;\n\t__le16\tentry_cnt;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_queue_dscp2pri_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define VNIC_ALLOC_REQ_FLAGS_DEFAULT                  0x1UL\n\t#define VNIC_ALLOC_REQ_FLAGS_VIRTIO_NET_FID_VALID     0x2UL\n\t__le16\tvirtio_net_fid;\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_vnic_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tvnic_id;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tvnic_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_vnic_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define VNIC_CFG_REQ_FLAGS_DEFAULT                              0x1UL\n\t#define VNIC_CFG_REQ_FLAGS_VLAN_STRIP_MODE                      0x2UL\n\t#define VNIC_CFG_REQ_FLAGS_BD_STALL_MODE                        0x4UL\n\t#define VNIC_CFG_REQ_FLAGS_ROCE_DUAL_VNIC_MODE                  0x8UL\n\t#define VNIC_CFG_REQ_FLAGS_ROCE_ONLY_VNIC_MODE                  0x10UL\n\t#define VNIC_CFG_REQ_FLAGS_RSS_DFLT_CR_MODE                     0x20UL\n\t#define VNIC_CFG_REQ_FLAGS_ROCE_MIRRORING_CAPABLE_VNIC_MODE     0x40UL\n\t__le32\tenables;\n\t#define VNIC_CFG_REQ_ENABLES_DFLT_RING_GRP            0x1UL\n\t#define VNIC_CFG_REQ_ENABLES_RSS_RULE                 0x2UL\n\t#define VNIC_CFG_REQ_ENABLES_COS_RULE                 0x4UL\n\t#define VNIC_CFG_REQ_ENABLES_LB_RULE                  0x8UL\n\t#define VNIC_CFG_REQ_ENABLES_MRU                      0x10UL\n\t#define VNIC_CFG_REQ_ENABLES_DEFAULT_RX_RING_ID       0x20UL\n\t#define VNIC_CFG_REQ_ENABLES_DEFAULT_CMPL_RING_ID     0x40UL\n\t#define VNIC_CFG_REQ_ENABLES_QUEUE_ID                 0x80UL\n\t#define VNIC_CFG_REQ_ENABLES_RX_CSUM_V2_MODE          0x100UL\n\t#define VNIC_CFG_REQ_ENABLES_L2_CQE_MODE              0x200UL\n\t__le16\tvnic_id;\n\t__le16\tdflt_ring_grp;\n\t__le16\trss_rule;\n\t__le16\tcos_rule;\n\t__le16\tlb_rule;\n\t__le16\tmru;\n\t__le16\tdefault_rx_ring_id;\n\t__le16\tdefault_cmpl_ring_id;\n\t__le16\tqueue_id;\n\tu8\trx_csum_v2_mode;\n\t#define VNIC_CFG_REQ_RX_CSUM_V2_MODE_DEFAULT 0x0UL\n\t#define VNIC_CFG_REQ_RX_CSUM_V2_MODE_ALL_OK  0x1UL\n\t#define VNIC_CFG_REQ_RX_CSUM_V2_MODE_MAX     0x2UL\n\t#define VNIC_CFG_REQ_RX_CSUM_V2_MODE_LAST   VNIC_CFG_REQ_RX_CSUM_V2_MODE_MAX\n\tu8\tl2_cqe_mode;\n\t#define VNIC_CFG_REQ_L2_CQE_MODE_DEFAULT    0x0UL\n\t#define VNIC_CFG_REQ_L2_CQE_MODE_COMPRESSED 0x1UL\n\t#define VNIC_CFG_REQ_L2_CQE_MODE_MIXED      0x2UL\n\t#define VNIC_CFG_REQ_L2_CQE_MODE_LAST      VNIC_CFG_REQ_L2_CQE_MODE_MIXED\n\tu8\tunused0[4];\n};\n\n \nstruct hwrm_vnic_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_vnic_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tmru;\n\tu8\tunused_0[2];\n\t__le32\tflags;\n\t#define VNIC_QCAPS_RESP_FLAGS_UNUSED                                  0x1UL\n\t#define VNIC_QCAPS_RESP_FLAGS_VLAN_STRIP_CAP                          0x2UL\n\t#define VNIC_QCAPS_RESP_FLAGS_BD_STALL_CAP                            0x4UL\n\t#define VNIC_QCAPS_RESP_FLAGS_ROCE_DUAL_VNIC_CAP                      0x8UL\n\t#define VNIC_QCAPS_RESP_FLAGS_ROCE_ONLY_VNIC_CAP                      0x10UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_DFLT_CR_CAP                         0x20UL\n\t#define VNIC_QCAPS_RESP_FLAGS_ROCE_MIRRORING_CAPABLE_VNIC_CAP         0x40UL\n\t#define VNIC_QCAPS_RESP_FLAGS_OUTERMOST_RSS_CAP                       0x80UL\n\t#define VNIC_QCAPS_RESP_FLAGS_COS_ASSIGNMENT_CAP                      0x100UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RX_CMPL_V2_CAP                          0x200UL\n\t#define VNIC_QCAPS_RESP_FLAGS_VNIC_STATE_CAP                          0x400UL\n\t#define VNIC_QCAPS_RESP_FLAGS_VIRTIO_NET_VNIC_ALLOC_CAP               0x800UL\n\t#define VNIC_QCAPS_RESP_FLAGS_METADATA_FORMAT_CAP                     0x1000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_STRICT_HASH_TYPE_CAP                0x2000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_HASH_TYPE_DELTA_CAP                 0x4000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RING_SELECT_MODE_TOEPLITZ_CAP           0x8000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RING_SELECT_MODE_XOR_CAP                0x10000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RING_SELECT_MODE_TOEPLITZ_CHKSM_CAP     0x20000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_IPV6_FLOW_LABEL_CAP                 0x40000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RX_CMPL_V3_CAP                          0x80000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_L2_CQE_MODE_CAP                         0x100000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_IPSEC_AH_SPI_IPV4_CAP               0x200000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_IPSEC_ESP_SPI_IPV4_CAP              0x400000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_IPSEC_AH_SPI_IPV6_CAP               0x800000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_RSS_IPSEC_ESP_SPI_IPV6_CAP              0x1000000UL\n\t#define VNIC_QCAPS_RESP_FLAGS_OUTERMOST_RSS_TRUSTED_VF_CAP            0x2000000UL\n\t__le16\tmax_aggs_supported;\n\tu8\tunused_1[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_tpa_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define VNIC_TPA_CFG_REQ_FLAGS_TPA                       0x1UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_ENCAP_TPA                 0x2UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_RSC_WND_UPDATE            0x4UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_GRO                       0x8UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_AGG_WITH_ECN              0x10UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_AGG_WITH_SAME_GRE_SEQ     0x20UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_GRO_IPID_CHECK            0x40UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_GRO_TTL_CHECK             0x80UL\n\t#define VNIC_TPA_CFG_REQ_FLAGS_AGG_PACK_AS_GRO           0x100UL\n\t__le32\tenables;\n\t#define VNIC_TPA_CFG_REQ_ENABLES_MAX_AGG_SEGS      0x1UL\n\t#define VNIC_TPA_CFG_REQ_ENABLES_MAX_AGGS          0x2UL\n\t#define VNIC_TPA_CFG_REQ_ENABLES_MAX_AGG_TIMER     0x4UL\n\t#define VNIC_TPA_CFG_REQ_ENABLES_MIN_AGG_LEN       0x8UL\n\t__le16\tvnic_id;\n\t__le16\tmax_agg_segs;\n\t#define VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_1   0x0UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_2   0x1UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_4   0x2UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_8   0x3UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_MAX 0x1fUL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_LAST VNIC_TPA_CFG_REQ_MAX_AGG_SEGS_MAX\n\t__le16\tmax_aggs;\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_1   0x0UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_2   0x1UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_4   0x2UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_8   0x3UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_16  0x4UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_MAX 0x7UL\n\t#define VNIC_TPA_CFG_REQ_MAX_AGGS_LAST VNIC_TPA_CFG_REQ_MAX_AGGS_MAX\n\tu8\tunused_0[2];\n\t__le32\tmax_agg_timer;\n\t__le32\tmin_agg_len;\n};\n\n \nstruct hwrm_vnic_tpa_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_tpa_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tvnic_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_vnic_tpa_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_TPA                       0x1UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_ENCAP_TPA                 0x2UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_RSC_WND_UPDATE            0x4UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_GRO                       0x8UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_AGG_WITH_ECN              0x10UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_AGG_WITH_SAME_GRE_SEQ     0x20UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_GRO_IPID_CHECK            0x40UL\n\t#define VNIC_TPA_QCFG_RESP_FLAGS_GRO_TTL_CHECK             0x80UL\n\t__le16\tmax_agg_segs;\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_1   0x0UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_2   0x1UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_4   0x2UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_8   0x3UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_MAX 0x1fUL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_LAST VNIC_TPA_QCFG_RESP_MAX_AGG_SEGS_MAX\n\t__le16\tmax_aggs;\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_1   0x0UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_2   0x1UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_4   0x2UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_8   0x3UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_16  0x4UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_MAX 0x7UL\n\t#define VNIC_TPA_QCFG_RESP_MAX_AGGS_LAST VNIC_TPA_QCFG_RESP_MAX_AGGS_MAX\n\t__le32\tmax_agg_timer;\n\t__le32\tmin_agg_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_rss_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\thash_type;\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_IPV4                0x1UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV4            0x2UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV4            0x4UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_IPV6                0x8UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV6            0x10UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV6            0x20UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_IPV6_FLOW_LABEL     0x40UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_AH_SPI_IPV4         0x80UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_ESP_SPI_IPV4        0x100UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_AH_SPI_IPV6         0x200UL\n\t#define VNIC_RSS_CFG_REQ_HASH_TYPE_ESP_SPI_IPV6        0x400UL\n\t__le16\tvnic_id;\n\tu8\tring_table_pair_index;\n\tu8\thash_mode_flags;\n\t#define VNIC_RSS_CFG_REQ_HASH_MODE_FLAGS_DEFAULT         0x1UL\n\t#define VNIC_RSS_CFG_REQ_HASH_MODE_FLAGS_INNERMOST_4     0x2UL\n\t#define VNIC_RSS_CFG_REQ_HASH_MODE_FLAGS_INNERMOST_2     0x4UL\n\t#define VNIC_RSS_CFG_REQ_HASH_MODE_FLAGS_OUTERMOST_4     0x8UL\n\t#define VNIC_RSS_CFG_REQ_HASH_MODE_FLAGS_OUTERMOST_2     0x10UL\n\t__le64\tring_grp_tbl_addr;\n\t__le64\thash_key_tbl_addr;\n\t__le16\trss_ctx_idx;\n\tu8\tflags;\n\t#define VNIC_RSS_CFG_REQ_FLAGS_HASH_TYPE_INCLUDE     0x1UL\n\t#define VNIC_RSS_CFG_REQ_FLAGS_HASH_TYPE_EXCLUDE     0x2UL\n\tu8\tring_select_mode;\n\t#define VNIC_RSS_CFG_REQ_RING_SELECT_MODE_TOEPLITZ          0x0UL\n\t#define VNIC_RSS_CFG_REQ_RING_SELECT_MODE_XOR               0x1UL\n\t#define VNIC_RSS_CFG_REQ_RING_SELECT_MODE_TOEPLITZ_CHECKSUM 0x2UL\n\t#define VNIC_RSS_CFG_REQ_RING_SELECT_MODE_LAST             VNIC_RSS_CFG_REQ_RING_SELECT_MODE_TOEPLITZ_CHECKSUM\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_vnic_rss_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_rss_cfg_cmd_err {\n\tu8\tcode;\n\t#define VNIC_RSS_CFG_CMD_ERR_CODE_UNKNOWN             0x0UL\n\t#define VNIC_RSS_CFG_CMD_ERR_CODE_INTERFACE_NOT_READY 0x1UL\n\t#define VNIC_RSS_CFG_CMD_ERR_CODE_LAST               VNIC_RSS_CFG_CMD_ERR_CODE_INTERFACE_NOT_READY\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_vnic_rss_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\trss_ctx_idx;\n\t__le16\tvnic_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_vnic_rss_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\thash_type;\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_IPV4                0x1UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_TCP_IPV4            0x2UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_UDP_IPV4            0x4UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_IPV6                0x8UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_TCP_IPV6            0x10UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_UDP_IPV6            0x20UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_IPV6_FLOW_LABEL     0x40UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_AH_SPI_IPV4         0x80UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_ESP_SPI_IPV4        0x100UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_AH_SPI_IPV6         0x200UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_TYPE_ESP_SPI_IPV6        0x400UL\n\tu8\tunused_0[4];\n\t__le32\thash_key[10];\n\tu8\thash_mode_flags;\n\t#define VNIC_RSS_QCFG_RESP_HASH_MODE_FLAGS_DEFAULT         0x1UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_MODE_FLAGS_INNERMOST_4     0x2UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_MODE_FLAGS_INNERMOST_2     0x4UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_MODE_FLAGS_OUTERMOST_4     0x8UL\n\t#define VNIC_RSS_QCFG_RESP_HASH_MODE_FLAGS_OUTERMOST_2     0x10UL\n\tu8\tring_select_mode;\n\t#define VNIC_RSS_QCFG_RESP_RING_SELECT_MODE_TOEPLITZ          0x0UL\n\t#define VNIC_RSS_QCFG_RESP_RING_SELECT_MODE_XOR               0x1UL\n\t#define VNIC_RSS_QCFG_RESP_RING_SELECT_MODE_TOEPLITZ_CHECKSUM 0x2UL\n\t#define VNIC_RSS_QCFG_RESP_RING_SELECT_MODE_LAST             VNIC_RSS_QCFG_RESP_RING_SELECT_MODE_TOEPLITZ_CHECKSUM\n\tu8\tunused_1[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_plcmodes_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_REGULAR_PLACEMENT     0x1UL\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_JUMBO_PLACEMENT       0x2UL\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_HDS_IPV4              0x4UL\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_HDS_IPV6              0x8UL\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_HDS_FCOE              0x10UL\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_HDS_ROCE              0x20UL\n\t#define VNIC_PLCMODES_CFG_REQ_FLAGS_VIRTIO_PLACEMENT      0x40UL\n\t__le32\tenables;\n\t#define VNIC_PLCMODES_CFG_REQ_ENABLES_JUMBO_THRESH_VALID      0x1UL\n\t#define VNIC_PLCMODES_CFG_REQ_ENABLES_HDS_OFFSET_VALID        0x2UL\n\t#define VNIC_PLCMODES_CFG_REQ_ENABLES_HDS_THRESHOLD_VALID     0x4UL\n\t#define VNIC_PLCMODES_CFG_REQ_ENABLES_MAX_BDS_VALID           0x8UL\n\t__le32\tvnic_id;\n\t__le16\tjumbo_thresh;\n\t__le16\thds_offset;\n\t__le16\thds_threshold;\n\t__le16\tmax_bds;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_vnic_plcmodes_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_rss_cos_lb_ctx_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_vnic_rss_cos_lb_ctx_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\trss_cos_lb_ctx_id;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vnic_rss_cos_lb_ctx_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\trss_cos_lb_ctx_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_vnic_rss_cos_lb_ctx_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define RING_ALLOC_REQ_ENABLES_RING_ARB_CFG          0x2UL\n\t#define RING_ALLOC_REQ_ENABLES_STAT_CTX_ID_VALID     0x8UL\n\t#define RING_ALLOC_REQ_ENABLES_MAX_BW_VALID          0x20UL\n\t#define RING_ALLOC_REQ_ENABLES_RX_RING_ID_VALID      0x40UL\n\t#define RING_ALLOC_REQ_ENABLES_NQ_RING_ID_VALID      0x80UL\n\t#define RING_ALLOC_REQ_ENABLES_RX_BUF_SIZE_VALID     0x100UL\n\t#define RING_ALLOC_REQ_ENABLES_SCHQ_ID               0x200UL\n\t#define RING_ALLOC_REQ_ENABLES_MPC_CHNLS_TYPE        0x400UL\n\tu8\tring_type;\n\t#define RING_ALLOC_REQ_RING_TYPE_L2_CMPL   0x0UL\n\t#define RING_ALLOC_REQ_RING_TYPE_TX        0x1UL\n\t#define RING_ALLOC_REQ_RING_TYPE_RX        0x2UL\n\t#define RING_ALLOC_REQ_RING_TYPE_ROCE_CMPL 0x3UL\n\t#define RING_ALLOC_REQ_RING_TYPE_RX_AGG    0x4UL\n\t#define RING_ALLOC_REQ_RING_TYPE_NQ        0x5UL\n\t#define RING_ALLOC_REQ_RING_TYPE_LAST     RING_ALLOC_REQ_RING_TYPE_NQ\n\tu8\tcmpl_coal_cnt;\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_OFF 0x0UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_4   0x1UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_8   0x2UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_12  0x3UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_16  0x4UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_24  0x5UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_32  0x6UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_48  0x7UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_64  0x8UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_96  0x9UL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_128 0xaUL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_192 0xbUL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_256 0xcUL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_320 0xdUL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_384 0xeUL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_MAX 0xfUL\n\t#define RING_ALLOC_REQ_CMPL_COAL_CNT_LAST    RING_ALLOC_REQ_CMPL_COAL_CNT_COAL_MAX\n\t__le16\tflags;\n\t#define RING_ALLOC_REQ_FLAGS_RX_SOP_PAD                        0x1UL\n\t#define RING_ALLOC_REQ_FLAGS_DISABLE_CQ_OVERFLOW_DETECTION     0x2UL\n\t#define RING_ALLOC_REQ_FLAGS_NQ_DBR_PACING                     0x4UL\n\t#define RING_ALLOC_REQ_FLAGS_TX_PKT_TS_CMPL_ENABLE             0x8UL\n\t__le64\tpage_tbl_addr;\n\t__le32\tfbo;\n\tu8\tpage_size;\n\tu8\tpage_tbl_depth;\n\t__le16\tschq_id;\n\t__le32\tlength;\n\t__le16\tlogical_id;\n\t__le16\tcmpl_ring_id;\n\t__le16\tqueue_id;\n\t__le16\trx_buf_size;\n\t__le16\trx_ring_id;\n\t__le16\tnq_ring_id;\n\t__le16\tring_arb_cfg;\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_MASK      0xfUL\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_SFT       0\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_SP          0x1UL\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_WFQ         0x2UL\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_LAST       RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_WFQ\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_RSVD_MASK            0xf0UL\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_RSVD_SFT             4\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_PARAM_MASK 0xff00UL\n\t#define RING_ALLOC_REQ_RING_ARB_CFG_ARB_POLICY_PARAM_SFT 8\n\t__le16\tunused_3;\n\t__le32\treserved3;\n\t__le32\tstat_ctx_id;\n\t__le32\treserved4;\n\t__le32\tmax_bw;\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_MASK             0xfffffffUL\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_SFT              0\n\t#define RING_ALLOC_REQ_MAX_BW_SCALE                     0x10000000UL\n\t#define RING_ALLOC_REQ_MAX_BW_SCALE_BITS                  (0x0UL << 28)\n\t#define RING_ALLOC_REQ_MAX_BW_SCALE_BYTES                 (0x1UL << 28)\n\t#define RING_ALLOC_REQ_MAX_BW_SCALE_LAST                 RING_ALLOC_REQ_MAX_BW_SCALE_BYTES\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_MASK        0xe0000000UL\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_SFT         29\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_MEGA          (0x0UL << 29)\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_KILO          (0x2UL << 29)\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_BASE          (0x4UL << 29)\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_GIGA          (0x6UL << 29)\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_PERCENT1_100  (0x1UL << 29)\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_INVALID       (0x7UL << 29)\n\t#define RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_LAST         RING_ALLOC_REQ_MAX_BW_BW_VALUE_UNIT_INVALID\n\tu8\tint_mode;\n\t#define RING_ALLOC_REQ_INT_MODE_LEGACY 0x0UL\n\t#define RING_ALLOC_REQ_INT_MODE_RSVD   0x1UL\n\t#define RING_ALLOC_REQ_INT_MODE_MSIX   0x2UL\n\t#define RING_ALLOC_REQ_INT_MODE_POLL   0x3UL\n\t#define RING_ALLOC_REQ_INT_MODE_LAST  RING_ALLOC_REQ_INT_MODE_POLL\n\tu8\tmpc_chnls_type;\n\t#define RING_ALLOC_REQ_MPC_CHNLS_TYPE_TCE     0x0UL\n\t#define RING_ALLOC_REQ_MPC_CHNLS_TYPE_RCE     0x1UL\n\t#define RING_ALLOC_REQ_MPC_CHNLS_TYPE_TE_CFA  0x2UL\n\t#define RING_ALLOC_REQ_MPC_CHNLS_TYPE_RE_CFA  0x3UL\n\t#define RING_ALLOC_REQ_MPC_CHNLS_TYPE_PRIMATE 0x4UL\n\t#define RING_ALLOC_REQ_MPC_CHNLS_TYPE_LAST   RING_ALLOC_REQ_MPC_CHNLS_TYPE_PRIMATE\n\tu8\tunused_4[2];\n\t__le64\tcq_handle;\n};\n\n \nstruct hwrm_ring_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tring_id;\n\t__le16\tlogical_ring_id;\n\tu8\tpush_buffer_index;\n\t#define RING_ALLOC_RESP_PUSH_BUFFER_INDEX_PING_BUFFER 0x0UL\n\t#define RING_ALLOC_RESP_PUSH_BUFFER_INDEX_PONG_BUFFER 0x1UL\n\t#define RING_ALLOC_RESP_PUSH_BUFFER_INDEX_LAST       RING_ALLOC_RESP_PUSH_BUFFER_INDEX_PONG_BUFFER\n\tu8\tunused_0[2];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tring_type;\n\t#define RING_FREE_REQ_RING_TYPE_L2_CMPL   0x0UL\n\t#define RING_FREE_REQ_RING_TYPE_TX        0x1UL\n\t#define RING_FREE_REQ_RING_TYPE_RX        0x2UL\n\t#define RING_FREE_REQ_RING_TYPE_ROCE_CMPL 0x3UL\n\t#define RING_FREE_REQ_RING_TYPE_RX_AGG    0x4UL\n\t#define RING_FREE_REQ_RING_TYPE_NQ        0x5UL\n\t#define RING_FREE_REQ_RING_TYPE_LAST     RING_FREE_REQ_RING_TYPE_NQ\n\tu8\tflags;\n\t#define RING_FREE_REQ_FLAGS_VIRTIO_RING_VALID 0x1UL\n\t#define RING_FREE_REQ_FLAGS_LAST             RING_FREE_REQ_FLAGS_VIRTIO_RING_VALID\n\t__le16\tring_id;\n\t__le32\tprod_idx;\n\t__le32\topaque;\n\t__le32\tunused_1;\n};\n\n \nstruct hwrm_ring_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_reset_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tring_type;\n\t#define RING_RESET_REQ_RING_TYPE_L2_CMPL     0x0UL\n\t#define RING_RESET_REQ_RING_TYPE_TX          0x1UL\n\t#define RING_RESET_REQ_RING_TYPE_RX          0x2UL\n\t#define RING_RESET_REQ_RING_TYPE_ROCE_CMPL   0x3UL\n\t#define RING_RESET_REQ_RING_TYPE_RX_RING_GRP 0x6UL\n\t#define RING_RESET_REQ_RING_TYPE_LAST       RING_RESET_REQ_RING_TYPE_RX_RING_GRP\n\tu8\tunused_0;\n\t__le16\tring_id;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_ring_reset_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tpush_buffer_index;\n\t#define RING_RESET_RESP_PUSH_BUFFER_INDEX_PING_BUFFER 0x0UL\n\t#define RING_RESET_RESP_PUSH_BUFFER_INDEX_PONG_BUFFER 0x1UL\n\t#define RING_RESET_RESP_PUSH_BUFFER_INDEX_LAST       RING_RESET_RESP_PUSH_BUFFER_INDEX_PONG_BUFFER\n\tu8\tunused_0[3];\n\tu8\tconsumer_idx[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_aggint_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_ring_aggint_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tcmpl_params;\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_INT_LAT_TMR_MIN                  0x1UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_INT_LAT_TMR_MAX                  0x2UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_TIMER_RESET                      0x4UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_RING_IDLE                        0x8UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_NUM_CMPL_DMA_AGGR                0x10UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_NUM_CMPL_DMA_AGGR_DURING_INT     0x20UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_CMPL_AGGR_DMA_TMR                0x40UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_CMPL_AGGR_DMA_TMR_DURING_INT     0x80UL\n\t#define RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_NUM_CMPL_AGGR_INT                0x100UL\n\t__le32\tnq_params;\n\t#define RING_AGGINT_QCAPS_RESP_NQ_PARAMS_INT_LAT_TMR_MIN     0x1UL\n\t__le16\tnum_cmpl_dma_aggr_min;\n\t__le16\tnum_cmpl_dma_aggr_max;\n\t__le16\tnum_cmpl_dma_aggr_during_int_min;\n\t__le16\tnum_cmpl_dma_aggr_during_int_max;\n\t__le16\tcmpl_aggr_dma_tmr_min;\n\t__le16\tcmpl_aggr_dma_tmr_max;\n\t__le16\tcmpl_aggr_dma_tmr_during_int_min;\n\t__le16\tcmpl_aggr_dma_tmr_during_int_max;\n\t__le16\tint_lat_tmr_min_min;\n\t__le16\tint_lat_tmr_min_max;\n\t__le16\tint_lat_tmr_max_min;\n\t__le16\tint_lat_tmr_max_max;\n\t__le16\tnum_cmpl_aggr_int_min;\n\t__le16\tnum_cmpl_aggr_int_max;\n\t__le16\ttimer_units;\n\tu8\tunused_0[1];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_cmpl_ring_qaggint_params_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tring_id;\n\t__le16\tflags;\n\t#define RING_CMPL_RING_QAGGINT_PARAMS_REQ_FLAGS_UNUSED_0_MASK 0x3UL\n\t#define RING_CMPL_RING_QAGGINT_PARAMS_REQ_FLAGS_UNUSED_0_SFT 0\n\t#define RING_CMPL_RING_QAGGINT_PARAMS_REQ_FLAGS_IS_NQ        0x4UL\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_ring_cmpl_ring_qaggint_params_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tflags;\n\t#define RING_CMPL_RING_QAGGINT_PARAMS_RESP_FLAGS_TIMER_RESET     0x1UL\n\t#define RING_CMPL_RING_QAGGINT_PARAMS_RESP_FLAGS_RING_IDLE       0x2UL\n\t__le16\tnum_cmpl_dma_aggr;\n\t__le16\tnum_cmpl_dma_aggr_during_int;\n\t__le16\tcmpl_aggr_dma_tmr;\n\t__le16\tcmpl_aggr_dma_tmr_during_int;\n\t__le16\tint_lat_tmr_min;\n\t__le16\tint_lat_tmr_max;\n\t__le16\tnum_cmpl_aggr_int;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_cmpl_ring_cfg_aggint_params_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tring_id;\n\t__le16\tflags;\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_FLAGS_TIMER_RESET     0x1UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_FLAGS_RING_IDLE       0x2UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_FLAGS_IS_NQ           0x4UL\n\t__le16\tnum_cmpl_dma_aggr;\n\t__le16\tnum_cmpl_dma_aggr_during_int;\n\t__le16\tcmpl_aggr_dma_tmr;\n\t__le16\tcmpl_aggr_dma_tmr_during_int;\n\t__le16\tint_lat_tmr_min;\n\t__le16\tint_lat_tmr_max;\n\t__le16\tnum_cmpl_aggr_int;\n\t__le16\tenables;\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_NUM_CMPL_DMA_AGGR                0x1UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_NUM_CMPL_DMA_AGGR_DURING_INT     0x2UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_CMPL_AGGR_DMA_TMR                0x4UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_INT_LAT_TMR_MIN                  0x8UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_INT_LAT_TMR_MAX                  0x10UL\n\t#define RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_NUM_CMPL_AGGR_INT                0x20UL\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_ring_cmpl_ring_cfg_aggint_params_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_grp_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tcr;\n\t__le16\trr;\n\t__le16\tar;\n\t__le16\tsc;\n};\n\n \nstruct hwrm_ring_grp_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tring_group_id;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_ring_grp_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tring_group_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_ring_grp_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n#define DEFAULT_FLOW_ID 0xFFFFFFFFUL\n#define ROCEV1_FLOW_ID 0xFFFFFFFEUL\n#define ROCEV2_FLOW_ID 0xFFFFFFFDUL\n#define ROCEV2_CNP_FLOW_ID 0xFFFFFFFCUL\n\n \nstruct hwrm_cfa_l2_filter_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_PATH              0x1UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_PATH_TX             0x0UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_PATH_RX             0x1UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_PATH_LAST          CFA_L2_FILTER_ALLOC_REQ_FLAGS_PATH_RX\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_LOOPBACK          0x2UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_DROP              0x4UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_OUTERMOST         0x8UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_MASK      0x30UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_SFT       4\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_NO_ROCE_L2  (0x0UL << 4)\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_L2          (0x1UL << 4)\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_ROCE        (0x2UL << 4)\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_LAST       CFA_L2_FILTER_ALLOC_REQ_FLAGS_TRAFFIC_ROCE\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_XDP_DISABLE       0x40UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_FLAGS_SOURCE_VALID      0x80UL\n\t__le32\tenables;\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_L2_ADDR             0x1UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_L2_ADDR_MASK        0x2UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_L2_OVLAN            0x4UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_L2_OVLAN_MASK       0x8UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_L2_IVLAN            0x10UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_L2_IVLAN_MASK       0x20UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_L2_ADDR           0x40UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_L2_ADDR_MASK      0x80UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_L2_OVLAN          0x100UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_L2_OVLAN_MASK     0x200UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_L2_IVLAN          0x400UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_L2_IVLAN_MASK     0x800UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_SRC_TYPE            0x1000UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_SRC_ID              0x2000UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_TUNNEL_TYPE         0x4000UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_DST_ID              0x8000UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_MIRROR_VNIC_ID      0x10000UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_NUM_VLANS           0x20000UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_ENABLES_T_NUM_VLANS         0x40000UL\n\tu8\tl2_addr[6];\n\tu8\tnum_vlans;\n\tu8\tt_num_vlans;\n\tu8\tl2_addr_mask[6];\n\t__le16\tl2_ovlan;\n\t__le16\tl2_ovlan_mask;\n\t__le16\tl2_ivlan;\n\t__le16\tl2_ivlan_mask;\n\tu8\tunused_1[2];\n\tu8\tt_l2_addr[6];\n\tu8\tunused_2[2];\n\tu8\tt_l2_addr_mask[6];\n\t__le16\tt_l2_ovlan;\n\t__le16\tt_l2_ovlan_mask;\n\t__le16\tt_l2_ivlan;\n\t__le16\tt_l2_ivlan_mask;\n\tu8\tsrc_type;\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_NPORT 0x0UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_PF    0x1UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_VF    0x2UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_VNIC  0x3UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_KONG  0x4UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_APE   0x5UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_BONO  0x6UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_TANG  0x7UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_LAST CFA_L2_FILTER_ALLOC_REQ_SRC_TYPE_TANG\n\tu8\tunused_3;\n\t__le32\tsrc_id;\n\tu8\ttunnel_type;\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_NONTUNNEL    0x0UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_NVGRE        0x2UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2GRE        0x3UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPIP         0x4UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_MPLS         0x6UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_STT          0x7UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE        0x8UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL    0xffUL\n\t#define CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_LAST        CFA_L2_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL\n\tu8\tunused_4;\n\t__le16\tdst_id;\n\t__le16\tmirror_vnic_id;\n\tu8\tpri_hint;\n\t#define CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_NO_PREFER    0x0UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_ABOVE_FILTER 0x1UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_BELOW_FILTER 0x2UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_MAX          0x3UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_MIN          0x4UL\n\t#define CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_LAST        CFA_L2_FILTER_ALLOC_REQ_PRI_HINT_MIN\n\tu8\tunused_5;\n\t__le32\tunused_6;\n\t__le64\tl2_filter_id_hint;\n};\n\n \nstruct hwrm_cfa_l2_filter_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tl2_filter_id;\n\t__le32\tflow_id;\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_VALUE_MASK 0x3fffffffUL\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_VALUE_SFT 0\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_TYPE      0x40000000UL\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_TYPE_INT    (0x0UL << 30)\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_TYPE_EXT    (0x1UL << 30)\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_TYPE_LAST  CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_TYPE_EXT\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_DIR       0x80000000UL\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_DIR_RX      (0x0UL << 31)\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_DIR_TX      (0x1UL << 31)\n\t#define CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_DIR_LAST   CFA_L2_FILTER_ALLOC_RESP_FLOW_ID_DIR_TX\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_l2_filter_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tl2_filter_id;\n};\n\n \nstruct hwrm_cfa_l2_filter_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_l2_filter_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_PATH              0x1UL\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_PATH_TX             0x0UL\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_PATH_RX             0x1UL\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_PATH_LAST          CFA_L2_FILTER_CFG_REQ_FLAGS_PATH_RX\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_DROP              0x2UL\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_MASK      0xcUL\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_SFT       2\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_NO_ROCE_L2  (0x0UL << 2)\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_L2          (0x1UL << 2)\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_ROCE        (0x2UL << 2)\n\t#define CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_LAST       CFA_L2_FILTER_CFG_REQ_FLAGS_TRAFFIC_ROCE\n\t__le32\tenables;\n\t#define CFA_L2_FILTER_CFG_REQ_ENABLES_DST_ID                 0x1UL\n\t#define CFA_L2_FILTER_CFG_REQ_ENABLES_NEW_MIRROR_VNIC_ID     0x2UL\n\t__le64\tl2_filter_id;\n\t__le32\tdst_id;\n\t__le32\tnew_mirror_vnic_id;\n};\n\n \nstruct hwrm_cfa_l2_filter_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_l2_set_rx_mask_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tvnic_id;\n\t__le32\tmask;\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_MCAST               0x2UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_ALL_MCAST           0x4UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_BCAST               0x8UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_PROMISCUOUS         0x10UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_OUTERMOST           0x20UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_VLANONLY            0x40UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_VLAN_NONVLAN        0x80UL\n\t#define CFA_L2_SET_RX_MASK_REQ_MASK_ANYVLAN_NONVLAN     0x100UL\n\t__le64\tmc_tbl_addr;\n\t__le32\tnum_mc_entries;\n\tu8\tunused_0[4];\n\t__le64\tvlan_tag_tbl_addr;\n\t__le32\tnum_vlan_tags;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_cfa_l2_set_rx_mask_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_l2_set_rx_mask_cmd_err {\n\tu8\tcode;\n\t#define CFA_L2_SET_RX_MASK_CMD_ERR_CODE_UNKNOWN                    0x0UL\n\t#define CFA_L2_SET_RX_MASK_CMD_ERR_CODE_NTUPLE_FILTER_CONFLICT_ERR 0x1UL\n\t#define CFA_L2_SET_RX_MASK_CMD_ERR_CODE_LAST                      CFA_L2_SET_RX_MASK_CMD_ERR_CODE_NTUPLE_FILTER_CONFLICT_ERR\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_cfa_tunnel_filter_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_FLAGS_LOOPBACK     0x1UL\n\t__le32\tenables;\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_L2_FILTER_ID       0x1UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_L2_ADDR            0x2UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_L2_IVLAN           0x4UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_L3_ADDR            0x8UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_L3_ADDR_TYPE       0x10UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_T_L3_ADDR_TYPE     0x20UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_T_L3_ADDR          0x40UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_TUNNEL_TYPE        0x80UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_VNI                0x100UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_DST_VNIC_ID        0x200UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_ENABLES_MIRROR_VNIC_ID     0x400UL\n\t__le64\tl2_filter_id;\n\tu8\tl2_addr[6];\n\t__le16\tl2_ivlan;\n\t__le32\tl3_addr[4];\n\t__le32\tt_l3_addr[4];\n\tu8\tl3_addr_type;\n\tu8\tt_l3_addr_type;\n\tu8\ttunnel_type;\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_NONTUNNEL    0x0UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_NVGRE        0x2UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2GRE        0x3UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPIP         0x4UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_MPLS         0x6UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_STT          0x7UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE        0x8UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL    0xffUL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_LAST        CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL\n\tu8\ttunnel_flags;\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_FLAGS_TUN_FLAGS_OAM_CHECKSUM_EXPLHDR     0x1UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_FLAGS_TUN_FLAGS_CRITICAL_OPT_S1          0x2UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_REQ_TUNNEL_FLAGS_TUN_FLAGS_EXTHDR_SEQNUM_S0         0x4UL\n\t__le32\tvni;\n\t__le32\tdst_vnic_id;\n\t__le32\tmirror_vnic_id;\n};\n\n \nstruct hwrm_cfa_tunnel_filter_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\ttunnel_filter_id;\n\t__le32\tflow_id;\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_VALUE_MASK 0x3fffffffUL\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_VALUE_SFT 0\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_TYPE      0x40000000UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_TYPE_INT    (0x0UL << 30)\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_TYPE_EXT    (0x1UL << 30)\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_TYPE_LAST  CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_TYPE_EXT\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_DIR       0x80000000UL\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_DIR_RX      (0x0UL << 31)\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_DIR_TX      (0x1UL << 31)\n\t#define CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_DIR_LAST   CFA_TUNNEL_FILTER_ALLOC_RESP_FLOW_ID_DIR_TX\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_tunnel_filter_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\ttunnel_filter_id;\n};\n\n \nstruct hwrm_cfa_tunnel_filter_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_vxlan_ipv4_hdr {\n\tu8\tver_hlen;\n\t#define VXLAN_IPV4_HDR_VER_HLEN_HEADER_LENGTH_MASK 0xfUL\n\t#define VXLAN_IPV4_HDR_VER_HLEN_HEADER_LENGTH_SFT 0\n\t#define VXLAN_IPV4_HDR_VER_HLEN_VERSION_MASK      0xf0UL\n\t#define VXLAN_IPV4_HDR_VER_HLEN_VERSION_SFT       4\n\tu8\ttos;\n\t__be16\tip_id;\n\t__be16\tflags_frag_offset;\n\tu8\tttl;\n\tu8\tprotocol;\n\t__be32\tsrc_ip_addr;\n\t__be32\tdest_ip_addr;\n};\n\n \nstruct hwrm_vxlan_ipv6_hdr {\n\t__be32\tver_tc_flow_label;\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_VER_SFT         0x1cUL\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_VER_MASK        0xf0000000UL\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_TC_SFT          0x14UL\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_TC_MASK         0xff00000UL\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_FLOW_LABEL_SFT  0x0UL\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_FLOW_LABEL_MASK 0xfffffUL\n\t#define VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_LAST           VXLAN_IPV6_HDR_VER_TC_FLOW_LABEL_FLOW_LABEL_MASK\n\t__be16\tpayload_len;\n\tu8\tnext_hdr;\n\tu8\tttl;\n\t__be32\tsrc_ip_addr[4];\n\t__be32\tdest_ip_addr[4];\n};\n\n \nstruct hwrm_cfa_encap_data_vxlan {\n\tu8\tsrc_mac_addr[6];\n\t__le16\tunused_0;\n\tu8\tdst_mac_addr[6];\n\tu8\tnum_vlan_tags;\n\tu8\tunused_1;\n\t__be16\tovlan_tpid;\n\t__be16\tovlan_tci;\n\t__be16\tivlan_tpid;\n\t__be16\tivlan_tci;\n\t__le32\tl3[10];\n\t#define CFA_ENCAP_DATA_VXLAN_L3_VER_MASK 0xfUL\n\t#define CFA_ENCAP_DATA_VXLAN_L3_VER_IPV4 0x4UL\n\t#define CFA_ENCAP_DATA_VXLAN_L3_VER_IPV6 0x6UL\n\t#define CFA_ENCAP_DATA_VXLAN_L3_LAST    CFA_ENCAP_DATA_VXLAN_L3_VER_IPV6\n\t__be16\tsrc_port;\n\t__be16\tdst_port;\n\t__be32\tvni;\n\tu8\thdr_rsvd0[3];\n\tu8\thdr_rsvd1;\n\tu8\thdr_flags;\n\tu8\tunused[3];\n};\n\n \nstruct hwrm_cfa_encap_record_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_FLAGS_LOOPBACK     0x1UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_FLAGS_EXTERNAL     0x2UL\n\tu8\tencap_type;\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_VXLAN        0x1UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_NVGRE        0x2UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_L2GRE        0x3UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_IPIP         0x4UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_GENEVE       0x5UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_MPLS         0x6UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_VLAN         0x7UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_IPGRE        0x8UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_VXLAN_V4     0x9UL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_IPGRE_V1     0xaUL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_L2_ETYPE     0xbUL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_LAST        CFA_ENCAP_RECORD_ALLOC_REQ_ENCAP_TYPE_VXLAN_GPE_V6\n\tu8\tunused_0[3];\n\t__le32\tencap_data[20];\n};\n\n \nstruct hwrm_cfa_encap_record_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tencap_record_id;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_encap_record_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tencap_record_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_cfa_encap_record_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_ntuple_filter_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_LOOPBACK              0x1UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_DROP                  0x2UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_METER                 0x4UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_DEST_FID              0x8UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_ARP_REPLY             0x10UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_DEST_RFS_RING_IDX     0x20UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_FLAGS_NO_L2_CONTEXT         0x40UL\n\t__le32\tenables;\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_L2_FILTER_ID         0x1UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_ETHERTYPE            0x2UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_TUNNEL_TYPE          0x4UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_SRC_MACADDR          0x8UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_IPADDR_TYPE          0x10UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_SRC_IPADDR           0x20UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_SRC_IPADDR_MASK      0x40UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_DST_IPADDR           0x80UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_DST_IPADDR_MASK      0x100UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_IP_PROTOCOL          0x200UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_SRC_PORT             0x400UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_SRC_PORT_MASK        0x800UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_DST_PORT             0x1000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_DST_PORT_MASK        0x2000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_PRI_HINT             0x4000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_NTUPLE_FILTER_ID     0x8000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_DST_ID               0x10000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_MIRROR_VNIC_ID       0x20000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_DST_MACADDR          0x40000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_ENABLES_RFS_RING_TBL_IDX     0x80000UL\n\t__le64\tl2_filter_id;\n\tu8\tsrc_macaddr[6];\n\t__be16\tethertype;\n\tu8\tip_addr_type;\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_ADDR_TYPE_UNKNOWN 0x0UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_ADDR_TYPE_IPV4    0x4UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_ADDR_TYPE_IPV6    0x6UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_ADDR_TYPE_LAST   CFA_NTUPLE_FILTER_ALLOC_REQ_IP_ADDR_TYPE_IPV6\n\tu8\tip_protocol;\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_UNKNOWN 0x0UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_TCP     0x6UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_UDP     0x11UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_ICMP    0x1UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_ICMPV6  0x3aUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_RSVD    0xffUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_LAST   CFA_NTUPLE_FILTER_ALLOC_REQ_IP_PROTOCOL_RSVD\n\t__le16\tdst_id;\n\t__le16\tmirror_vnic_id;\n\tu8\ttunnel_type;\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_NONTUNNEL    0x0UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_NVGRE        0x2UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2GRE        0x3UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPIP         0x4UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_MPLS         0x6UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_STT          0x7UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE        0x8UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL    0xffUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_LAST        CFA_NTUPLE_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL\n\tu8\tpri_hint;\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_NO_PREFER 0x0UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_ABOVE     0x1UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_BELOW     0x2UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_HIGHEST   0x3UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_LOWEST    0x4UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_LAST     CFA_NTUPLE_FILTER_ALLOC_REQ_PRI_HINT_LOWEST\n\t__be32\tsrc_ipaddr[4];\n\t__be32\tsrc_ipaddr_mask[4];\n\t__be32\tdst_ipaddr[4];\n\t__be32\tdst_ipaddr_mask[4];\n\t__be16\tsrc_port;\n\t__be16\tsrc_port_mask;\n\t__be16\tdst_port;\n\t__be16\tdst_port_mask;\n\t__le64\tntuple_filter_id_hint;\n};\n\n \nstruct hwrm_cfa_ntuple_filter_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tntuple_filter_id;\n\t__le32\tflow_id;\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_VALUE_MASK 0x3fffffffUL\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_VALUE_SFT 0\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_TYPE      0x40000000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_TYPE_INT    (0x0UL << 30)\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_TYPE_EXT    (0x1UL << 30)\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_TYPE_LAST  CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_TYPE_EXT\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_DIR       0x80000000UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_DIR_RX      (0x0UL << 31)\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_DIR_TX      (0x1UL << 31)\n\t#define CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_DIR_LAST   CFA_NTUPLE_FILTER_ALLOC_RESP_FLOW_ID_DIR_TX\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_ntuple_filter_alloc_cmd_err {\n\tu8\tcode;\n\t#define CFA_NTUPLE_FILTER_ALLOC_CMD_ERR_CODE_UNKNOWN                   0x0UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_CMD_ERR_CODE_RX_MASK_VLAN_CONFLICT_ERR 0x1UL\n\t#define CFA_NTUPLE_FILTER_ALLOC_CMD_ERR_CODE_LAST                     CFA_NTUPLE_FILTER_ALLOC_CMD_ERR_CODE_RX_MASK_VLAN_CONFLICT_ERR\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_cfa_ntuple_filter_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tntuple_filter_id;\n};\n\n \nstruct hwrm_cfa_ntuple_filter_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_ntuple_filter_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_ENABLES_NEW_DST_ID                0x1UL\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_ENABLES_NEW_MIRROR_VNIC_ID        0x2UL\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_ENABLES_NEW_METER_INSTANCE_ID     0x4UL\n\t__le32\tflags;\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_FLAGS_DEST_FID              0x1UL\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_FLAGS_DEST_RFS_RING_IDX     0x2UL\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_FLAGS_NO_L2_CONTEXT         0x4UL\n\t__le64\tntuple_filter_id;\n\t__le32\tnew_dst_id;\n\t__le32\tnew_mirror_vnic_id;\n\t__le16\tnew_meter_instance_id;\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_NEW_METER_INSTANCE_ID_INVALID 0xffffUL\n\t#define CFA_NTUPLE_FILTER_CFG_REQ_NEW_METER_INSTANCE_ID_LAST   CFA_NTUPLE_FILTER_CFG_REQ_NEW_METER_INSTANCE_ID_INVALID\n\tu8\tunused_1[6];\n};\n\n \nstruct hwrm_cfa_ntuple_filter_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_decap_filter_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_FLAGS_OVS_TUNNEL     0x1UL\n\t__le32\tenables;\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_TUNNEL_TYPE        0x1UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_TUNNEL_ID          0x2UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_SRC_MACADDR        0x4UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_DST_MACADDR        0x8UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_OVLAN_VID          0x10UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_IVLAN_VID          0x20UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_T_OVLAN_VID        0x40UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_T_IVLAN_VID        0x80UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_ETHERTYPE          0x100UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_SRC_IPADDR         0x200UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_DST_IPADDR         0x400UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_IPADDR_TYPE        0x800UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_IP_PROTOCOL        0x1000UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_SRC_PORT           0x2000UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_DST_PORT           0x4000UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_DST_ID             0x8000UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_ENABLES_MIRROR_VNIC_ID     0x10000UL\n\t__be32\ttunnel_id;\n\tu8\ttunnel_type;\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_NONTUNNEL    0x0UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_NVGRE        0x2UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2GRE        0x3UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPIP         0x4UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_MPLS         0x6UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_STT          0x7UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE        0x8UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL    0xffUL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_LAST        CFA_DECAP_FILTER_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL\n\tu8\tunused_0;\n\t__le16\tunused_1;\n\tu8\tsrc_macaddr[6];\n\tu8\tunused_2[2];\n\tu8\tdst_macaddr[6];\n\t__be16\tovlan_vid;\n\t__be16\tivlan_vid;\n\t__be16\tt_ovlan_vid;\n\t__be16\tt_ivlan_vid;\n\t__be16\tethertype;\n\tu8\tip_addr_type;\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_ADDR_TYPE_UNKNOWN 0x0UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_ADDR_TYPE_IPV4    0x4UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_ADDR_TYPE_IPV6    0x6UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_ADDR_TYPE_LAST   CFA_DECAP_FILTER_ALLOC_REQ_IP_ADDR_TYPE_IPV6\n\tu8\tip_protocol;\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_PROTOCOL_UNKNOWN 0x0UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_PROTOCOL_TCP     0x6UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_PROTOCOL_UDP     0x11UL\n\t#define CFA_DECAP_FILTER_ALLOC_REQ_IP_PROTOCOL_LAST   CFA_DECAP_FILTER_ALLOC_REQ_IP_PROTOCOL_UDP\n\t__le16\tunused_3;\n\t__le32\tunused_4;\n\t__be32\tsrc_ipaddr[4];\n\t__be32\tdst_ipaddr[4];\n\t__be16\tsrc_port;\n\t__be16\tdst_port;\n\t__le16\tdst_id;\n\t__le16\tl2_ctxt_ref_id;\n};\n\n \nstruct hwrm_cfa_decap_filter_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tdecap_filter_id;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_decap_filter_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tdecap_filter_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_cfa_decap_filter_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_flow_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tflags;\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_TUNNEL                 0x1UL\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_MASK          0x6UL\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_SFT           1\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_NONE            (0x0UL << 1)\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_ONE             (0x1UL << 1)\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_TWO             (0x2UL << 1)\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_LAST           CFA_FLOW_ALLOC_REQ_FLAGS_NUM_VLAN_TWO\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_MASK          0x38UL\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_SFT           3\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_L2              (0x0UL << 3)\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_IPV4            (0x1UL << 3)\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_IPV6            (0x2UL << 3)\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_LAST           CFA_FLOW_ALLOC_REQ_FLAGS_FLOWTYPE_IPV6\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_PATH_TX                0x40UL\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_PATH_RX                0x80UL\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_MATCH_VXLAN_IP_VNI     0x100UL\n\t#define CFA_FLOW_ALLOC_REQ_FLAGS_VHOST_ID_USE_VLAN      0x200UL\n\t__le16\tsrc_fid;\n\t__le32\ttunnel_handle;\n\t__le16\taction_flags;\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_FWD                       0x1UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_RECYCLE                   0x2UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_DROP                      0x4UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_METER                     0x8UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_TUNNEL                    0x10UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_NAT_SRC                   0x20UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_NAT_DEST                  0x40UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_NAT_IPV4_ADDRESS          0x80UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_L2_HEADER_REWRITE         0x100UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_TTL_DECREMENT             0x200UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_TUNNEL_IP                 0x400UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_FLOW_AGING_ENABLED        0x800UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_PRI_HINT                  0x1000UL\n\t#define CFA_FLOW_ALLOC_REQ_ACTION_FLAGS_NO_FLOW_COUNTER_ALLOC     0x2000UL\n\t__le16\tdst_fid;\n\t__be16\tl2_rewrite_vlan_tpid;\n\t__be16\tl2_rewrite_vlan_tci;\n\t__le16\tact_meter_id;\n\t__le16\tref_flow_handle;\n\t__be16\tethertype;\n\t__be16\touter_vlan_tci;\n\t__be16\tdmac[3];\n\t__be16\tinner_vlan_tci;\n\t__be16\tsmac[3];\n\tu8\tip_dst_mask_len;\n\tu8\tip_src_mask_len;\n\t__be32\tip_dst[4];\n\t__be32\tip_src[4];\n\t__be16\tl4_src_port;\n\t__be16\tl4_src_port_mask;\n\t__be16\tl4_dst_port;\n\t__be16\tl4_dst_port_mask;\n\t__be32\tnat_ip_address[4];\n\t__be16\tl2_rewrite_dmac[3];\n\t__be16\tnat_port;\n\t__be16\tl2_rewrite_smac[3];\n\tu8\tip_proto;\n\tu8\ttunnel_type;\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_NONTUNNEL    0x0UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_NVGRE        0x2UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_L2GRE        0x3UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_IPIP         0x4UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_MPLS         0x6UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_STT          0x7UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_IPGRE        0x8UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL    0xffUL\n\t#define CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_LAST        CFA_FLOW_ALLOC_REQ_TUNNEL_TYPE_ANYTUNNEL\n};\n\n \nstruct hwrm_cfa_flow_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tflow_handle;\n\tu8\tunused_0[2];\n\t__le32\tflow_id;\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_VALUE_MASK 0x3fffffffUL\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_VALUE_SFT 0\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_TYPE      0x40000000UL\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_TYPE_INT    (0x0UL << 30)\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_TYPE_EXT    (0x1UL << 30)\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_TYPE_LAST  CFA_FLOW_ALLOC_RESP_FLOW_ID_TYPE_EXT\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_DIR       0x80000000UL\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_DIR_RX      (0x0UL << 31)\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_DIR_TX      (0x1UL << 31)\n\t#define CFA_FLOW_ALLOC_RESP_FLOW_ID_DIR_LAST   CFA_FLOW_ALLOC_RESP_FLOW_ID_DIR_TX\n\t__le64\text_flow_handle;\n\t__le32\tflow_counter_id;\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_flow_alloc_cmd_err {\n\tu8\tcode;\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_UNKNOWN         0x0UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_L2_CONTEXT_TCAM 0x1UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_ACTION_RECORD   0x2UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_FLOW_COUNTER    0x3UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_WILD_CARD_TCAM  0x4UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_HASH_COLLISION  0x5UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_KEY_EXISTS      0x6UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_FLOW_CTXT_DB    0x7UL\n\t#define CFA_FLOW_ALLOC_CMD_ERR_CODE_LAST           CFA_FLOW_ALLOC_CMD_ERR_CODE_FLOW_CTXT_DB\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_cfa_flow_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tflow_handle;\n\t__le16\tunused_0;\n\t__le32\tflow_counter_id;\n\t__le64\text_flow_handle;\n};\n\n \nstruct hwrm_cfa_flow_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tpacket;\n\t__le64\tbyte;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_flow_info_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tflow_handle;\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_MAX_MASK      0xfffUL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_CNP_CNT       0x1000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_ROCEV1_CNT    0x2000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_NIC_TX        0x3000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_ROCEV2_CNT    0x4000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_DIR_RX        0x8000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_CNP_CNT_RX    0x9000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_ROCEV1_CNT_RX 0xa000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_NIC_RX        0xb000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_ROCEV2_CNT_RX 0xc000UL\n\t#define CFA_FLOW_INFO_REQ_FLOW_HANDLE_LAST         CFA_FLOW_INFO_REQ_FLOW_HANDLE_ROCEV2_CNT_RX\n\tu8\tunused_0[6];\n\t__le64\text_flow_handle;\n};\n\n \nstruct hwrm_cfa_flow_info_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tflags;\n\t#define CFA_FLOW_INFO_RESP_FLAGS_PATH_TX     0x1UL\n\t#define CFA_FLOW_INFO_RESP_FLAGS_PATH_RX     0x2UL\n\tu8\tprofile;\n\t__le16\tsrc_fid;\n\t__le16\tdst_fid;\n\t__le16\tl2_ctxt_id;\n\t__le64\tem_info;\n\t__le64\ttcam_info;\n\t__le64\tvfp_tcam_info;\n\t__le16\tar_id;\n\t__le16\tflow_handle;\n\t__le32\ttunnel_handle;\n\t__le16\tflow_timer;\n\tu8\tunused_0[6];\n\t__le32\tflow_key_data[130];\n\t__le32\tflow_action_info[30];\n\tu8\tunused_1[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_flow_stats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tnum_flows;\n\t__le16\tflow_handle_0;\n\t__le16\tflow_handle_1;\n\t__le16\tflow_handle_2;\n\t__le16\tflow_handle_3;\n\t__le16\tflow_handle_4;\n\t__le16\tflow_handle_5;\n\t__le16\tflow_handle_6;\n\t__le16\tflow_handle_7;\n\t__le16\tflow_handle_8;\n\t__le16\tflow_handle_9;\n\tu8\tunused_0[2];\n\t__le32\tflow_id_0;\n\t__le32\tflow_id_1;\n\t__le32\tflow_id_2;\n\t__le32\tflow_id_3;\n\t__le32\tflow_id_4;\n\t__le32\tflow_id_5;\n\t__le32\tflow_id_6;\n\t__le32\tflow_id_7;\n\t__le32\tflow_id_8;\n\t__le32\tflow_id_9;\n};\n\n \nstruct hwrm_cfa_flow_stats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tpacket_0;\n\t__le64\tpacket_1;\n\t__le64\tpacket_2;\n\t__le64\tpacket_3;\n\t__le64\tpacket_4;\n\t__le64\tpacket_5;\n\t__le64\tpacket_6;\n\t__le64\tpacket_7;\n\t__le64\tpacket_8;\n\t__le64\tpacket_9;\n\t__le64\tbyte_0;\n\t__le64\tbyte_1;\n\t__le64\tbyte_2;\n\t__le64\tbyte_3;\n\t__le64\tbyte_4;\n\t__le64\tbyte_5;\n\t__le64\tbyte_6;\n\t__le64\tbyte_7;\n\t__le64\tbyte_8;\n\t__le64\tbyte_9;\n\t__le16\tflow_hits;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_vfr_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tvf_id;\n\t__le16\treserved;\n\tu8\tunused_0[4];\n\tchar\tvfr_name[32];\n};\n\n \nstruct hwrm_cfa_vfr_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\trx_cfa_code;\n\t__le16\ttx_cfa_action;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_vfr_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tchar\tvfr_name[32];\n\t__le16\tvf_id;\n\t__le16\treserved;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_cfa_vfr_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_eem_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_EEM_QCAPS_REQ_FLAGS_PATH_TX               0x1UL\n\t#define CFA_EEM_QCAPS_REQ_FLAGS_PATH_RX               0x2UL\n\t#define CFA_EEM_QCAPS_REQ_FLAGS_PREFERRED_OFFLOAD     0x4UL\n\t__le32\tunused_0;\n};\n\n \nstruct hwrm_cfa_eem_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define CFA_EEM_QCAPS_RESP_FLAGS_PATH_TX                                         0x1UL\n\t#define CFA_EEM_QCAPS_RESP_FLAGS_PATH_RX                                         0x2UL\n\t#define CFA_EEM_QCAPS_RESP_FLAGS_CENTRALIZED_MEMORY_MODEL_SUPPORTED              0x4UL\n\t#define CFA_EEM_QCAPS_RESP_FLAGS_DETACHED_CENTRALIZED_MEMORY_MODEL_SUPPORTED     0x8UL\n\t__le32\tunused_0;\n\t__le32\tsupported;\n\t#define CFA_EEM_QCAPS_RESP_SUPPORTED_KEY0_TABLE                       0x1UL\n\t#define CFA_EEM_QCAPS_RESP_SUPPORTED_KEY1_TABLE                       0x2UL\n\t#define CFA_EEM_QCAPS_RESP_SUPPORTED_EXTERNAL_RECORD_TABLE            0x4UL\n\t#define CFA_EEM_QCAPS_RESP_SUPPORTED_EXTERNAL_FLOW_COUNTERS_TABLE     0x8UL\n\t#define CFA_EEM_QCAPS_RESP_SUPPORTED_FID_TABLE                        0x10UL\n\t__le32\tmax_entries_supported;\n\t__le16\tkey_entry_size;\n\t__le16\trecord_entry_size;\n\t__le16\tefc_entry_size;\n\t__le16\tfid_entry_size;\n\tu8\tunused_1[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_eem_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_EEM_CFG_REQ_FLAGS_PATH_TX               0x1UL\n\t#define CFA_EEM_CFG_REQ_FLAGS_PATH_RX               0x2UL\n\t#define CFA_EEM_CFG_REQ_FLAGS_PREFERRED_OFFLOAD     0x4UL\n\t#define CFA_EEM_CFG_REQ_FLAGS_SECONDARY_PF          0x8UL\n\t__le16\tgroup_id;\n\t__le16\tunused_0;\n\t__le32\tnum_entries;\n\t__le32\tunused_1;\n\t__le16\tkey0_ctx_id;\n\t__le16\tkey1_ctx_id;\n\t__le16\trecord_ctx_id;\n\t__le16\tefc_ctx_id;\n\t__le16\tfid_ctx_id;\n\t__le16\tunused_2;\n\t__le32\tunused_3;\n};\n\n \nstruct hwrm_cfa_eem_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_eem_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_EEM_QCFG_REQ_FLAGS_PATH_TX     0x1UL\n\t#define CFA_EEM_QCFG_REQ_FLAGS_PATH_RX     0x2UL\n\t__le32\tunused_0;\n};\n\n \nstruct hwrm_cfa_eem_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define CFA_EEM_QCFG_RESP_FLAGS_PATH_TX               0x1UL\n\t#define CFA_EEM_QCFG_RESP_FLAGS_PATH_RX               0x2UL\n\t#define CFA_EEM_QCFG_RESP_FLAGS_PREFERRED_OFFLOAD     0x4UL\n\t__le32\tnum_entries;\n\t__le16\tkey0_ctx_id;\n\t__le16\tkey1_ctx_id;\n\t__le16\trecord_ctx_id;\n\t__le16\tefc_ctx_id;\n\t__le16\tfid_ctx_id;\n\tu8\tunused_2[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_eem_op_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define CFA_EEM_OP_REQ_FLAGS_PATH_TX     0x1UL\n\t#define CFA_EEM_OP_REQ_FLAGS_PATH_RX     0x2UL\n\t__le16\tunused_0;\n\t__le16\top;\n\t#define CFA_EEM_OP_REQ_OP_RESERVED    0x0UL\n\t#define CFA_EEM_OP_REQ_OP_EEM_DISABLE 0x1UL\n\t#define CFA_EEM_OP_REQ_OP_EEM_ENABLE  0x2UL\n\t#define CFA_EEM_OP_REQ_OP_EEM_CLEANUP 0x3UL\n\t#define CFA_EEM_OP_REQ_OP_LAST       CFA_EEM_OP_REQ_OP_EEM_CLEANUP\n};\n\n \nstruct hwrm_cfa_eem_op_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_cfa_adv_flow_mgnt_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tunused_0[4];\n};\n\n \nstruct hwrm_cfa_adv_flow_mgnt_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tflags;\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_FLOW_HND_16BIT_SUPPORTED                     0x1UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_FLOW_HND_64BIT_SUPPORTED                     0x2UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_FLOW_BATCH_DELETE_SUPPORTED                  0x4UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_FLOW_RESET_ALL_SUPPORTED                     0x8UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_NTUPLE_FLOW_DEST_FUNC_SUPPORTED              0x10UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_TX_EEM_FLOW_SUPPORTED                        0x20UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_RX_EEM_FLOW_SUPPORTED                        0x40UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_FLOW_COUNTER_ALLOC_SUPPORTED                 0x80UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_RFS_RING_TBL_IDX_SUPPORTED                   0x100UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_UNTAGGED_VLAN_SUPPORTED                      0x200UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_XDP_SUPPORTED                                0x400UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_L2_HEADER_SOURCE_FIELDS_SUPPORTED            0x800UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_NTUPLE_FLOW_RX_ARP_SUPPORTED                 0x1000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_RFS_RING_TBL_IDX_V2_SUPPORTED                0x2000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_NTUPLE_FLOW_RX_ETHERTYPE_IP_SUPPORTED        0x4000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_TRUFLOW_CAPABLE                              0x8000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_L2_FILTER_TRAFFIC_TYPE_L2_ROCE_SUPPORTED     0x10000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_LAG_SUPPORTED                                0x20000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_NTUPLE_FLOW_NO_L2CTX_SUPPORTED               0x40000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_NIC_FLOW_STATS_SUPPORTED                     0x80000UL\n\t#define CFA_ADV_FLOW_MGNT_QCAPS_RESP_FLAGS_NTUPLE_FLOW_RX_EXT_IP_PROTO_SUPPORTED        0x100000UL\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_tunnel_dst_port_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\ttunnel_type;\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_CUSTOM_GRE   0xdUL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_ECPRI        0xeUL\n\t#define TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_LAST        TUNNEL_DST_PORT_QUERY_REQ_TUNNEL_TYPE_ECPRI\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_tunnel_dst_port_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\ttunnel_dst_port_id;\n\t__be16\ttunnel_dst_port_val;\n\tu8\tupar_in_use;\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR0     0x1UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR1     0x2UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR2     0x4UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR3     0x8UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR4     0x10UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR5     0x20UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR6     0x40UL\n\t#define TUNNEL_DST_PORT_QUERY_RESP_UPAR_IN_USE_UPAR7     0x80UL\n\tu8\tunused_0[2];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_tunnel_dst_port_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\ttunnel_type;\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_CUSTOM_GRE   0xdUL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_ECPRI        0xeUL\n\t#define TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_LAST        TUNNEL_DST_PORT_ALLOC_REQ_TUNNEL_TYPE_ECPRI\n\tu8\tunused_0;\n\t__be16\ttunnel_dst_port_val;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_tunnel_dst_port_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\ttunnel_dst_port_id;\n\tu8\terror_info;\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_ERROR_INFO_SUCCESS         0x0UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_ERROR_INFO_ERR_ALLOCATED   0x1UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_ERROR_INFO_ERR_NO_RESOURCE 0x2UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_ERROR_INFO_LAST           TUNNEL_DST_PORT_ALLOC_RESP_ERROR_INFO_ERR_NO_RESOURCE\n\tu8\tupar_in_use;\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR0     0x1UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR1     0x2UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR2     0x4UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR3     0x8UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR4     0x10UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR5     0x20UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR6     0x40UL\n\t#define TUNNEL_DST_PORT_ALLOC_RESP_UPAR_IN_USE_UPAR7     0x80UL\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_tunnel_dst_port_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\ttunnel_type;\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_VXLAN        0x1UL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_GENEVE       0x5UL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_VXLAN_V4     0x9UL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_IPGRE_V1     0xaUL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_L2_ETYPE     0xbUL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_VXLAN_GPE_V6 0xcUL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_CUSTOM_GRE   0xdUL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_ECPRI        0xeUL\n\t#define TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_LAST        TUNNEL_DST_PORT_FREE_REQ_TUNNEL_TYPE_ECPRI\n\tu8\tunused_0;\n\t__le16\ttunnel_dst_port_id;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_tunnel_dst_port_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\terror_info;\n\t#define TUNNEL_DST_PORT_FREE_RESP_ERROR_INFO_SUCCESS           0x0UL\n\t#define TUNNEL_DST_PORT_FREE_RESP_ERROR_INFO_ERR_NOT_OWNER     0x1UL\n\t#define TUNNEL_DST_PORT_FREE_RESP_ERROR_INFO_ERR_NOT_ALLOCATED 0x2UL\n\t#define TUNNEL_DST_PORT_FREE_RESP_ERROR_INFO_LAST             TUNNEL_DST_PORT_FREE_RESP_ERROR_INFO_ERR_NOT_ALLOCATED\n\tu8\tunused_1[6];\n\tu8\tvalid;\n};\n\n \nstruct ctx_hw_stats {\n\t__le64\trx_ucast_pkts;\n\t__le64\trx_mcast_pkts;\n\t__le64\trx_bcast_pkts;\n\t__le64\trx_discard_pkts;\n\t__le64\trx_error_pkts;\n\t__le64\trx_ucast_bytes;\n\t__le64\trx_mcast_bytes;\n\t__le64\trx_bcast_bytes;\n\t__le64\ttx_ucast_pkts;\n\t__le64\ttx_mcast_pkts;\n\t__le64\ttx_bcast_pkts;\n\t__le64\ttx_error_pkts;\n\t__le64\ttx_discard_pkts;\n\t__le64\ttx_ucast_bytes;\n\t__le64\ttx_mcast_bytes;\n\t__le64\ttx_bcast_bytes;\n\t__le64\ttpa_pkts;\n\t__le64\ttpa_bytes;\n\t__le64\ttpa_events;\n\t__le64\ttpa_aborts;\n};\n\n \nstruct ctx_hw_stats_ext {\n\t__le64\trx_ucast_pkts;\n\t__le64\trx_mcast_pkts;\n\t__le64\trx_bcast_pkts;\n\t__le64\trx_discard_pkts;\n\t__le64\trx_error_pkts;\n\t__le64\trx_ucast_bytes;\n\t__le64\trx_mcast_bytes;\n\t__le64\trx_bcast_bytes;\n\t__le64\ttx_ucast_pkts;\n\t__le64\ttx_mcast_pkts;\n\t__le64\ttx_bcast_pkts;\n\t__le64\ttx_error_pkts;\n\t__le64\ttx_discard_pkts;\n\t__le64\ttx_ucast_bytes;\n\t__le64\ttx_mcast_bytes;\n\t__le64\ttx_bcast_bytes;\n\t__le64\trx_tpa_eligible_pkt;\n\t__le64\trx_tpa_eligible_bytes;\n\t__le64\trx_tpa_pkt;\n\t__le64\trx_tpa_bytes;\n\t__le64\trx_tpa_errors;\n\t__le64\trx_tpa_events;\n};\n\n \nstruct hwrm_stat_ctx_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tstats_dma_addr;\n\t__le32\tupdate_period_ms;\n\tu8\tstat_ctx_flags;\n\t#define STAT_CTX_ALLOC_REQ_STAT_CTX_FLAGS_ROCE     0x1UL\n\tu8\tunused_0;\n\t__le16\tstats_dma_length;\n};\n\n \nstruct hwrm_stat_ctx_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tstat_ctx_id;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_stat_ctx_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tstat_ctx_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_stat_ctx_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tstat_ctx_id;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_stat_ctx_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tstat_ctx_id;\n\tu8\tflags;\n\t#define STAT_CTX_QUERY_REQ_FLAGS_COUNTER_MASK     0x1UL\n\tu8\tunused_0[3];\n};\n\n \nstruct hwrm_stat_ctx_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\ttx_ucast_pkts;\n\t__le64\ttx_mcast_pkts;\n\t__le64\ttx_bcast_pkts;\n\t__le64\ttx_discard_pkts;\n\t__le64\ttx_error_pkts;\n\t__le64\ttx_ucast_bytes;\n\t__le64\ttx_mcast_bytes;\n\t__le64\ttx_bcast_bytes;\n\t__le64\trx_ucast_pkts;\n\t__le64\trx_mcast_pkts;\n\t__le64\trx_bcast_pkts;\n\t__le64\trx_discard_pkts;\n\t__le64\trx_error_pkts;\n\t__le64\trx_ucast_bytes;\n\t__le64\trx_mcast_bytes;\n\t__le64\trx_bcast_bytes;\n\t__le64\trx_agg_pkts;\n\t__le64\trx_agg_bytes;\n\t__le64\trx_agg_events;\n\t__le64\trx_agg_aborts;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_stat_ext_ctx_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tstat_ctx_id;\n\tu8\tflags;\n\t#define STAT_EXT_CTX_QUERY_REQ_FLAGS_COUNTER_MASK     0x1UL\n\tu8\tunused_0[3];\n};\n\n \nstruct hwrm_stat_ext_ctx_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\trx_ucast_pkts;\n\t__le64\trx_mcast_pkts;\n\t__le64\trx_bcast_pkts;\n\t__le64\trx_discard_pkts;\n\t__le64\trx_error_pkts;\n\t__le64\trx_ucast_bytes;\n\t__le64\trx_mcast_bytes;\n\t__le64\trx_bcast_bytes;\n\t__le64\ttx_ucast_pkts;\n\t__le64\ttx_mcast_pkts;\n\t__le64\ttx_bcast_pkts;\n\t__le64\ttx_error_pkts;\n\t__le64\ttx_discard_pkts;\n\t__le64\ttx_ucast_bytes;\n\t__le64\ttx_mcast_bytes;\n\t__le64\ttx_bcast_bytes;\n\t__le64\trx_tpa_eligible_pkt;\n\t__le64\trx_tpa_eligible_bytes;\n\t__le64\trx_tpa_pkt;\n\t__le64\trx_tpa_bytes;\n\t__le64\trx_tpa_errors;\n\t__le64\trx_tpa_events;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_stat_ctx_clr_stats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tstat_ctx_id;\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_stat_ctx_clr_stats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_pcie_qstats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tpcie_stat_size;\n\tu8\tunused_0[6];\n\t__le64\tpcie_stat_host_addr;\n};\n\n \nstruct hwrm_pcie_qstats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tpcie_stat_size;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct pcie_ctx_hw_stats {\n\t__le64\tpcie_pl_signal_integrity;\n\t__le64\tpcie_dl_signal_integrity;\n\t__le64\tpcie_tl_signal_integrity;\n\t__le64\tpcie_link_integrity;\n\t__le64\tpcie_tx_traffic_rate;\n\t__le64\tpcie_rx_traffic_rate;\n\t__le64\tpcie_tx_dllp_statistics;\n\t__le64\tpcie_rx_dllp_statistics;\n\t__le64\tpcie_equalization_time;\n\t__le32\tpcie_ltssm_histogram[4];\n\t__le64\tpcie_recovery_histogram;\n};\n\n \nstruct hwrm_stat_generic_qstats_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tgeneric_stat_size;\n\tu8\tflags;\n\t#define STAT_GENERIC_QSTATS_REQ_FLAGS_COUNTER_MASK     0x1UL\n\tu8\tunused_0[5];\n\t__le64\tgeneric_stat_host_addr;\n};\n\n \nstruct hwrm_stat_generic_qstats_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tgeneric_stat_size;\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct generic_sw_hw_stats {\n\t__le64\tpcie_statistics_tx_tlp;\n\t__le64\tpcie_statistics_rx_tlp;\n\t__le64\tpcie_credit_fc_hdr_posted;\n\t__le64\tpcie_credit_fc_hdr_nonposted;\n\t__le64\tpcie_credit_fc_hdr_cmpl;\n\t__le64\tpcie_credit_fc_data_posted;\n\t__le64\tpcie_credit_fc_data_nonposted;\n\t__le64\tpcie_credit_fc_data_cmpl;\n\t__le64\tpcie_credit_fc_tgt_nonposted;\n\t__le64\tpcie_credit_fc_tgt_data_posted;\n\t__le64\tpcie_credit_fc_tgt_hdr_posted;\n\t__le64\tpcie_credit_fc_cmpl_hdr_posted;\n\t__le64\tpcie_credit_fc_cmpl_data_posted;\n\t__le64\tpcie_cmpl_longest;\n\t__le64\tpcie_cmpl_shortest;\n\t__le64\tcache_miss_count_cfcq;\n\t__le64\tcache_miss_count_cfcs;\n\t__le64\tcache_miss_count_cfcc;\n\t__le64\tcache_miss_count_cfcm;\n};\n\n \nstruct hwrm_fw_reset_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tembedded_proc_type;\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_BOOT                  0x0UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_MGMT                  0x1UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_NETCTRL               0x2UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_ROCE                  0x3UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_HOST                  0x4UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_AP                    0x5UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_CHIP                  0x6UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_HOST_RESOURCE_REINIT  0x7UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_IMPACTLESS_ACTIVATION 0x8UL\n\t#define FW_RESET_REQ_EMBEDDED_PROC_TYPE_LAST                 FW_RESET_REQ_EMBEDDED_PROC_TYPE_IMPACTLESS_ACTIVATION\n\tu8\tselfrst_status;\n\t#define FW_RESET_REQ_SELFRST_STATUS_SELFRSTNONE      0x0UL\n\t#define FW_RESET_REQ_SELFRST_STATUS_SELFRSTASAP      0x1UL\n\t#define FW_RESET_REQ_SELFRST_STATUS_SELFRSTPCIERST   0x2UL\n\t#define FW_RESET_REQ_SELFRST_STATUS_SELFRSTIMMEDIATE 0x3UL\n\t#define FW_RESET_REQ_SELFRST_STATUS_LAST            FW_RESET_REQ_SELFRST_STATUS_SELFRSTIMMEDIATE\n\tu8\thost_idx;\n\tu8\tflags;\n\t#define FW_RESET_REQ_FLAGS_RESET_GRACEFUL     0x1UL\n\t#define FW_RESET_REQ_FLAGS_FW_ACTIVATION      0x2UL\n\tu8\tunused_0[4];\n};\n\n \nstruct hwrm_fw_reset_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tselfrst_status;\n\t#define FW_RESET_RESP_SELFRST_STATUS_SELFRSTNONE      0x0UL\n\t#define FW_RESET_RESP_SELFRST_STATUS_SELFRSTASAP      0x1UL\n\t#define FW_RESET_RESP_SELFRST_STATUS_SELFRSTPCIERST   0x2UL\n\t#define FW_RESET_RESP_SELFRST_STATUS_SELFRSTIMMEDIATE 0x3UL\n\t#define FW_RESET_RESP_SELFRST_STATUS_LAST            FW_RESET_RESP_SELFRST_STATUS_SELFRSTIMMEDIATE\n\tu8\tunused_0[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fw_qstatus_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tembedded_proc_type;\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_BOOT    0x0UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_MGMT    0x1UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_NETCTRL 0x2UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_ROCE    0x3UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_HOST    0x4UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_AP      0x5UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_CHIP    0x6UL\n\t#define FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_LAST   FW_QSTATUS_REQ_EMBEDDED_PROC_TYPE_CHIP\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_fw_qstatus_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tselfrst_status;\n\t#define FW_QSTATUS_RESP_SELFRST_STATUS_SELFRSTNONE    0x0UL\n\t#define FW_QSTATUS_RESP_SELFRST_STATUS_SELFRSTASAP    0x1UL\n\t#define FW_QSTATUS_RESP_SELFRST_STATUS_SELFRSTPCIERST 0x2UL\n\t#define FW_QSTATUS_RESP_SELFRST_STATUS_SELFRSTPOWER   0x3UL\n\t#define FW_QSTATUS_RESP_SELFRST_STATUS_LAST          FW_QSTATUS_RESP_SELFRST_STATUS_SELFRSTPOWER\n\tu8\tnvm_option_action_status;\n\t#define FW_QSTATUS_RESP_NVM_OPTION_ACTION_STATUS_NVMOPT_ACTION_NONE     0x0UL\n\t#define FW_QSTATUS_RESP_NVM_OPTION_ACTION_STATUS_NVMOPT_ACTION_HOTRESET 0x1UL\n\t#define FW_QSTATUS_RESP_NVM_OPTION_ACTION_STATUS_NVMOPT_ACTION_WARMBOOT 0x2UL\n\t#define FW_QSTATUS_RESP_NVM_OPTION_ACTION_STATUS_NVMOPT_ACTION_COLDBOOT 0x3UL\n\t#define FW_QSTATUS_RESP_NVM_OPTION_ACTION_STATUS_LAST                  FW_QSTATUS_RESP_NVM_OPTION_ACTION_STATUS_NVMOPT_ACTION_COLDBOOT\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fw_set_time_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tyear;\n\t#define FW_SET_TIME_REQ_YEAR_UNKNOWN 0x0UL\n\t#define FW_SET_TIME_REQ_YEAR_LAST   FW_SET_TIME_REQ_YEAR_UNKNOWN\n\tu8\tmonth;\n\tu8\tday;\n\tu8\thour;\n\tu8\tminute;\n\tu8\tsecond;\n\tu8\tunused_0;\n\t__le16\tmillisecond;\n\t__le16\tzone;\n\t#define FW_SET_TIME_REQ_ZONE_UTC     0\n\t#define FW_SET_TIME_REQ_ZONE_UNKNOWN 65535\n\t#define FW_SET_TIME_REQ_ZONE_LAST   FW_SET_TIME_REQ_ZONE_UNKNOWN\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_fw_set_time_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_struct_hdr {\n\t__le16\tstruct_id;\n\t#define STRUCT_HDR_STRUCT_ID_LLDP_CFG           0x41bUL\n\t#define STRUCT_HDR_STRUCT_ID_DCBX_ETS           0x41dUL\n\t#define STRUCT_HDR_STRUCT_ID_DCBX_PFC           0x41fUL\n\t#define STRUCT_HDR_STRUCT_ID_DCBX_APP           0x421UL\n\t#define STRUCT_HDR_STRUCT_ID_DCBX_FEATURE_STATE 0x422UL\n\t#define STRUCT_HDR_STRUCT_ID_LLDP_GENERIC       0x424UL\n\t#define STRUCT_HDR_STRUCT_ID_LLDP_DEVICE        0x426UL\n\t#define STRUCT_HDR_STRUCT_ID_POWER_BKUP         0x427UL\n\t#define STRUCT_HDR_STRUCT_ID_AFM_OPAQUE         0x1UL\n\t#define STRUCT_HDR_STRUCT_ID_PORT_DESCRIPTION   0xaUL\n\t#define STRUCT_HDR_STRUCT_ID_RSS_V2             0x64UL\n\t#define STRUCT_HDR_STRUCT_ID_MSIX_PER_VF        0xc8UL\n\t#define STRUCT_HDR_STRUCT_ID_LAST              STRUCT_HDR_STRUCT_ID_MSIX_PER_VF\n\t__le16\tlen;\n\tu8\tversion;\n\tu8\tcount;\n\t__le16\tsubtype;\n\t__le16\tnext_offset;\n\t#define STRUCT_HDR_NEXT_OFFSET_LAST 0x0UL\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_struct_data_dcbx_app {\n\t__be16\tprotocol_id;\n\tu8\tprotocol_selector;\n\t#define STRUCT_DATA_DCBX_APP_PROTOCOL_SELECTOR_ETHER_TYPE   0x1UL\n\t#define STRUCT_DATA_DCBX_APP_PROTOCOL_SELECTOR_TCP_PORT     0x2UL\n\t#define STRUCT_DATA_DCBX_APP_PROTOCOL_SELECTOR_UDP_PORT     0x3UL\n\t#define STRUCT_DATA_DCBX_APP_PROTOCOL_SELECTOR_TCP_UDP_PORT 0x4UL\n\t#define STRUCT_DATA_DCBX_APP_PROTOCOL_SELECTOR_LAST        STRUCT_DATA_DCBX_APP_PROTOCOL_SELECTOR_TCP_UDP_PORT\n\tu8\tpriority;\n\tu8\tvalid;\n\tu8\tunused_0[3];\n};\n\n \nstruct hwrm_fw_set_structured_data_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tsrc_data_addr;\n\t__le16\tdata_len;\n\tu8\thdr_cnt;\n\tu8\tunused_0[5];\n};\n\n \nstruct hwrm_fw_set_structured_data_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fw_set_structured_data_cmd_err {\n\tu8\tcode;\n\t#define FW_SET_STRUCTURED_DATA_CMD_ERR_CODE_UNKNOWN     0x0UL\n\t#define FW_SET_STRUCTURED_DATA_CMD_ERR_CODE_BAD_HDR_CNT 0x1UL\n\t#define FW_SET_STRUCTURED_DATA_CMD_ERR_CODE_BAD_FMT     0x2UL\n\t#define FW_SET_STRUCTURED_DATA_CMD_ERR_CODE_BAD_ID      0x3UL\n\t#define FW_SET_STRUCTURED_DATA_CMD_ERR_CODE_LAST       FW_SET_STRUCTURED_DATA_CMD_ERR_CODE_BAD_ID\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_fw_get_structured_data_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tdest_data_addr;\n\t__le16\tdata_len;\n\t__le16\tstructure_id;\n\t__le16\tsubtype;\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_UNUSED                  0x0UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_ALL                     0xffffUL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_NEAR_BRIDGE_ADMIN       0x100UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_NEAR_BRIDGE_PEER        0x101UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_NEAR_BRIDGE_OPERATIONAL 0x102UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_NON_TPMR_ADMIN          0x200UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_NON_TPMR_PEER           0x201UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_NON_TPMR_OPERATIONAL    0x202UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_HOST_OPERATIONAL        0x300UL\n\t#define FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_LAST                   FW_GET_STRUCTURED_DATA_REQ_SUBTYPE_HOST_OPERATIONAL\n\tu8\tcount;\n\tu8\tunused_0;\n};\n\n \nstruct hwrm_fw_get_structured_data_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\thdr_cnt;\n\tu8\tunused_0[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fw_get_structured_data_cmd_err {\n\tu8\tcode;\n\t#define FW_GET_STRUCTURED_DATA_CMD_ERR_CODE_UNKNOWN 0x0UL\n\t#define FW_GET_STRUCTURED_DATA_CMD_ERR_CODE_BAD_ID  0x3UL\n\t#define FW_GET_STRUCTURED_DATA_CMD_ERR_CODE_LAST   FW_GET_STRUCTURED_DATA_CMD_ERR_CODE_BAD_ID\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_fw_livepatch_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tfw_target;\n\t#define FW_LIVEPATCH_QUERY_REQ_FW_TARGET_COMMON_FW 0x1UL\n\t#define FW_LIVEPATCH_QUERY_REQ_FW_TARGET_SECURE_FW 0x2UL\n\t#define FW_LIVEPATCH_QUERY_REQ_FW_TARGET_LAST     FW_LIVEPATCH_QUERY_REQ_FW_TARGET_SECURE_FW\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_fw_livepatch_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tchar\tinstall_ver[32];\n\tchar\tactive_ver[32];\n\t__le16\tstatus_flags;\n\t#define FW_LIVEPATCH_QUERY_RESP_STATUS_FLAGS_INSTALL     0x1UL\n\t#define FW_LIVEPATCH_QUERY_RESP_STATUS_FLAGS_ACTIVE      0x2UL\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fw_livepatch_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\topcode;\n\t#define FW_LIVEPATCH_REQ_OPCODE_ACTIVATE   0x1UL\n\t#define FW_LIVEPATCH_REQ_OPCODE_DEACTIVATE 0x2UL\n\t#define FW_LIVEPATCH_REQ_OPCODE_LAST      FW_LIVEPATCH_REQ_OPCODE_DEACTIVATE\n\tu8\tfw_target;\n\t#define FW_LIVEPATCH_REQ_FW_TARGET_COMMON_FW 0x1UL\n\t#define FW_LIVEPATCH_REQ_FW_TARGET_SECURE_FW 0x2UL\n\t#define FW_LIVEPATCH_REQ_FW_TARGET_LAST     FW_LIVEPATCH_REQ_FW_TARGET_SECURE_FW\n\tu8\tloadtype;\n\t#define FW_LIVEPATCH_REQ_LOADTYPE_NVM_INSTALL   0x1UL\n\t#define FW_LIVEPATCH_REQ_LOADTYPE_MEMORY_DIRECT 0x2UL\n\t#define FW_LIVEPATCH_REQ_LOADTYPE_LAST         FW_LIVEPATCH_REQ_LOADTYPE_MEMORY_DIRECT\n\tu8\tflags;\n\t__le32\tpatch_len;\n\t__le64\thost_addr;\n};\n\n \nstruct hwrm_fw_livepatch_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fw_livepatch_cmd_err {\n\tu8\tcode;\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_UNKNOWN         0x0UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_INVALID_OPCODE  0x1UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_INVALID_TARGET  0x2UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_NOT_SUPPORTED   0x3UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_NOT_INSTALLED   0x4UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_NOT_PATCHED     0x5UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_AUTH_FAIL       0x6UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_INVALID_HEADER  0x7UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_INVALID_SIZE    0x8UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_ALREADY_PATCHED 0x9UL\n\t#define FW_LIVEPATCH_CMD_ERR_CODE_LAST           FW_LIVEPATCH_CMD_ERR_CODE_ALREADY_PATCHED\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_exec_fwd_resp_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tencap_request[26];\n\t__le16\tencap_resp_target_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_exec_fwd_resp_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_reject_fwd_resp_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tencap_request[26];\n\t__le16\tencap_resp_target_id;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_reject_fwd_resp_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fwd_resp_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tencap_resp_target_id;\n\t__le16\tencap_resp_cmpl_ring;\n\t__le16\tencap_resp_len;\n\tu8\tunused_0;\n\tu8\tunused_1;\n\t__le64\tencap_resp_addr;\n\t__le32\tencap_resp[24];\n};\n\n \nstruct hwrm_fwd_resp_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_fwd_async_event_cmpl_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tencap_async_event_target_id;\n\tu8\tunused_0[6];\n\t__le32\tencap_async_event_cmpl[4];\n};\n\n \nstruct hwrm_fwd_async_event_cmpl_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_temp_monitor_query_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_temp_monitor_query_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\ttemp;\n\tu8\tphy_temp;\n\tu8\tom_temp;\n\tu8\tflags;\n\t#define TEMP_MONITOR_QUERY_RESP_FLAGS_TEMP_NOT_AVAILABLE            0x1UL\n\t#define TEMP_MONITOR_QUERY_RESP_FLAGS_PHY_TEMP_NOT_AVAILABLE        0x2UL\n\t#define TEMP_MONITOR_QUERY_RESP_FLAGS_OM_NOT_PRESENT                0x4UL\n\t#define TEMP_MONITOR_QUERY_RESP_FLAGS_OM_TEMP_NOT_AVAILABLE         0x8UL\n\t#define TEMP_MONITOR_QUERY_RESP_FLAGS_EXT_TEMP_FIELDS_AVAILABLE     0x10UL\n\tu8\ttemp2;\n\tu8\tphy_temp2;\n\tu8\tom_temp2;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_wol_filter_alloc_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t__le32\tenables;\n\t#define WOL_FILTER_ALLOC_REQ_ENABLES_MAC_ADDRESS           0x1UL\n\t#define WOL_FILTER_ALLOC_REQ_ENABLES_PATTERN_OFFSET        0x2UL\n\t#define WOL_FILTER_ALLOC_REQ_ENABLES_PATTERN_BUF_SIZE      0x4UL\n\t#define WOL_FILTER_ALLOC_REQ_ENABLES_PATTERN_BUF_ADDR      0x8UL\n\t#define WOL_FILTER_ALLOC_REQ_ENABLES_PATTERN_MASK_ADDR     0x10UL\n\t#define WOL_FILTER_ALLOC_REQ_ENABLES_PATTERN_MASK_SIZE     0x20UL\n\t__le16\tport_id;\n\tu8\twol_type;\n\t#define WOL_FILTER_ALLOC_REQ_WOL_TYPE_MAGICPKT 0x0UL\n\t#define WOL_FILTER_ALLOC_REQ_WOL_TYPE_BMP      0x1UL\n\t#define WOL_FILTER_ALLOC_REQ_WOL_TYPE_INVALID  0xffUL\n\t#define WOL_FILTER_ALLOC_REQ_WOL_TYPE_LAST    WOL_FILTER_ALLOC_REQ_WOL_TYPE_INVALID\n\tu8\tunused_0[5];\n\tu8\tmac_address[6];\n\t__le16\tpattern_offset;\n\t__le16\tpattern_buf_size;\n\t__le16\tpattern_mask_size;\n\tu8\tunused_1[4];\n\t__le64\tpattern_buf_addr;\n\t__le64\tpattern_mask_addr;\n};\n\n \nstruct hwrm_wol_filter_alloc_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\twol_filter_id;\n\tu8\tunused_0[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_wol_filter_free_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tflags;\n\t#define WOL_FILTER_FREE_REQ_FLAGS_FREE_ALL_WOL_FILTERS     0x1UL\n\t__le32\tenables;\n\t#define WOL_FILTER_FREE_REQ_ENABLES_WOL_FILTER_ID     0x1UL\n\t__le16\tport_id;\n\tu8\twol_filter_id;\n\tu8\tunused_0[5];\n};\n\n \nstruct hwrm_wol_filter_free_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_wol_filter_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\t__le16\thandle;\n\tu8\tunused_0[4];\n\t__le64\tpattern_buf_addr;\n\t__le16\tpattern_buf_size;\n\tu8\tunused_1[6];\n\t__le64\tpattern_mask_addr;\n\t__le16\tpattern_mask_size;\n\tu8\tunused_2[6];\n};\n\n \nstruct hwrm_wol_filter_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tnext_handle;\n\tu8\twol_filter_id;\n\tu8\twol_type;\n\t#define WOL_FILTER_QCFG_RESP_WOL_TYPE_MAGICPKT 0x0UL\n\t#define WOL_FILTER_QCFG_RESP_WOL_TYPE_BMP      0x1UL\n\t#define WOL_FILTER_QCFG_RESP_WOL_TYPE_INVALID  0xffUL\n\t#define WOL_FILTER_QCFG_RESP_WOL_TYPE_LAST    WOL_FILTER_QCFG_RESP_WOL_TYPE_INVALID\n\t__le32\tunused_0;\n\tu8\tmac_address[6];\n\t__le16\tpattern_offset;\n\t__le16\tpattern_size;\n\t__le16\tpattern_mask_size;\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_wol_reason_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tport_id;\n\tu8\tunused_0[6];\n\t__le64\twol_pkt_buf_addr;\n\t__le16\twol_pkt_buf_size;\n\tu8\tunused_1[6];\n};\n\n \nstruct hwrm_wol_reason_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\twol_filter_id;\n\tu8\twol_reason;\n\t#define WOL_REASON_QCFG_RESP_WOL_REASON_MAGICPKT 0x0UL\n\t#define WOL_REASON_QCFG_RESP_WOL_REASON_BMP      0x1UL\n\t#define WOL_REASON_QCFG_RESP_WOL_REASON_INVALID  0xffUL\n\t#define WOL_REASON_QCFG_RESP_WOL_REASON_LAST    WOL_REASON_QCFG_RESP_WOL_REASON_INVALID\n\tu8\twol_pkt_len;\n\tu8\tunused_0[4];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_dbg_read_direct_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_dest_addr;\n\t__le32\tread_addr;\n\t__le32\tread_len32;\n};\n\n \nstruct hwrm_dbg_read_direct_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tcrc32;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_dbg_qcaps_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_dbg_qcaps_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tfid;\n\tu8\tunused_0[2];\n\t__le32\tcoredump_component_disable_caps;\n\t#define DBG_QCAPS_RESP_COREDUMP_COMPONENT_DISABLE_CAPS_NVRAM     0x1UL\n\t__le32\tflags;\n\t#define DBG_QCAPS_RESP_FLAGS_CRASHDUMP_NVM          0x1UL\n\t#define DBG_QCAPS_RESP_FLAGS_CRASHDUMP_HOST_DDR     0x2UL\n\t#define DBG_QCAPS_RESP_FLAGS_CRASHDUMP_SOC_DDR      0x4UL\n\t#define DBG_QCAPS_RESP_FLAGS_USEQ                   0x8UL\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_dbg_qcfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tfid;\n\t__le16\tflags;\n\t#define DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_MASK         0x3UL\n\t#define DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_SFT          0\n\t#define DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_DEST_NVM       0x0UL\n\t#define DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_DEST_HOST_DDR  0x1UL\n\t#define DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_DEST_SOC_DDR   0x2UL\n\t#define DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_LAST          DBG_QCFG_REQ_FLAGS_CRASHDUMP_SIZE_FOR_DEST_DEST_SOC_DDR\n\t__le32\tcoredump_component_disable_flags;\n\t#define DBG_QCFG_REQ_COREDUMP_COMPONENT_DISABLE_FLAGS_NVRAM     0x1UL\n};\n\n \nstruct hwrm_dbg_qcfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tfid;\n\tu8\tunused_0[2];\n\t__le32\tcoredump_size;\n\t__le32\tflags;\n\t#define DBG_QCFG_RESP_FLAGS_UART_LOG               0x1UL\n\t#define DBG_QCFG_RESP_FLAGS_UART_LOG_SECONDARY     0x2UL\n\t#define DBG_QCFG_RESP_FLAGS_FW_TRACE               0x4UL\n\t#define DBG_QCFG_RESP_FLAGS_FW_TRACE_SECONDARY     0x8UL\n\t#define DBG_QCFG_RESP_FLAGS_DEBUG_NOTIFY           0x10UL\n\t#define DBG_QCFG_RESP_FLAGS_JTAG_DEBUG             0x20UL\n\t__le16\tasync_cmpl_ring;\n\tu8\tunused_2[2];\n\t__le32\tcrashdump_size;\n\tu8\tunused_3[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_dbg_crashdump_medium_cfg_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\toutput_dest_flags;\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_TYPE_DDR     0x1UL\n\t__le16\tpg_size_lvl;\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_MASK      0x3UL\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_SFT       0\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_LVL_0       0x0UL\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_LVL_1       0x1UL\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_LVL_2       0x2UL\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_LAST       DBG_CRASHDUMP_MEDIUM_CFG_REQ_LVL_LVL_2\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_MASK  0x1cUL\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_SFT   2\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_4K   (0x0UL << 2)\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_8K   (0x1UL << 2)\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_64K  (0x2UL << 2)\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_2M   (0x3UL << 2)\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_8M   (0x4UL << 2)\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_1G   (0x5UL << 2)\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_LAST   DBG_CRASHDUMP_MEDIUM_CFG_REQ_PG_SIZE_PG_1G\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_UNUSED11_MASK 0xffe0UL\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_UNUSED11_SFT  5\n\t__le32\tsize;\n\t__le32\tcoredump_component_disable_flags;\n\t#define DBG_CRASHDUMP_MEDIUM_CFG_REQ_NVRAM     0x1UL\n\t__le32\tunused_0;\n\t__le64\tpbl;\n};\n\n \nstruct hwrm_dbg_crashdump_medium_cfg_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_1[7];\n\tu8\tvalid;\n};\n\n \nstruct coredump_segment_record {\n\t__le16\tcomponent_id;\n\t__le16\tsegment_id;\n\t__le16\tmax_instances;\n\tu8\tversion_hi;\n\tu8\tversion_low;\n\tu8\tseg_flags;\n\tu8\tcompress_flags;\n\t#define SFLAG_COMPRESSED_ZLIB     0x1UL\n\tu8\tunused_0[2];\n\t__le32\tsegment_len;\n};\n\n \nstruct hwrm_dbg_coredump_list_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_dest_addr;\n\t__le32\thost_buf_len;\n\t__le16\tseq_no;\n\tu8\tflags;\n\t#define DBG_COREDUMP_LIST_REQ_FLAGS_CRASHDUMP     0x1UL\n\tu8\tunused_0[1];\n};\n\n \nstruct hwrm_dbg_coredump_list_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tflags;\n\t#define DBG_COREDUMP_LIST_RESP_FLAGS_MORE     0x1UL\n\tu8\tunused_0;\n\t__le16\ttotal_segments;\n\t__le16\tdata_len;\n\tu8\tunused_1;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_dbg_coredump_initiate_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tcomponent_id;\n\t__le16\tsegment_id;\n\t__le16\tinstance;\n\t__le16\tunused_0;\n\tu8\tseg_flags;\n\tu8\tunused_1[7];\n};\n\n \nstruct hwrm_dbg_coredump_initiate_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct coredump_data_hdr {\n\t__le32\taddress;\n\t__le32\tflags_length;\n\t#define COREDUMP_DATA_HDR_FLAGS_LENGTH_ACTUAL_LEN_MASK     0xffffffUL\n\t#define COREDUMP_DATA_HDR_FLAGS_LENGTH_ACTUAL_LEN_SFT      0\n\t#define COREDUMP_DATA_HDR_FLAGS_LENGTH_INDIRECT_ACCESS     0x1000000UL\n\t__le32\tinstance;\n\t__le32\tnext_offset;\n};\n\n \nstruct hwrm_dbg_coredump_retrieve_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_dest_addr;\n\t__le32\thost_buf_len;\n\t__le32\tunused_0;\n\t__le16\tcomponent_id;\n\t__le16\tsegment_id;\n\t__le16\tinstance;\n\t__le16\tunused_1;\n\tu8\tseg_flags;\n\tu8\tunused_2;\n\t__le16\tunused_3;\n\t__le32\tunused_4;\n\t__le32\tseq_no;\n\t__le32\tunused_5;\n};\n\n \nstruct hwrm_dbg_coredump_retrieve_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tflags;\n\t#define DBG_COREDUMP_RETRIEVE_RESP_FLAGS_MORE     0x1UL\n\tu8\tunused_0;\n\t__le16\tdata_len;\n\tu8\tunused_1[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_dbg_ring_info_get_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tring_type;\n\t#define DBG_RING_INFO_GET_REQ_RING_TYPE_L2_CMPL 0x0UL\n\t#define DBG_RING_INFO_GET_REQ_RING_TYPE_TX      0x1UL\n\t#define DBG_RING_INFO_GET_REQ_RING_TYPE_RX      0x2UL\n\t#define DBG_RING_INFO_GET_REQ_RING_TYPE_NQ      0x3UL\n\t#define DBG_RING_INFO_GET_REQ_RING_TYPE_LAST   DBG_RING_INFO_GET_REQ_RING_TYPE_NQ\n\tu8\tunused_0[3];\n\t__le32\tfw_ring_id;\n};\n\n \nstruct hwrm_dbg_ring_info_get_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tproducer_index;\n\t__le32\tconsumer_index;\n\t__le32\tcag_vector_ctrl;\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_read_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_dest_addr;\n\t__le16\tdir_idx;\n\tu8\tunused_0[2];\n\t__le32\toffset;\n\t__le32\tlen;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_nvm_read_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_get_dir_entries_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_dest_addr;\n};\n\n \nstruct hwrm_nvm_get_dir_entries_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_get_dir_info_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_nvm_get_dir_info_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tentries;\n\t__le32\tentry_length;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_write_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_src_addr;\n\t__le16\tdir_type;\n\t__le16\tdir_ordinal;\n\t__le16\tdir_ext;\n\t__le16\tdir_attr;\n\t__le32\tdir_data_length;\n\t__le16\toption;\n\t__le16\tflags;\n\t#define NVM_WRITE_REQ_FLAGS_KEEP_ORIG_ACTIVE_IMG     0x1UL\n\t#define NVM_WRITE_REQ_FLAGS_BATCH_MODE               0x2UL\n\t#define NVM_WRITE_REQ_FLAGS_BATCH_LAST               0x4UL\n\t__le32\tdir_item_length;\n\t__le32\toffset;\n\t__le32\tlen;\n\t__le32\tunused_0;\n};\n\n \nstruct hwrm_nvm_write_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tdir_item_length;\n\t__le16\tdir_idx;\n\tu8\tunused_0;\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_write_cmd_err {\n\tu8\tcode;\n\t#define NVM_WRITE_CMD_ERR_CODE_UNKNOWN  0x0UL\n\t#define NVM_WRITE_CMD_ERR_CODE_FRAG_ERR 0x1UL\n\t#define NVM_WRITE_CMD_ERR_CODE_NO_SPACE 0x2UL\n\t#define NVM_WRITE_CMD_ERR_CODE_LAST    NVM_WRITE_CMD_ERR_CODE_NO_SPACE\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_nvm_modify_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\thost_src_addr;\n\t__le16\tdir_idx;\n\t__le16\tflags;\n\t#define NVM_MODIFY_REQ_FLAGS_BATCH_MODE     0x1UL\n\t#define NVM_MODIFY_REQ_FLAGS_BATCH_LAST     0x2UL\n\t__le32\toffset;\n\t__le32\tlen;\n\tu8\tunused_1[4];\n};\n\n \nstruct hwrm_nvm_modify_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_find_dir_entry_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define NVM_FIND_DIR_ENTRY_REQ_ENABLES_DIR_IDX_VALID     0x1UL\n\t__le16\tdir_idx;\n\t__le16\tdir_type;\n\t__le16\tdir_ordinal;\n\t__le16\tdir_ext;\n\tu8\topt_ordinal;\n\t#define NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_MASK 0x3UL\n\t#define NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_SFT 0\n\t#define NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_EQ    0x0UL\n\t#define NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_GE    0x1UL\n\t#define NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_GT    0x2UL\n\t#define NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_LAST NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_GT\n\tu8\tunused_0[3];\n};\n\n \nstruct hwrm_nvm_find_dir_entry_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le32\tdir_item_length;\n\t__le32\tdir_data_length;\n\t__le32\tfw_ver;\n\t__le16\tdir_ordinal;\n\t__le16\tdir_idx;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_erase_dir_entry_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tdir_idx;\n\tu8\tunused_0[6];\n};\n\n \nstruct hwrm_nvm_erase_dir_entry_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_get_dev_info_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_nvm_get_dev_info_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tmanufacturer_id;\n\t__le16\tdevice_id;\n\t__le32\tsector_size;\n\t__le32\tnvram_size;\n\t__le32\treserved_size;\n\t__le32\tavailable_size;\n\tu8\tnvm_cfg_ver_maj;\n\tu8\tnvm_cfg_ver_min;\n\tu8\tnvm_cfg_ver_upd;\n\tu8\tflags;\n\t#define NVM_GET_DEV_INFO_RESP_FLAGS_FW_VER_VALID     0x1UL\n\tchar\tpkg_name[16];\n\t__le16\thwrm_fw_major;\n\t__le16\thwrm_fw_minor;\n\t__le16\thwrm_fw_build;\n\t__le16\thwrm_fw_patch;\n\t__le16\tmgmt_fw_major;\n\t__le16\tmgmt_fw_minor;\n\t__le16\tmgmt_fw_build;\n\t__le16\tmgmt_fw_patch;\n\t__le16\troce_fw_major;\n\t__le16\troce_fw_minor;\n\t__le16\troce_fw_build;\n\t__le16\troce_fw_patch;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_mod_dir_entry_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tenables;\n\t#define NVM_MOD_DIR_ENTRY_REQ_ENABLES_CHECKSUM     0x1UL\n\t__le16\tdir_idx;\n\t__le16\tdir_ordinal;\n\t__le16\tdir_ext;\n\t__le16\tdir_attr;\n\t__le32\tchecksum;\n};\n\n \nstruct hwrm_nvm_mod_dir_entry_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_verify_update_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le16\tdir_type;\n\t__le16\tdir_ordinal;\n\t__le16\tdir_ext;\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_nvm_verify_update_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_install_update_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le32\tinstall_type;\n\t#define NVM_INSTALL_UPDATE_REQ_INSTALL_TYPE_NORMAL 0x0UL\n\t#define NVM_INSTALL_UPDATE_REQ_INSTALL_TYPE_ALL    0xffffffffUL\n\t#define NVM_INSTALL_UPDATE_REQ_INSTALL_TYPE_LAST  NVM_INSTALL_UPDATE_REQ_INSTALL_TYPE_ALL\n\t__le16\tflags;\n\t#define NVM_INSTALL_UPDATE_REQ_FLAGS_ERASE_UNUSED_SPACE     0x1UL\n\t#define NVM_INSTALL_UPDATE_REQ_FLAGS_REMOVE_UNUSED_PKG      0x2UL\n\t#define NVM_INSTALL_UPDATE_REQ_FLAGS_ALLOWED_TO_DEFRAG      0x4UL\n\t#define NVM_INSTALL_UPDATE_REQ_FLAGS_VERIFY_ONLY            0x8UL\n\tu8\tunused_0[2];\n};\n\n \nstruct hwrm_nvm_install_update_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le64\tinstalled_items;\n\tu8\tresult;\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_SUCCESS                      0x0UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_FAILURE                      0xffUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_MALLOC_FAILURE               0xfdUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_INDEX_PARAMETER      0xfbUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_TYPE_PARAMETER       0xf3UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_PREREQUISITE         0xf2UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_FILE_HEADER          0xecUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_SIGNATURE            0xebUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_PROP_STREAM          0xeaUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_PROP_LENGTH          0xe9UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_MANIFEST             0xe8UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_TRAILER              0xe7UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_CHECKSUM             0xe6UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_ITEM_CHECKSUM        0xe5UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_DATA_LENGTH          0xe4UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INVALID_DIRECTIVE            0xe1UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_UNSUPPORTED_CHIP_REV         0xceUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_UNSUPPORTED_DEVICE_ID        0xcdUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_UNSUPPORTED_SUBSYS_VENDOR    0xccUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_UNSUPPORTED_SUBSYS_ID        0xcbUL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_UNSUPPORTED_PLATFORM         0xc5UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_DUPLICATE_ITEM               0xc4UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_ZERO_LENGTH_ITEM             0xc3UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INSTALL_CHECKSUM_ERROR       0xb9UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INSTALL_DATA_ERROR           0xb8UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_INSTALL_AUTHENTICATION_ERROR 0xb7UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_ITEM_NOT_FOUND               0xb0UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_ITEM_LOCKED                  0xa7UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESULT_LAST                        NVM_INSTALL_UPDATE_RESP_RESULT_ITEM_LOCKED\n\tu8\tproblem_item;\n\t#define NVM_INSTALL_UPDATE_RESP_PROBLEM_ITEM_NONE    0x0UL\n\t#define NVM_INSTALL_UPDATE_RESP_PROBLEM_ITEM_PACKAGE 0xffUL\n\t#define NVM_INSTALL_UPDATE_RESP_PROBLEM_ITEM_LAST   NVM_INSTALL_UPDATE_RESP_PROBLEM_ITEM_PACKAGE\n\tu8\treset_required;\n\t#define NVM_INSTALL_UPDATE_RESP_RESET_REQUIRED_NONE  0x0UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESET_REQUIRED_PCI   0x1UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESET_REQUIRED_POWER 0x2UL\n\t#define NVM_INSTALL_UPDATE_RESP_RESET_REQUIRED_LAST NVM_INSTALL_UPDATE_RESP_RESET_REQUIRED_POWER\n\tu8\tunused_0[4];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_install_update_cmd_err {\n\tu8\tcode;\n\t#define NVM_INSTALL_UPDATE_CMD_ERR_CODE_UNKNOWN            0x0UL\n\t#define NVM_INSTALL_UPDATE_CMD_ERR_CODE_FRAG_ERR           0x1UL\n\t#define NVM_INSTALL_UPDATE_CMD_ERR_CODE_NO_SPACE           0x2UL\n\t#define NVM_INSTALL_UPDATE_CMD_ERR_CODE_ANTI_ROLLBACK      0x3UL\n\t#define NVM_INSTALL_UPDATE_CMD_ERR_CODE_NO_VOLTREG_SUPPORT 0x4UL\n\t#define NVM_INSTALL_UPDATE_CMD_ERR_CODE_LAST              NVM_INSTALL_UPDATE_CMD_ERR_CODE_NO_VOLTREG_SUPPORT\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_nvm_get_variable_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tdest_data_addr;\n\t__le16\tdata_len;\n\t__le16\toption_num;\n\t#define NVM_GET_VARIABLE_REQ_OPTION_NUM_RSVD_0    0x0UL\n\t#define NVM_GET_VARIABLE_REQ_OPTION_NUM_RSVD_FFFF 0xffffUL\n\t#define NVM_GET_VARIABLE_REQ_OPTION_NUM_LAST     NVM_GET_VARIABLE_REQ_OPTION_NUM_RSVD_FFFF\n\t__le16\tdimensions;\n\t__le16\tindex_0;\n\t__le16\tindex_1;\n\t__le16\tindex_2;\n\t__le16\tindex_3;\n\tu8\tflags;\n\t#define NVM_GET_VARIABLE_REQ_FLAGS_FACTORY_DFLT     0x1UL\n\tu8\tunused_0;\n};\n\n \nstruct hwrm_nvm_get_variable_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\t__le16\tdata_len;\n\t__le16\toption_num;\n\t#define NVM_GET_VARIABLE_RESP_OPTION_NUM_RSVD_0    0x0UL\n\t#define NVM_GET_VARIABLE_RESP_OPTION_NUM_RSVD_FFFF 0xffffUL\n\t#define NVM_GET_VARIABLE_RESP_OPTION_NUM_LAST     NVM_GET_VARIABLE_RESP_OPTION_NUM_RSVD_FFFF\n\tu8\tunused_0[3];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_get_variable_cmd_err {\n\tu8\tcode;\n\t#define NVM_GET_VARIABLE_CMD_ERR_CODE_UNKNOWN       0x0UL\n\t#define NVM_GET_VARIABLE_CMD_ERR_CODE_VAR_NOT_EXIST 0x1UL\n\t#define NVM_GET_VARIABLE_CMD_ERR_CODE_CORRUPT_VAR   0x2UL\n\t#define NVM_GET_VARIABLE_CMD_ERR_CODE_LEN_TOO_SHORT 0x3UL\n\t#define NVM_GET_VARIABLE_CMD_ERR_CODE_LAST         NVM_GET_VARIABLE_CMD_ERR_CODE_LEN_TOO_SHORT\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_nvm_set_variable_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\t__le64\tsrc_data_addr;\n\t__le16\tdata_len;\n\t__le16\toption_num;\n\t#define NVM_SET_VARIABLE_REQ_OPTION_NUM_RSVD_0    0x0UL\n\t#define NVM_SET_VARIABLE_REQ_OPTION_NUM_RSVD_FFFF 0xffffUL\n\t#define NVM_SET_VARIABLE_REQ_OPTION_NUM_LAST     NVM_SET_VARIABLE_REQ_OPTION_NUM_RSVD_FFFF\n\t__le16\tdimensions;\n\t__le16\tindex_0;\n\t__le16\tindex_1;\n\t__le16\tindex_2;\n\t__le16\tindex_3;\n\tu8\tflags;\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_FORCE_FLUSH                0x1UL\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_MASK          0xeUL\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_SFT           1\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_NONE            (0x0UL << 1)\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_HMAC_SHA1       (0x1UL << 1)\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_AES256          (0x2UL << 1)\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_HMAC_SHA1_AUTH  (0x3UL << 1)\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_LAST           NVM_SET_VARIABLE_REQ_FLAGS_ENCRYPT_MODE_HMAC_SHA1_AUTH\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_FLAGS_UNUSED_0_MASK        0x70UL\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_FLAGS_UNUSED_0_SFT         4\n\t#define NVM_SET_VARIABLE_REQ_FLAGS_FACTORY_DEFAULT            0x80UL\n\tu8\tunused_0;\n};\n\n \nstruct hwrm_nvm_set_variable_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_nvm_set_variable_cmd_err {\n\tu8\tcode;\n\t#define NVM_SET_VARIABLE_CMD_ERR_CODE_UNKNOWN       0x0UL\n\t#define NVM_SET_VARIABLE_CMD_ERR_CODE_VAR_NOT_EXIST 0x1UL\n\t#define NVM_SET_VARIABLE_CMD_ERR_CODE_CORRUPT_VAR   0x2UL\n\t#define NVM_SET_VARIABLE_CMD_ERR_CODE_LAST         NVM_SET_VARIABLE_CMD_ERR_CODE_CORRUPT_VAR\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_selftest_qlist_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_selftest_qlist_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tnum_tests;\n\tu8\tavailable_tests;\n\t#define SELFTEST_QLIST_RESP_AVAILABLE_TESTS_NVM_TEST                 0x1UL\n\t#define SELFTEST_QLIST_RESP_AVAILABLE_TESTS_LINK_TEST                0x2UL\n\t#define SELFTEST_QLIST_RESP_AVAILABLE_TESTS_REGISTER_TEST            0x4UL\n\t#define SELFTEST_QLIST_RESP_AVAILABLE_TESTS_MEMORY_TEST              0x8UL\n\t#define SELFTEST_QLIST_RESP_AVAILABLE_TESTS_PCIE_SERDES_TEST         0x10UL\n\t#define SELFTEST_QLIST_RESP_AVAILABLE_TESTS_ETHERNET_SERDES_TEST     0x20UL\n\tu8\toffline_tests;\n\t#define SELFTEST_QLIST_RESP_OFFLINE_TESTS_NVM_TEST                 0x1UL\n\t#define SELFTEST_QLIST_RESP_OFFLINE_TESTS_LINK_TEST                0x2UL\n\t#define SELFTEST_QLIST_RESP_OFFLINE_TESTS_REGISTER_TEST            0x4UL\n\t#define SELFTEST_QLIST_RESP_OFFLINE_TESTS_MEMORY_TEST              0x8UL\n\t#define SELFTEST_QLIST_RESP_OFFLINE_TESTS_PCIE_SERDES_TEST         0x10UL\n\t#define SELFTEST_QLIST_RESP_OFFLINE_TESTS_ETHERNET_SERDES_TEST     0x20UL\n\tu8\tunused_0;\n\t__le16\ttest_timeout;\n\tu8\tunused_1[2];\n\tchar\ttest_name[8][32];\n\tu8\teyescope_target_BER_support;\n\t#define SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_BER_1E8_SUPPORTED  0x0UL\n\t#define SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_BER_1E9_SUPPORTED  0x1UL\n\t#define SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_BER_1E10_SUPPORTED 0x2UL\n\t#define SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_BER_1E11_SUPPORTED 0x3UL\n\t#define SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_BER_1E12_SUPPORTED 0x4UL\n\t#define SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_LAST              SELFTEST_QLIST_RESP_EYESCOPE_TARGET_BER_SUPPORT_BER_1E12_SUPPORTED\n\tu8\tunused_2[6];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_selftest_exec_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n\tu8\tflags;\n\t#define SELFTEST_EXEC_REQ_FLAGS_NVM_TEST                 0x1UL\n\t#define SELFTEST_EXEC_REQ_FLAGS_LINK_TEST                0x2UL\n\t#define SELFTEST_EXEC_REQ_FLAGS_REGISTER_TEST            0x4UL\n\t#define SELFTEST_EXEC_REQ_FLAGS_MEMORY_TEST              0x8UL\n\t#define SELFTEST_EXEC_REQ_FLAGS_PCIE_SERDES_TEST         0x10UL\n\t#define SELFTEST_EXEC_REQ_FLAGS_ETHERNET_SERDES_TEST     0x20UL\n\tu8\tunused_0[7];\n};\n\n \nstruct hwrm_selftest_exec_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\trequested_tests;\n\t#define SELFTEST_EXEC_RESP_REQUESTED_TESTS_NVM_TEST                 0x1UL\n\t#define SELFTEST_EXEC_RESP_REQUESTED_TESTS_LINK_TEST                0x2UL\n\t#define SELFTEST_EXEC_RESP_REQUESTED_TESTS_REGISTER_TEST            0x4UL\n\t#define SELFTEST_EXEC_RESP_REQUESTED_TESTS_MEMORY_TEST              0x8UL\n\t#define SELFTEST_EXEC_RESP_REQUESTED_TESTS_PCIE_SERDES_TEST         0x10UL\n\t#define SELFTEST_EXEC_RESP_REQUESTED_TESTS_ETHERNET_SERDES_TEST     0x20UL\n\tu8\ttest_success;\n\t#define SELFTEST_EXEC_RESP_TEST_SUCCESS_NVM_TEST                 0x1UL\n\t#define SELFTEST_EXEC_RESP_TEST_SUCCESS_LINK_TEST                0x2UL\n\t#define SELFTEST_EXEC_RESP_TEST_SUCCESS_REGISTER_TEST            0x4UL\n\t#define SELFTEST_EXEC_RESP_TEST_SUCCESS_MEMORY_TEST              0x8UL\n\t#define SELFTEST_EXEC_RESP_TEST_SUCCESS_PCIE_SERDES_TEST         0x10UL\n\t#define SELFTEST_EXEC_RESP_TEST_SUCCESS_ETHERNET_SERDES_TEST     0x20UL\n\tu8\tunused_0[5];\n\tu8\tvalid;\n};\n\n \nstruct hwrm_selftest_irq_input {\n\t__le16\treq_type;\n\t__le16\tcmpl_ring;\n\t__le16\tseq_id;\n\t__le16\ttarget_id;\n\t__le64\tresp_addr;\n};\n\n \nstruct hwrm_selftest_irq_output {\n\t__le16\terror_code;\n\t__le16\treq_type;\n\t__le16\tseq_id;\n\t__le16\tresp_len;\n\tu8\tunused_0[7];\n\tu8\tvalid;\n};\n\n \nstruct dbc_dbc {\n\tu32\tindex;\n\t#define DBC_DBC_INDEX_MASK 0xffffffUL\n\t#define DBC_DBC_INDEX_SFT  0\n\t#define DBC_DBC_EPOCH      0x1000000UL\n\t#define DBC_DBC_TOGGLE_MASK 0x6000000UL\n\t#define DBC_DBC_TOGGLE_SFT 25\n\tu32\ttype_path_xid;\n\t#define DBC_DBC_XID_MASK          0xfffffUL\n\t#define DBC_DBC_XID_SFT           0\n\t#define DBC_DBC_PATH_MASK         0x3000000UL\n\t#define DBC_DBC_PATH_SFT          24\n\t#define DBC_DBC_PATH_ROCE           (0x0UL << 24)\n\t#define DBC_DBC_PATH_L2             (0x1UL << 24)\n\t#define DBC_DBC_PATH_ENGINE         (0x2UL << 24)\n\t#define DBC_DBC_PATH_LAST          DBC_DBC_PATH_ENGINE\n\t#define DBC_DBC_VALID             0x4000000UL\n\t#define DBC_DBC_DEBUG_TRACE       0x8000000UL\n\t#define DBC_DBC_TYPE_MASK         0xf0000000UL\n\t#define DBC_DBC_TYPE_SFT          28\n\t#define DBC_DBC_TYPE_SQ             (0x0UL << 28)\n\t#define DBC_DBC_TYPE_RQ             (0x1UL << 28)\n\t#define DBC_DBC_TYPE_SRQ            (0x2UL << 28)\n\t#define DBC_DBC_TYPE_SRQ_ARM        (0x3UL << 28)\n\t#define DBC_DBC_TYPE_CQ             (0x4UL << 28)\n\t#define DBC_DBC_TYPE_CQ_ARMSE       (0x5UL << 28)\n\t#define DBC_DBC_TYPE_CQ_ARMALL      (0x6UL << 28)\n\t#define DBC_DBC_TYPE_CQ_ARMENA      (0x7UL << 28)\n\t#define DBC_DBC_TYPE_SRQ_ARMENA     (0x8UL << 28)\n\t#define DBC_DBC_TYPE_CQ_CUTOFF_ACK  (0x9UL << 28)\n\t#define DBC_DBC_TYPE_NQ             (0xaUL << 28)\n\t#define DBC_DBC_TYPE_NQ_ARM         (0xbUL << 28)\n\t#define DBC_DBC_TYPE_NQ_MASK        (0xeUL << 28)\n\t#define DBC_DBC_TYPE_NULL           (0xfUL << 28)\n\t#define DBC_DBC_TYPE_LAST          DBC_DBC_TYPE_NULL\n};\n\n \nstruct db_push_start {\n\tu64\tdb;\n\t#define DB_PUSH_START_DB_INDEX_MASK     0xffffffUL\n\t#define DB_PUSH_START_DB_INDEX_SFT      0\n\t#define DB_PUSH_START_DB_PI_LO_MASK     0xff000000UL\n\t#define DB_PUSH_START_DB_PI_LO_SFT      24\n\t#define DB_PUSH_START_DB_XID_MASK       0xfffff00000000ULL\n\t#define DB_PUSH_START_DB_XID_SFT        32\n\t#define DB_PUSH_START_DB_PI_HI_MASK     0xf0000000000000ULL\n\t#define DB_PUSH_START_DB_PI_HI_SFT      52\n\t#define DB_PUSH_START_DB_TYPE_MASK      0xf000000000000000ULL\n\t#define DB_PUSH_START_DB_TYPE_SFT       60\n\t#define DB_PUSH_START_DB_TYPE_PUSH_START  (0xcULL << 60)\n\t#define DB_PUSH_START_DB_TYPE_PUSH_END    (0xdULL << 60)\n\t#define DB_PUSH_START_DB_TYPE_LAST       DB_PUSH_START_DB_TYPE_PUSH_END\n};\n\n \nstruct db_push_end {\n\tu64\tdb;\n\t#define DB_PUSH_END_DB_INDEX_MASK      0xffffffUL\n\t#define DB_PUSH_END_DB_INDEX_SFT       0\n\t#define DB_PUSH_END_DB_PI_LO_MASK      0xff000000UL\n\t#define DB_PUSH_END_DB_PI_LO_SFT       24\n\t#define DB_PUSH_END_DB_XID_MASK        0xfffff00000000ULL\n\t#define DB_PUSH_END_DB_XID_SFT         32\n\t#define DB_PUSH_END_DB_PI_HI_MASK      0xf0000000000000ULL\n\t#define DB_PUSH_END_DB_PI_HI_SFT       52\n\t#define DB_PUSH_END_DB_PATH_MASK       0x300000000000000ULL\n\t#define DB_PUSH_END_DB_PATH_SFT        56\n\t#define DB_PUSH_END_DB_PATH_ROCE         (0x0ULL << 56)\n\t#define DB_PUSH_END_DB_PATH_L2           (0x1ULL << 56)\n\t#define DB_PUSH_END_DB_PATH_ENGINE       (0x2ULL << 56)\n\t#define DB_PUSH_END_DB_PATH_LAST        DB_PUSH_END_DB_PATH_ENGINE\n\t#define DB_PUSH_END_DB_DEBUG_TRACE     0x800000000000000ULL\n\t#define DB_PUSH_END_DB_TYPE_MASK       0xf000000000000000ULL\n\t#define DB_PUSH_END_DB_TYPE_SFT        60\n\t#define DB_PUSH_END_DB_TYPE_PUSH_START   (0xcULL << 60)\n\t#define DB_PUSH_END_DB_TYPE_PUSH_END     (0xdULL << 60)\n\t#define DB_PUSH_END_DB_TYPE_LAST        DB_PUSH_END_DB_TYPE_PUSH_END\n};\n\n \nstruct db_push_info {\n\tu32\tpush_size_push_index;\n\t#define DB_PUSH_INFO_PUSH_INDEX_MASK 0xffffffUL\n\t#define DB_PUSH_INFO_PUSH_INDEX_SFT 0\n\t#define DB_PUSH_INFO_PUSH_SIZE_MASK 0x1f000000UL\n\t#define DB_PUSH_INFO_PUSH_SIZE_SFT  24\n\tu32\treserved32;\n};\n\n \nstruct fw_status_reg {\n\tu32\tfw_status;\n\t#define FW_STATUS_REG_CODE_MASK              0xffffUL\n\t#define FW_STATUS_REG_CODE_SFT               0\n\t#define FW_STATUS_REG_CODE_READY               0x8000UL\n\t#define FW_STATUS_REG_CODE_LAST               FW_STATUS_REG_CODE_READY\n\t#define FW_STATUS_REG_IMAGE_DEGRADED         0x10000UL\n\t#define FW_STATUS_REG_RECOVERABLE            0x20000UL\n\t#define FW_STATUS_REG_CRASHDUMP_ONGOING      0x40000UL\n\t#define FW_STATUS_REG_CRASHDUMP_COMPLETE     0x80000UL\n\t#define FW_STATUS_REG_SHUTDOWN               0x100000UL\n\t#define FW_STATUS_REG_CRASHED_NO_MASTER      0x200000UL\n\t#define FW_STATUS_REG_RECOVERING             0x400000UL\n\t#define FW_STATUS_REG_MANU_DEBUG_STATUS      0x800000UL\n};\n\n \nstruct hcomm_status {\n\tu32\tsig_ver;\n\t#define HCOMM_STATUS_VER_MASK      0xffUL\n\t#define HCOMM_STATUS_VER_SFT       0\n\t#define HCOMM_STATUS_VER_LATEST      0x1UL\n\t#define HCOMM_STATUS_VER_LAST       HCOMM_STATUS_VER_LATEST\n\t#define HCOMM_STATUS_SIGNATURE_MASK 0xffffff00UL\n\t#define HCOMM_STATUS_SIGNATURE_SFT 8\n\t#define HCOMM_STATUS_SIGNATURE_VAL   (0x484353UL << 8)\n\t#define HCOMM_STATUS_SIGNATURE_LAST HCOMM_STATUS_SIGNATURE_VAL\n\tu32\tfw_status_loc;\n\t#define HCOMM_STATUS_TRUE_ADDR_SPACE_MASK    0x3UL\n\t#define HCOMM_STATUS_TRUE_ADDR_SPACE_SFT     0\n\t#define HCOMM_STATUS_FW_STATUS_LOC_ADDR_SPACE_PCIE_CFG  0x0UL\n\t#define HCOMM_STATUS_FW_STATUS_LOC_ADDR_SPACE_GRC       0x1UL\n\t#define HCOMM_STATUS_FW_STATUS_LOC_ADDR_SPACE_BAR0      0x2UL\n\t#define HCOMM_STATUS_FW_STATUS_LOC_ADDR_SPACE_BAR1      0x3UL\n\t#define HCOMM_STATUS_FW_STATUS_LOC_ADDR_SPACE_LAST     HCOMM_STATUS_FW_STATUS_LOC_ADDR_SPACE_BAR1\n\t#define HCOMM_STATUS_TRUE_OFFSET_MASK        0xfffffffcUL\n\t#define HCOMM_STATUS_TRUE_OFFSET_SFT         2\n};\n#define HCOMM_STATUS_STRUCT_LOC 0x31001F0UL\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}