{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@348:365@HdlStmProcess", "  .core_ilas_config_valid(core_ilas_config_valid),\n  .core_ilas_config_addr(core_ilas_config_addr),\n  .core_ilas_config_data(core_ilas_config_data)\n);\n\nalways @(posedge s_axi_aclk) begin\n  up_wack <= up_wreq;\n\n  // ILAS memory takes one clock cycle before the data is ready, hence the extra\n  // delay.\n  up_rreq_d1 <= up_rreq;\n  up_rack <= up_rreq_d1;\n  if (up_rreq_d1 == 1'b1) begin\n    up_rdata <= up_rdata_common | up_rdata_sysref | up_rdata_rx;\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[353, "always @(posedge s_axi_aclk) begin\n"], [354, "  up_wack <= up_wreq;\n"], [358, "  up_rreq_d1 <= up_rreq;\n"], [359, "  up_rack <= up_rreq_d1;\n"], [360, "  if (up_rreq_d1 == 1'b1) begin\n"], [361, "    up_rdata <= up_rdata_common | up_rdata_sysref | up_rdata_rx;\n"], [363, "end\n"]], "Add": [[361, "  localparam PCORE_VERSION = 32'h00010761; // 1.07.a\n"], [361, "  localparam PCORE_MAGIC = 32'h32303452; // 204R\n"], [361, "  localparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n"], [361, "  /* Register interface signals */\n"], [361, "  reg [31:0] up_rdata = 'h0;\n"], [361, "  reg up_wack = 1'b0;\n"], [361, "  reg up_rack = 1'b0;\n"], [361, "  reg up_rreq_d1 = 1'b0;\n"], [361, "  wire up_wreq;\n"], [361, "  wire up_rreq;\n"], [361, "  wire [31:0] up_wdata;\n"], [361, "  wire [11:0] up_waddr;\n"], [361, "  wire [11:0] up_raddr;\n"], [361, "  wire [31:0] up_rdata_common;\n"], [361, "  wire [31:0] up_rdata_sysref;\n"], [361, "  wire [31:0] up_rdata_rx;\n"], [361, "  wire [4:0] up_irq_trigger;\n"], [361, "  wire up_cfg_is_writeable;\n"], [361, "  wire up_cfg_sysref_oneshot;\n"], [361, "  wire up_cfg_sysref_disable;\n"], [361, "  wire up_cfg_buffer_early_release;\n"], [361, "  wire [7:0] up_cfg_buffer_delay;\n"], [361, "  wire [7:0] up_cfg_lmfc_offset;\n"], [361, "  wire [7:0] up_cfg_frame_align_err_threshold;\n"], [361, "  wire up_reset;\n"], [361, "  wire up_reset_synchronizer;\n"], [361, "  wire up_event_frame_alignment_error;\n"], [361, "  wire up_event_unexpected_lane_state_error;\n"], [361, "  sync_event #(\n"], [361, "    .NUM_OF_EVENTS (2)\n"], [361, "  ) i_sync_frame_align_err (\n"], [361, "    .in_clk(core_clk),\n"], [361, "    .in_event({core_event_unexpected_lane_state_error,\n"], [361, "               core_event_frame_alignment_error}),\n"], [361, "    .out_clk(s_axi_aclk),\n"], [361, "    .out_event({up_event_unexpected_lane_state_error,\n"], [361, "                up_event_frame_alignment_error}));\n"], [361, "  assign up_irq_trigger = {3'b0,\n"], [361, "                           up_event_unexpected_lane_state_error,\n"], [361, "                           up_event_frame_alignment_error} &\n"], [361, "                          {5{~up_cfg_is_writeable}};\n"], [361, "  up_axi #(\n"], [361, "    .AXI_ADDRESS_WIDTH (14)\n"], [361, "  ) i_up_axi (\n"], [361, "    .up_rstn(~up_reset),\n"], [361, "    .up_clk(s_axi_aclk),\n"], [361, "    .up_axi_awvalid(s_axi_awvalid),\n"], [361, "    .up_axi_awaddr(s_axi_awaddr),\n"], [361, "    .up_axi_awready(s_axi_awready),\n"], [361, "    .up_axi_wvalid(s_axi_wvalid),\n"], [361, "    .up_axi_wdata(s_axi_wdata),\n"], [361, "    .up_axi_wstrb(s_axi_wstrb),\n"], [361, "    .up_axi_wready(s_axi_wready),\n"], [361, "    .up_axi_bvalid(s_axi_bvalid),\n"], [361, "    .up_axi_bresp(s_axi_bresp),\n"], [361, "    .up_axi_bready(s_axi_bready),\n"], [361, "    .up_axi_arvalid(s_axi_arvalid),\n"], [361, "    .up_axi_araddr(s_axi_araddr),\n"], [361, "    .up_axi_arready(s_axi_arready),\n"], [361, "    .up_axi_rvalid(s_axi_rvalid),\n"], [361, "    .up_axi_rresp(s_axi_rresp),\n"], [361, "    .up_axi_rdata(s_axi_rdata),\n"], [361, "    .up_axi_rready(s_axi_rready),\n"], [361, "    .up_wreq(up_wreq),\n"], [361, "    .up_waddr(up_waddr),\n"], [361, "    .up_wdata(up_wdata),\n"], [361, "    .up_wack(up_wack),\n"], [361, "    .up_rreq(up_rreq),\n"], [361, "    .up_raddr(up_raddr),\n"], [361, "    .up_rdata(up_rdata),\n"], [361, "    .up_rack(up_rack));\n"], [361, "  jesd204_up_common #(\n"], [361, "    .PCORE_VERSION(PCORE_VERSION),\n"], [361, "    .PCORE_MAGIC(PCORE_MAGIC),\n"], [361, "    .ID(ID),\n"], [361, "    .NUM_LANES(NUM_LANES),\n"], [361, "    .NUM_LINKS(NUM_LINKS),\n"], [361, "    .NUM_IRQS(5),\n"], [361, "    .EXTRA_CFG_WIDTH(8),\n"], [361, "    .DEV_EXTRA_CFG_WIDTH(19),\n"], [361, "    .ENABLE_LINK_STATS(ENABLE_LINK_STATS)\n"], [361, "  ) i_up_common (\n"], [361, "    .up_clk(s_axi_aclk),\n"], [361, "    .ext_resetn(s_axi_aresetn),\n"], [361, "    .up_reset(up_reset),\n"], [361, "    .up_reset_synchronizer(up_reset_synchronizer),\n"], [361, "    .core_clk(core_clk),\n"], [361, "    .core_reset_ext(core_reset_ext),\n"], [361, "    .core_reset(core_reset),\n"], [361, "    .device_clk(device_clk),\n"], [361, "    .device_reset(device_reset),\n"], [361, "    .up_raddr(up_raddr),\n"], [361, "    .up_rdata(up_rdata_common),\n"], [361, "    .up_wreq(up_wreq),\n"], [361, "    .up_waddr(up_waddr),\n"], [361, "    .up_wdata(up_wdata),\n"], [361, "    .up_cfg_is_writeable(up_cfg_is_writeable),\n"], [361, "    .up_irq_trigger(up_irq_trigger),\n"], [361, "    .irq(irq),\n"], [361, "    .core_cfg_octets_per_multiframe(core_cfg_octets_per_multiframe),\n"], [361, "    .core_cfg_octets_per_frame(core_cfg_octets_per_frame),\n"], [361, "    .core_cfg_lanes_disable(core_cfg_lanes_disable),\n"], [361, "    .core_cfg_links_disable(core_cfg_links_disable),\n"], [361, "    .core_cfg_disable_scrambler(core_cfg_disable_scrambler),\n"], [361, "    .core_cfg_disable_char_replacement(core_cfg_disable_char_replacement),\n"], [361, "    .up_extra_cfg({\n"], [361, "      /* 00-07 */ up_cfg_frame_align_err_threshold\n"], [361, "    }),\n"], [361, "    .core_extra_cfg({\n"], [361, "      /* 00-07 */ core_cfg_frame_align_err_threshold\n"], [361, "    }),\n"], [361, "    .device_cfg_octets_per_multiframe(device_cfg_octets_per_multiframe),\n"], [361, "    .device_cfg_octets_per_frame(device_cfg_octets_per_frame),\n"], [361, "    .device_cfg_beats_per_multiframe(device_cfg_beats_per_multiframe),\n"], [361, "    .up_dev_extra_cfg({\n"], [361, "      /*    18 */ up_cfg_sysref_disable,\n"], [361, "      /*    17 */ up_cfg_sysref_oneshot,\n"], [361, "      /*    16 */ up_cfg_buffer_early_release,\n"], [361, "      /* 15-08 */ up_cfg_buffer_delay,\n"], [361, "      /* 00-07 */ up_cfg_lmfc_offset\n"], [361, "    }),\n"], [361, "    .device_extra_cfg({\n"], [361, "      /*    18 */ device_cfg_sysref_disable,\n"], [361, "      /*    17 */ device_cfg_sysref_oneshot,\n"], [361, "      /*    16 */ device_cfg_buffer_early_release,\n"], [361, "      /* 15-08 */ device_cfg_buffer_delay,\n"], [361, "      /* 00-07 */ device_cfg_lmfc_offset\n"], [361, "    }),\n"], [361, "    .status_synth_params0(status_synth_params0),\n"], [361, "    .status_synth_params1(status_synth_params1),\n"], [361, "    .status_synth_params2(status_synth_params2));\n"], [361, "  jesd204_up_sysref #(\n"], [361, "    .DATA_PATH_WIDTH_LOG2(DATA_PATH_WIDTH_LOG2)\n"], [361, "  ) i_up_sysref (\n"], [361, "    .up_clk(s_axi_aclk),\n"], [361, "    .up_reset(up_reset),\n"], [361, "    .core_clk(core_clk),\n"], [361, "    .device_clk(device_clk),\n"], [361, "    .device_event_sysref_edge(device_event_sysref_edge),\n"], [361, "    .device_event_sysref_alignment_error(device_event_sysref_alignment_error),\n"], [361, "    .up_raddr(up_raddr),\n"], [361, "    .up_rdata(up_rdata_sysref),\n"], [361, "    .up_wreq(up_wreq),\n"], [361, "    .up_waddr(up_waddr),\n"], [361, "    .up_wdata(up_wdata),\n"], [361, "    .up_cfg_is_writeable(up_cfg_is_writeable),\n"], [361, "    .up_cfg_lmfc_offset(up_cfg_lmfc_offset),\n"], [361, "    .up_cfg_sysref_oneshot(up_cfg_sysref_oneshot),\n"], [361, "    .up_cfg_sysref_disable(up_cfg_sysref_disable));\n"], [361, "  jesd204_up_rx #(\n"], [361, "    .NUM_LANES(NUM_LANES),\n"], [361, "    .DATA_PATH_WIDTH(DATA_PATH_WIDTH),\n"], [361, "    .DATA_PATH_WIDTH_LOG2(DATA_PATH_WIDTH_LOG2)\n"], [361, "  ) i_up_rx (\n"], [361, "    .up_clk(s_axi_aclk),\n"], [361, "    .up_reset(up_reset),\n"], [361, "    .up_reset_synchronizer(up_reset_synchronizer),\n"], [361, "    .core_clk(core_clk),\n"], [361, "    .core_reset(core_reset),\n"], [361, "    .up_rreq(up_rreq),\n"], [361, "    .up_raddr(up_raddr),\n"], [361, "    .up_rdata(up_rdata_rx),\n"], [361, "    .up_wreq(up_wreq),\n"], [361, "    .up_waddr(up_waddr),\n"], [361, "    .up_wdata(up_wdata),\n"], [361, "    .up_cfg_is_writeable(up_cfg_is_writeable),\n"], [361, "    .up_cfg_buffer_early_release(up_cfg_buffer_early_release),\n"], [361, "    .up_cfg_buffer_delay(up_cfg_buffer_delay),\n"], [361, "    .up_cfg_frame_align_err_threshold(up_cfg_frame_align_err_threshold),\n"], [361, "    .core_ctrl_err_statistics_reset(core_ctrl_err_statistics_reset),\n"], [361, "    .core_ctrl_err_statistics_mask(core_ctrl_err_statistics_mask),\n"], [361, "    .core_status_ctrl_state(core_status_ctrl_state),\n"], [361, "    .core_status_lane_cgs_state(core_status_lane_cgs_state),\n"], [361, "    .core_status_lane_emb_state(core_status_lane_emb_state),\n"], [361, "    .core_status_lane_ifs_ready(core_status_lane_ifs_ready),\n"], [361, "    .core_status_lane_latency(core_status_lane_latency),\n"], [361, "    .core_status_lane_frame_align_err_cnt(core_status_lane_frame_align_err_cnt),\n"], [361, "    .core_status_err_statistics_cnt(core_status_err_statistics_cnt),\n"], [361, "    .core_ilas_config_valid(core_ilas_config_valid),\n"], [361, "    .core_ilas_config_addr(core_ilas_config_addr),\n"], [361, "    .core_ilas_config_data(core_ilas_config_data));\n"], [361, "  always @(posedge s_axi_aclk) begin\n"], [361, "    up_wack <= up_wreq;\n"], [361, "    up_rreq_d1 <= up_rreq;\n"], [361, "    up_rack <= up_rreq_d1;\n"], [361, "    if (up_rreq_d1 == 1'b1) begin\n"], [361, "      up_rdata <= up_rdata_common | up_rdata_sysref | up_rdata_rx;\n"], [361, "    end\n"]]}}