//-----------------------------------------------
./sim_define.v
//-----------------------------------------------
+incdir+../../verilog
        ../../verilog/mod_bmp.v
        ../../verilog/mod_edge.v
        ../../verilog/mod_mem.v
        ../../verilog/top.v
//-----------------------------------------------
