@article{turing1936a,
  added-at = {2014-03-17T15:41:01.000+0100},
  annote = {Turing's famous demonstration of the formal limits on computation based on a proof that the {\em halting problem} is undecidable.},
  author = {Turing, Alan M.},
  biburl = {https://www.bibsonomy.org/bibtex/2b51d7b5c67fb98e0117bc176ee5fd5cf/fibso},
  interhash = {8ac1f5e961ff74849ab6f0c7348b9c9c},
  intrahash = {b51d7b5c67fb98e0117bc176ee5fd5cf},
  journal = {Proceedings of the London Mathematical Society},
  keywords = {halting},
  number = 42,
  pages = {230--265},
  timestamp = {2014-03-17T15:41:01.000+0100},
  title = {On Computable Numbers, with an Application to the {E}ntscheidungsproblem},
  url = {https://people.math.ethz.ch/~halorenz/4students/Literatur/TuringFullText.pdf},
  volume = 2,
  year = 1936
}


@ARTICLE{vonneuman1945a,
  author={von Neumann, J.},
  journal={IEEE Annals of the History of Computing}, 
  title={First draft of a report on the EDVAC}, 
  year={1993},
  volume={15},
  number={4},
  keywords={Laboratories;History;Forward contracts;Proposals;Mathematics;Physics computing;Engines;Pain;Electrical engineering;Statistics},
  doi={10.1109/85.238389}
}


@book{malvino1983a, place={New York u.a.}, title={Digital computer electronics an introd. to microcomputers Albert Paul Malvino}, publisher={Gregg Division, McGraw-Hill}, author={Malvino, Albert Paul}, year={1983}, pages={173-194}} 

@ARTICLE{10458102,
  author={},
  journal={IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)}, 
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}, 
  year={2024},
  volume={},
  number={},
  pages={1-1354},
  keywords={IEEE Standards;Design automation;Hardware design languages;Formal verification;Computer languages;System analysis and design;assertions;design automation;design verification;hardware description language;HDL;HDVL;IEEE Std 1800™;PLI;programming language interface;SystemVerilog;Verilog®;VPI},
  doi={10.1109/IEEESTD.2024.10458102}}

@ARTICLE{1214355,
  author={Rich, D.I.},
  journal={IEEE Design and Test of Computers}, 
  title={The evolution of systemverilog}, 
  year={2003},
  volume={20},
  number={4},
  pages={82},
  keywords={Hardware design languages;Proposals;Libraries;History;System testing;Automatic testing;Design automation;Standards Working Groups;Analytical models;Delay},
  doi={10.1109/MDT.2003.1214355}}

@misc{dockerVerilator,
  author = {Rufus Spyra},
  title = {Docker image for Verilator compilation},
  year = {2024},
  url = {https://github.com/strau0106/docker-verilator},
  }


@misc{dockerLatex,
  author = {Rufus Spyra},
  title = {Docker image for LaTeX compilation},
  year = {2024},
  url = {https://github.com/strau0106/docker-latex},
}

@article{conventionalcommit, 
  author={},
  url={https://www.conventionalcommits.org/en/v1.0.0/}

} 

@book{hwdesign2005a,
	author = {Catsoulis, John},
	title = {Designing embedded hardware},
	publisher = {O'Reilly,},
	year = {2005},
	edition = {2nd ed.},
  pages={13}
}

@misc{rfc2119,
    series =    {Request for Comments},
    number =    2119,
    howpublished =  {RFC 2119},
    publisher = {RFC Editor},
    doi =       {10.17487/RFC2119},
    url =       {https://www.rfc-editor.org/info/rfc2119},
    author =    {Scott O. Bradner},
    title =     {{Key words for use in RFCs to Indicate Requirement Levels}},
    pagetotal = 3,
    year =      1997,
    month =     mar,
    abstract =  {In many standards track documents several words are used to signify the requirements in the specification. These words are often capitalized. This document defines these words as they should be interpreted in IETF documents. This document specifies an Internet Best Current Practices for the Internet Community, and requests discussion and suggestions for improvements.},
}
@image{fig-vna, 
author={Larry Garfield},
url={https://presentations.garfieldtech.com/slides-fp/sunshinephp-2013/#7},
year={2013}
}

@online{chatgpt, 
author={chatgpt-4o},
url={https://chatgpt.com/chat},
year={2024},
month={October},
day={1}
}

@article{byteVol1977,
  title={Music and Computers},
  journal={Byte Magazine},
  volume={20},
  pages={100},
  year={1995},
  month={September},
  url={https://web.archive.org/web/20080618072507/http://www.byte.com/art/9509/sec7/art15.htm}
}

@online{toolchain,
  author={mortenjc},
  title={Toolchain for Verilog and SystemVerilog},
  year={2021},
  url={https://github.com/mortenjc/systemverilog/tree/main},
  }



@article{chipdesignflow1,
  author = {Deepthi Amuru et al.},
  title = {{AI/ML} Algorithms and Applications in {VLSI} Design and Technology},
  year = {2022},
  month = {2},
  pages = {5},
  url = {https://www.researchgate.net/publication/358764326_AIML_Algorithms_and_Applications_in_VLSI_Design_and_Technology}
}



@misc{beneater,
  author = {Ben Eater},
  title = {Building an 8-bit breadboard computer},
  year = {2015},
  url = {https://eater.net/8bit}
}

@misc{beneaterturing,
  author = {Ben Eater},
  title = {Making a computer Turing complete},
  year = {2018},
  url = {https://www.youtube.com/watch?v=AqNDk_UJW4k}
}

@misc{fig-vna,
  author = {Larry Garfield},
  title = {Presentation on Functional Programming},
  year = {2013},
  url = {https://presentations.garfieldtech.com/slides-fp/sunshinephp-2013/#7}
}

@misc{chipdesignflow2,
  author = {Ambuj Nandanwar},
  title = {An Outline of the Semiconductor Chip Design Flow},
  url = {https://www.design-reuse.com/articles/54033/an-outline-of-the-semiconductor-chip-design-flow.html}
}

@misc{chatgptalu,
  author = {ChatGPT-4},
  title = {Prompt: I am designing a computer architecture in Verilog and am looking for some interesting concepts/ideas/features to implement in the {ALU} of the computer. Give me 10 ideas},
  year = {2024},
  month = jun,
  url = {https://chatgpt.com/chat}
}

@misc{chatgptfig,
  author = {ChatGPT-4},
  title = {Prompt: translate this into a {TikZ} timing table: {<Screenshot of GTKWave>}},
  year = {2024},
  month = oct,
  url = {https://chatgpt.com/chat}
}

@misc{vonneumann1,
  author = {Robert Sheldon},
  title = {Von Neumann bottleneck},
  year = {2024},
  note = {Accessed on 2024-10-16},
  url = {https://www.techtarget.com/whatis/definition/von-Neumann-bottleneck}
}

@misc{vonneumann2,
  author = {Department of IT, Gymnasium Kirchenfeld},
  title = {Computer},
  year  = {2024},
  note = {Retrieved on 2024-10-18},
  url = {https://informatik.mygymer.ch/base/?page=computer/4-architecture/1-von-neumann/},
}

@misc{haltingproblem,
  author    = {Sean M. Elliott and Tom Scott},
  title     = {Are there Problems That Computers Can’t Solve?},
  year      = {2020},
  url       = {https://www.youtube.com/watch?v=eqvBaj8UYz4}
}

@misc{verilogcourse,
  author = {Chipverify},
  year = {2024},
  title = {SystemVerilog Tutorial},
  url = {https://www.chipverify.com/tutorials/systemverilog},
  note = {Retrieved 2024-10-19}
  }

@misc{verilatoroverview,
  author = {Wilson Snyder},
  year = {2024},
  title = {Verilator Overview},
  url = {https://verilator.org/guide/latest/overview.html},
  note = {Retrieved 2024-10-19}
  }
  
@misc{verilogtestbench,
  author = {Srdjan Capkun, Frank K. Gürkaynak},
  year = {2014},
  note = {Retrieved 2024-10-16},
  url = {https://syssec.ethz.ch/content/dam/ethz/special-interest/infk/inst-infsec/system-security-group-dam/education/Digitaltechnik_14/14_Verilog_Testbenches.pdf},
  pages={5-6},
  title= {Using Verilog for Testbenches},
}

@misc{exhaustivetesting,
  author = {sciencedirect},
  year = {2024},
  note = {Retrieved 2024-10-19},
  url = {https://www.sciencedirect.com/topics/computer-science/exhaustive-testing},
  title = {Exhaustive Testing},
}

@misc{directedtesting,
  author = {Chipverify},
  year = {2024},
  title = {Directed Verification},
  url = {https://www.chipverify.com/verification/directed-verification},
  note = {Retrieved 2024-10-19},
}