{
  "Top": "Transposed_FIR_HLS",
  "RtlTop": "Transposed_FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "Transposed_FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Transposed_FIR_HLS",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Transposed_FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Transposed_FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Transposed_FIR_HLS",
    "Revision": "2114350930",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Transposed_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/Transposed_FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_6ns_22_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_6s_22_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_7ns_23_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_7s_23_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_9ns_25_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_9s_25_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_10s_25_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_11ns_27_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_11s_27_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_12ns_28_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_12s_28_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_13ns_29_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_14ns_30_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_mul_16s_15ns_31_1_1.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/Transposed_FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Transposed_FIR_HLS_FIR_filter.v",
      "impl\/verilog\/Transposed_FIR_HLS_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Transposed_FIR_HLS_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_6ns_22_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_6s_22_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_7ns_23_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_7s_23_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_9ns_25_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_9s_25_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_10s_25_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_11ns_27_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_11s_27_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_12ns_28_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_12s_28_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_13ns_29_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_14ns_30_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_mul_16s_15ns_31_1_1.v",
      "impl\/verilog\/Transposed_FIR_HLS_regslice_both.v",
      "impl\/verilog\/Transposed_FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Transposed_FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Transposed_FIR_HLS",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "p_0_FIR_filter_fu_827",
          "BindInstances": "mul_16s_10s_25_1_1_U1 add_ln18_fu_1108_p2 mul_16s_8ns_24_1_1_U2 add_ln21_fu_1142_p2 mul_16s_8ns_24_1_1_U3 add_ln21_1_fu_1172_p2 add_ln21_386_fu_1212_p2 add_ln21_2_fu_1226_p2 mul_16s_8ns_24_1_1_U4 add_ln21_3_fu_1256_p2 mul_16s_8ns_24_1_1_U5 add_ln21_4_fu_1286_p2 add_ln21_387_fu_1314_p2 add_ln21_5_fu_1328_p2 sub_ln21_1_fu_1360_p2 add_ln21_6_fu_1374_p2 add_ln21_388_fu_1402_p2 add_ln21_7_fu_1416_p2 sub_ln21_2_fu_1440_p2 add_ln21_8_fu_1454_p2 sub_ln21_3_fu_1478_p2 add_ln21_9_fu_1488_p2 sub_ln21_4_fu_1504_p2 add_ln21_10_fu_1514_p2 mul_16s_6s_22_1_1_U6 add_ln21_11_fu_1540_p2 sub_ln21_5_fu_1568_p2 add_ln21_12_fu_1578_p2 sub_ln21_6_fu_1598_p2 add_ln21_13_fu_1608_p2 mul_16s_6s_22_1_1_U7 add_ln21_14_fu_1634_p2 sub_ln21_7_fu_1658_p2 add_ln21_15_fu_1668_p2 sub_ln21_8_fu_1694_p2 add_ln21_16_fu_1704_p2 sub_ln21_9_fu_1720_p2 add_ln21_17_fu_1730_p2 add_ln21_18_fu_1746_p2 mul_16s_7ns_23_1_1_U8 add_ln21_19_fu_1772_p2 mul_16s_7ns_23_1_1_U9 add_ln21_20_fu_1798_p2 add_ln21_21_fu_1818_p2 add_ln21_389_fu_1838_p2 add_ln21_22_fu_1848_p2 add_ln21_23_fu_1890_p2 sub_ln21_12_fu_1906_p2 sub_ln21_13_fu_1916_p2 add_ln21_24_fu_1926_p2 mul_16s_7s_23_1_1_U10 add_ln21_25_fu_1952_p2 mul_16s_7s_23_1_1_U11 add_ln21_26_fu_1978_p2 add_ln21_27_fu_1994_p2 sub_ln21_14_fu_2014_p2 add_ln21_28_fu_2024_p2 sub_ln21_15_fu_2040_p2 add_ln21_29_fu_2050_p2 add_ln21_30_fu_2066_p2 mul_16s_6ns_22_1_1_U12 add_ln21_31_fu_2092_p2 add_ln21_32_fu_2108_p2 mul_16s_7ns_23_1_1_U13 add_ln21_33_fu_2134_p2 add_ln21_34_fu_2150_p2 sub_ln21_16_fu_2170_p2 add_ln21_35_fu_2180_p2 add_ln21_36_fu_2196_p2 add_ln21_390_fu_2216_p2 add_ln21_37_fu_2226_p2 add_ln21_38_fu_2242_p2 mul_16s_7s_23_1_1_U14 add_ln21_39_fu_2268_p2 sub_ln21_17_fu_2284_p2 add_ln21_40_fu_2294_p2 sub_ln21_18_fu_2310_p2 sub_ln21_19_fu_2316_p2 add_ln21_41_fu_2326_p2 add_ln21_42_fu_2342_p2 mul_16s_7s_23_1_1_U15 add_ln21_43_fu_2368_p2 add_ln21_44_fu_2384_p2 add_ln21_45_fu_2400_p2 mul_16s_6ns_22_1_1_U16 add_ln21_46_fu_2426_p2 add_ln21_47_fu_2442_p2 add_ln21_48_fu_2458_p2 add_ln21_49_fu_2474_p2 mul_16s_8ns_24_1_1_U17 add_ln21_50_fu_2500_p2 add_ln21_51_fu_2516_p2 sub_ln21_20_fu_2532_p2 add_ln21_52_fu_2542_p2 sub_ln21_fu_2562_p2 add_ln21_53_fu_2580_p2 add_ln21_54_fu_2596_p2 sub_ln21_21_fu_2612_p2 add_ln21_55_fu_2622_p2 sub_ln21_22_fu_2638_p2 add_ln21_56_fu_2648_p2 mul_16s_8s_24_1_1_U18 add_ln21_57_fu_2674_p2 add_ln21_58_fu_2690_p2 mul_16s_7s_23_1_1_U19 add_ln21_59_fu_2716_p2 add_ln21_60_fu_2732_p2 add_ln21_61_fu_2748_p2 mul_16s_7ns_23_1_1_U20 add_ln21_62_fu_2774_p2 mul_16s_8ns_24_1_1_U21 add_ln21_63_fu_2800_p2 mul_16s_8ns_24_1_1_U22 add_ln21_64_fu_2826_p2 sub_ln21_23_fu_2858_p2 add_ln21_65_fu_2868_p2 add_ln21_66_fu_2884_p2 add_ln21_67_fu_2900_p2 add_ln21_68_fu_2916_p2 sub_ln21_24_fu_2932_p2 add_ln21_69_fu_2942_p2 sub_ln21_25_fu_2958_p2 add_ln21_70_fu_2968_p2 mul_16s_8s_24_1_1_U23 add_ln21_71_fu_2994_p2 mul_16s_8s_24_1_1_U24 add_ln21_72_fu_3020_p2 add_ln21_73_fu_3036_p2 mul_16s_8s_24_1_1_U25 add_ln21_74_fu_3062_p2 add_ln21_75_fu_3078_p2 sub_ln21_26_fu_3098_p2 add_ln21_76_fu_3108_p2 add_ln21_391_fu_3124_p2 add_ln21_77_fu_3134_p2 add_ln21_78_fu_3150_p2 mul_16s_8ns_24_1_1_U26 add_ln21_79_fu_3176_p2 sub_ln21_27_fu_3196_p2 add_ln21_80_fu_3206_p2 mul_16s_8ns_24_1_1_U27 add_ln21_81_fu_3232_p2 add_ln21_82_fu_3248_p2 mul_16s_7ns_23_1_1_U28 add_ln21_83_fu_3274_p2 add_ln21_84_fu_3290_p2 add_ln21_85_fu_3306_p2 mul_16s_8s_24_1_1_U29 add_ln21_86_fu_3332_p2 mul_16s_9s_25_1_1_U30 add_ln21_87_fu_3358_p2 sub_ln21_28_fu_3378_p2 sub_ln21_29_fu_3388_p2 add_ln21_88_fu_3398_p2 sub_ln21_30_fu_3418_p2 add_ln21_89_fu_3428_p2 sub_ln21_31_fu_3444_p2 add_ln21_90_fu_3454_p2 mul_16s_7s_23_1_1_U31 add_ln21_91_fu_3480_p2 add_ln21_92_fu_3500_p2 add_ln21_93_fu_3516_p2 add_ln21_94_fu_3532_p2 mul_16s_9ns_25_1_1_U32 add_ln21_95_fu_3558_p2 add_ln21_392_fu_3578_p2 add_ln21_96_fu_3588_p2 mul_16s_9ns_25_1_1_U33 add_ln21_97_fu_3614_p2 add_ln21_98_fu_3630_p2 add_ln21_99_fu_3646_p2 add_ln21_100_fu_3662_p2 mul_16s_8s_24_1_1_U34 add_ln21_101_fu_3688_p2 mul_16s_9s_25_1_1_U35 add_ln21_102_fu_3714_p2 mul_16s_9s_25_1_1_U36 add_ln21_103_fu_3740_p2 mul_16s_9s_25_1_1_U37 add_ln21_104_fu_3766_p2 mul_16s_9s_25_1_1_U38 add_ln21_105_fu_3792_p2 add_ln21_106_fu_3808_p2 add_ln21_107_fu_3824_p2 sub_ln21_32_fu_3840_p2 add_ln21_108_fu_3850_p2 add_ln21_393_fu_3866_p2 add_ln21_109_fu_3876_p2 mul_16s_9ns_25_1_1_U39 add_ln21_110_fu_3902_p2 mul_16s_9ns_25_1_1_U40 add_ln21_111_fu_3928_p2 mul_16s_9ns_25_1_1_U41 add_ln21_112_fu_3954_p2 mul_16s_9ns_25_1_1_U42 add_ln21_113_fu_3980_p2 add_ln21_114_fu_3996_p2 add_ln21_115_fu_4012_p2 mul_16s_8s_24_1_1_U43 add_ln21_116_fu_4038_p2 mul_16s_9s_25_1_1_U44 add_ln21_117_fu_4064_p2 sub_ln21_33_fu_4092_p2 add_ln21_118_fu_4102_p2 mul_16s_9s_25_1_1_U45 add_ln21_119_fu_4128_p2 mul_16s_9s_25_1_1_U46 add_ln21_120_fu_4154_p2 mul_16s_9s_25_1_1_U47 add_ln21_121_fu_4180_p2 mul_16s_8s_24_1_1_U48 add_ln21_122_fu_4206_p2 add_ln21_123_fu_4222_p2 add_ln21_394_fu_4242_p2 add_ln21_124_fu_4252_p2 mul_16s_9ns_25_1_1_U49 add_ln21_125_fu_4278_p2 mul_16s_10ns_26_1_1_U50 add_ln21_126_fu_4304_p2 mul_16s_10ns_26_1_1_U51 add_ln21_127_fu_4330_p2 sub_ln21_34_fu_4346_p2 add_ln21_128_fu_4356_p2 mul_16s_9ns_25_1_1_U52 add_ln21_129_fu_4382_p2 mul_16s_7ns_23_1_1_U53 add_ln21_130_fu_4408_p2 add_ln21_131_fu_4424_p2 add_ln21_132_fu_4440_p2 mul_16s_10s_26_1_1_U54 add_ln21_133_fu_4466_p2 add_ln21_134_fu_4506_p2 add_ln21_135_fu_4522_p2 mul_16s_10s_26_1_1_U55 add_ln21_136_fu_4548_p2 mul_16s_9s_25_1_1_U56 add_ln21_137_fu_4574_p2 add_ln21_138_fu_4590_p2 mul_16s_8ns_24_1_1_U57 add_ln21_139_fu_4616_p2 add_ln21_140_fu_4632_p2 mul_16s_10ns_26_1_1_U58 add_ln21_141_fu_4658_p2 mul_16s_10ns_26_1_1_U59 add_ln21_142_fu_4684_p2 mul_16s_10ns_26_1_1_U60 add_ln21_143_fu_4710_p2 add_ln21_395_fu_4730_p2 add_ln21_144_fu_4740_p2 add_ln21_145_fu_4756_p2 add_ln21_146_fu_4772_p2 add_ln21_147_fu_4788_p2 mul_16s_10s_26_1_1_U61 add_ln21_148_fu_4814_p2 mul_16s_10s_26_1_1_U62 add_ln21_149_fu_4840_p2 mul_16s_10s_26_1_1_U63 add_ln21_150_fu_4866_p2 mul_16s_10s_26_1_1_U64 add_ln21_151_fu_4892_p2 add_ln21_152_fu_4908_p2 add_ln21_153_fu_4924_p2 add_ln21_154_fu_4940_p2 add_ln21_396_fu_4960_p2 add_ln21_155_fu_4970_p2 mul_16s_10ns_26_1_1_U65 add_ln21_156_fu_4996_p2 mul_16s_11ns_27_1_1_U66 add_ln21_157_fu_5022_p2 add_ln21_397_fu_5054_p2 add_ln21_158_fu_5064_p2 sub_ln21_37_fu_5088_p2 add_ln21_159_fu_5098_p2 mul_16s_10ns_26_1_1_U67 add_ln21_160_fu_5124_p2 sub_ln21_38_fu_5140_p2 add_ln21_161_fu_5150_p2 sub_ln21_39_fu_5170_p2 add_ln21_162_fu_5180_p2 mul_16s_10s_26_1_1_U68 add_ln21_163_fu_5206_p2 mul_16s_11s_27_1_1_U69 add_ln21_164_fu_5232_p2 mul_16s_11s_27_1_1_U70 add_ln21_165_fu_5258_p2 mul_16s_11s_27_1_1_U71 add_ln21_166_fu_5284_p2 mul_16s_11s_27_1_1_U72 add_ln21_167_fu_5310_p2 mul_16s_10s_26_1_1_U73 add_ln21_168_fu_5336_p2 add_ln21_169_fu_5352_p2 mul_16s_10ns_26_1_1_U74 add_ln21_170_fu_5378_p2 mul_16s_11ns_27_1_1_U75 add_ln21_171_fu_5404_p2 mul_16s_11ns_27_1_1_U76 add_ln21_172_fu_5430_p2 add_ln21_398_fu_5462_p2 add_ln21_173_fu_5472_p2 mul_16s_12ns_28_1_1_U77 add_ln21_174_fu_5498_p2 mul_16s_11ns_27_1_1_U78 add_ln21_175_fu_5524_p2 mul_16s_10ns_26_1_1_U79 add_ln21_176_fu_5550_p2 sub_ln21_40_fu_5570_p2 add_ln21_177_fu_5580_p2 mul_16s_11s_27_1_1_U80 add_ln21_178_fu_5606_p2 mul_16s_12s_28_1_1_U81 add_ln21_179_fu_5632_p2 mul_16s_12s_28_1_1_U82 add_ln21_180_fu_5658_p2 mul_16s_12s_28_1_1_U83 add_ln21_181_fu_5684_p2 mul_16s_12s_28_1_1_U84 add_ln21_182_fu_5710_p2 mul_16s_12s_28_1_1_U85 add_ln21_183_fu_5736_p2 mul_16s_11s_27_1_1_U86 add_ln21_184_fu_5762_p2 mul_16s_10ns_26_1_1_U87 add_ln21_185_fu_5788_p2 mul_16s_12ns_28_1_1_U88 add_ln21_186_fu_5814_p2 mul_16s_13ns_29_1_1_U89 add_ln21_187_fu_5840_p2 mul_16s_14ns_30_1_1_U90 add_ln21_188_fu_5866_p2 mul_16s_14ns_30_1_1_U91 add_ln21_189_fu_5892_p2 mul_16s_14ns_30_1_1_U92 add_ln21_190_fu_5918_p2 mul_16s_14ns_30_1_1_U93 add_ln21_191_fu_5944_p2 mul_16s_15ns_31_1_1_U94 add_ln21_192_fu_5970_p2 add_ln21_193_fu_5986_p2 add_ln21_194_fu_6002_p2 add_ln21_195_fu_6018_p2 add_ln21_196_fu_6034_p2 add_ln21_197_fu_6050_p2 add_ln21_198_fu_6066_p2 add_ln21_199_fu_6082_p2 add_ln21_200_fu_6098_p2 add_ln21_201_fu_6114_p2 add_ln21_202_fu_6130_p2 add_ln21_203_fu_6146_p2 add_ln21_204_fu_6162_p2 add_ln21_205_fu_6178_p2 add_ln21_206_fu_6194_p2 add_ln21_207_fu_6210_p2 add_ln21_208_fu_6226_p2 add_ln21_209_fu_6242_p2 add_ln21_210_fu_6258_p2 add_ln21_211_fu_6274_p2 add_ln21_212_fu_6290_p2 add_ln21_213_fu_6306_p2 add_ln21_214_fu_6322_p2 add_ln21_215_fu_6338_p2 add_ln21_216_fu_6354_p2 add_ln21_217_fu_6370_p2 add_ln21_218_fu_6386_p2 add_ln21_219_fu_6402_p2 add_ln21_220_fu_6418_p2 add_ln21_221_fu_6434_p2 add_ln21_222_fu_6450_p2 add_ln21_223_fu_6466_p2 add_ln21_224_fu_6482_p2 add_ln21_225_fu_6498_p2 add_ln21_226_fu_6514_p2 add_ln21_227_fu_6530_p2 add_ln21_228_fu_6546_p2 add_ln21_229_fu_6562_p2 add_ln21_230_fu_6578_p2 add_ln21_231_fu_6594_p2 add_ln21_232_fu_6610_p2 add_ln21_233_fu_6626_p2 add_ln21_234_fu_6642_p2 add_ln21_235_fu_6658_p2 add_ln21_236_fu_6674_p2 add_ln21_237_fu_6690_p2 add_ln21_238_fu_6706_p2 add_ln21_239_fu_6722_p2 add_ln21_240_fu_6738_p2 add_ln21_241_fu_6754_p2 add_ln21_242_fu_6770_p2 add_ln21_243_fu_6786_p2 add_ln21_244_fu_6802_p2 add_ln21_245_fu_6818_p2 add_ln21_246_fu_6834_p2 add_ln21_247_fu_6850_p2 add_ln21_248_fu_6866_p2 add_ln21_249_fu_6882_p2 add_ln21_250_fu_6898_p2 add_ln21_251_fu_6914_p2 add_ln21_252_fu_6930_p2 add_ln21_253_fu_6946_p2 add_ln21_254_fu_6962_p2 add_ln21_255_fu_6978_p2 add_ln21_256_fu_6994_p2 add_ln21_257_fu_7010_p2 add_ln21_258_fu_7026_p2 add_ln21_259_fu_7042_p2 add_ln21_260_fu_7058_p2 add_ln21_261_fu_7074_p2 add_ln21_262_fu_7090_p2 add_ln21_263_fu_7106_p2 add_ln21_264_fu_7122_p2 add_ln21_265_fu_7138_p2 add_ln21_266_fu_7154_p2 add_ln21_267_fu_7170_p2 add_ln21_268_fu_7186_p2 add_ln21_269_fu_7202_p2 add_ln21_270_fu_7218_p2 add_ln21_271_fu_7234_p2 add_ln21_272_fu_7250_p2 add_ln21_273_fu_7266_p2 add_ln21_274_fu_7282_p2 add_ln21_275_fu_7298_p2 add_ln21_276_fu_7314_p2 add_ln21_277_fu_7330_p2 add_ln21_278_fu_7346_p2 add_ln21_279_fu_7362_p2 add_ln21_280_fu_7378_p2 add_ln21_281_fu_7394_p2 add_ln21_282_fu_7410_p2 add_ln21_283_fu_7426_p2 add_ln21_284_fu_7442_p2 add_ln21_285_fu_7458_p2 add_ln21_286_fu_7474_p2 add_ln21_287_fu_7490_p2 add_ln21_288_fu_7506_p2 add_ln21_289_fu_7522_p2 add_ln21_290_fu_7538_p2 add_ln21_291_fu_7554_p2 add_ln21_292_fu_7570_p2 add_ln21_293_fu_7586_p2 add_ln21_294_fu_7602_p2 add_ln21_295_fu_7618_p2 add_ln21_296_fu_7634_p2 add_ln21_297_fu_7650_p2 add_ln21_298_fu_7666_p2 add_ln21_299_fu_7682_p2 add_ln21_300_fu_7698_p2 add_ln21_301_fu_7714_p2 add_ln21_302_fu_7730_p2 add_ln21_303_fu_7746_p2 add_ln21_304_fu_7762_p2 add_ln21_305_fu_7778_p2 add_ln21_306_fu_7794_p2 add_ln21_307_fu_7810_p2 add_ln21_308_fu_7826_p2 add_ln21_309_fu_7842_p2 add_ln21_310_fu_7858_p2 add_ln21_311_fu_7874_p2 add_ln21_312_fu_7890_p2 add_ln21_313_fu_7906_p2 add_ln21_314_fu_7922_p2 add_ln21_315_fu_7938_p2 add_ln21_316_fu_7954_p2 add_ln21_317_fu_7970_p2 add_ln21_318_fu_7986_p2 add_ln21_319_fu_8002_p2 add_ln21_320_fu_8018_p2 add_ln21_321_fu_8034_p2 add_ln21_322_fu_8050_p2 add_ln21_323_fu_8066_p2 add_ln21_324_fu_8082_p2 add_ln21_325_fu_8098_p2 add_ln21_326_fu_8114_p2 add_ln21_327_fu_8130_p2 add_ln21_328_fu_8146_p2 add_ln21_329_fu_8162_p2 add_ln21_330_fu_8178_p2 add_ln21_331_fu_8194_p2 add_ln21_332_fu_8210_p2 add_ln21_333_fu_8226_p2 add_ln21_334_fu_8242_p2 add_ln21_335_fu_8258_p2 add_ln21_336_fu_8274_p2 add_ln21_337_fu_8290_p2 add_ln21_338_fu_8306_p2 add_ln21_339_fu_8322_p2 add_ln21_340_fu_8338_p2 add_ln21_341_fu_8354_p2 add_ln21_342_fu_8370_p2 add_ln21_343_fu_8386_p2 add_ln21_344_fu_8402_p2 add_ln21_345_fu_8418_p2 add_ln21_346_fu_8434_p2 add_ln21_347_fu_8450_p2 add_ln21_348_fu_8466_p2 add_ln21_349_fu_8482_p2 add_ln21_350_fu_8498_p2 add_ln21_351_fu_8514_p2 add_ln21_352_fu_8530_p2 add_ln21_353_fu_8546_p2 add_ln21_354_fu_8562_p2 add_ln21_355_fu_8578_p2 add_ln21_356_fu_8594_p2 add_ln21_357_fu_8610_p2 add_ln21_358_fu_8626_p2 add_ln21_359_fu_8642_p2 add_ln21_360_fu_8658_p2 add_ln21_361_fu_8674_p2 add_ln21_362_fu_8690_p2 add_ln21_363_fu_8716_p2 add_ln21_364_fu_8732_p2 add_ln21_365_fu_8748_p2 add_ln21_366_fu_8764_p2 add_ln21_367_fu_8780_p2 add_ln21_368_fu_8796_p2 add_ln21_369_fu_8812_p2 add_ln21_370_fu_8838_p2 add_ln21_371_fu_8854_p2 add_ln21_372_fu_8870_p2 add_ln21_373_fu_8886_p2 add_ln21_374_fu_8902_p2 add_ln21_375_fu_8918_p2 add_ln21_376_fu_8938_p2 add_ln21_377_fu_8958_p2 add_ln21_378_fu_8978_p2 add_ln21_379_fu_8998_p2 add_ln21_380_fu_9014_p2 add_ln21_381_fu_9034_p2 add_ln21_382_fu_9054_p2 add_ln21_383_fu_9070_p2 add_ln21_384_fu_9090_p2 add_ln21_385_fu_9106_p2"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Transposed_FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.396"
        },
        "Area": {
          "DSP": "94",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "12468",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "17133",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Transposed_FIR_HLS": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.928"
        },
        "Area": {
          "DSP": "94",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "12470",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "17169",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 16:10:17 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
