// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "rocjitsu/isa/arch/amdgpu/rdna3/addr_calc.h"
#include "rocjitsu/isa/arch/amdgpu/generated/rdna3/operand_types.h"
#include "rocjitsu/isa/arch/amdgpu/shared/addr_calc_buffer.h"
#include "rocjitsu/isa/arch/amdgpu/shared/addr_calc_scalar.h"
#include "rocjitsu/isa/arch/amdgpu/shared/flat_address.h"
#include "rocjitsu/isa/arch/amdgpu/shared/scalar_operand_read.h"
#include "rocjitsu/vm/amdgpu/compute_unit.h"
#include "rocjitsu/vm/amdgpu/mem_state.h"
#include "rocjitsu/vm/amdgpu/register_access.h"
#include "rocjitsu/vm/amdgpu/wavefront.h"

#include <cassert>
#include <cstdint>
#include <optional>

namespace rocjitsu {
namespace rdna3 {

namespace {

bool has_saddr(uint32_t saddr) {
  // LLVM prints saddr=0x7c as "off" for RDNA3 global/flat memory ops.
  // Keep 0x7f as a no-base sentinel for older generated configs/tests.
  return saddr != 0x7C && saddr != 0x7F;
}

int64_t sign_extend(uint32_t value, uint32_t bits) {
  const uint32_t shift = 32u - bits;
  return static_cast<int64_t>(static_cast<int32_t>(value << shift) >> shift);
}

std::optional<uint32_t> read_smem_offset(uint32_t soffset, amdgpu::Wavefront &wf) {
  if (soffset == OPR_SMEM_OFFSET_NULL || soffset == 0x7F)
    return 0;
  if (soffset == OPR_SMEM_OFFSET_M0)
    return wf.m0();
  return amdgpu::try_read_scalar_selector(wf, soffset);
}

} // namespace

std::optional<uint64_t> smem_calculate_address(const SmemMachineInst &inst, amdgpu::Wavefront &wf,
                                               amdgpu::ScalarMemState *state) {
  const uint32_t sbase_sel = inst.sbase * 2;
  auto base = amdgpu::try_read_scalar_selector64(wf, sbase_sel);
  if (!base)
    return std::nullopt;
  int64_t off = static_cast<int64_t>(static_cast<int32_t>(inst.offset << 11) >> 11);
  auto soffset = read_smem_offset(inst.soffset, wf);
  if (!soffset)
    return std::nullopt;
  off += *soffset;
  // RDNA3 section 8.1.1 permits negative immediates only when the sum is nonnegative.
  if (!amdgpu::addr_calc::smem_is_buffer_load_op(inst.op) && off < 0)
    wf.report_undefined_behavior("negative combined scalar-memory offset");
  if (amdgpu::addr_calc::smem_is_buffer_load_op(inst.op)) {
    return amdgpu::addr_calc::scalar_buffer_address(wf, sbase_sel, *base, off, state);
  }
  return (*base + off) & ~0x3ULL;
}

void flat_calculate_addresses(const FlatMachineInst &inst, amdgpu::Wavefront &wf,
                              amdgpu::VectorMemState &d) {
  auto &cu = wf.cu();
  uint64_t exec = wf.exec();
  d.lane_mask = exec;
  d.exec_mask = exec;
  d.wf_size = wf.wf_size();
  int64_t offset = sign_extend(inst.offset, 13);

  if (inst.seg == 1) {
    amdgpu::RegisterAccess regs(cu);
    uint32_t saddr_val = 0;
    if (has_saddr(inst.saddr)) {
      const uint32_t sb_sel = inst.saddr;
      auto saddr = amdgpu::try_read_scalar_selector(wf, sb_sel);
      if (!saddr) {
        amdgpu::reject_vector_memory_access(d);
        return;
      }
      saddr_val = *saddr;
    }
    uint64_t scratch_base = wf.scratch_base();
    uint32_t lane_stride = wf.scratch_lane_size();
    std::optional<amdgpu::RegisterAccess::VgprReadRegion> vaddr_region;
    if (inst.sve) {
      uint32_t vbase = wf.vgpr_alloc().base + inst.addr;
      vaddr_region.emplace(regs.read_vgpr_region(vbase, 1, exec));
    }
    for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {
      if (!(exec & (1ULL << lane)))
        continue;
      uint32_t vaddr = 0;
      if (inst.sve) {
        vaddr = vaddr_region->lane(0, lane);
      }
      d.per_lane_addr[lane] =
          scratch_base + static_cast<uint64_t>(lane) * lane_stride + vaddr + saddr_val + offset;
    }
    return;
  }

  uint64_t saddr_val = 0;
  amdgpu::RegisterAccess regs(cu);
  if (has_saddr(inst.saddr)) {
    const uint32_t sb_sel = inst.saddr;
    auto saddr = amdgpu::try_read_scalar_selector64(wf, sb_sel);
    if (!saddr) {
      amdgpu::reject_vector_memory_access(d);
      return;
    }
    saddr_val = *saddr;
  }
  uint32_t vbase = wf.vgpr_alloc().base + inst.addr;
  auto vaddr_region = regs.read_vgpr_region(vbase, has_saddr(inst.saddr) ? 1 : 2, exec);
  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {
    if (!(exec & (1ULL << lane)))
      continue;
    uint64_t vaddr;
    if (has_saddr(inst.saddr)) {
      vaddr = vaddr_region.lane(0, lane);
    } else {
      vaddr = vaddr_region.lane64(0, lane);
    }
    uint64_t addr = saddr_val + vaddr + offset;
    if (inst.seg == 0)
      addr =
          amdgpu::translate_flat_address(wf, addr, lane, amdgpu::FlatPrivateLayout::Linear).value;
    d.per_lane_addr[lane] = addr;
  }
}

void mubuf_calculate_addresses(const MubufMachineInst &inst, amdgpu::Wavefront &wf,
                               amdgpu::VectorMemState &d) {
  amdgpu::addr_calc::mubuf_calculate_addresses(inst, wf, d);
}

void mtbuf_calculate_addresses(const MtbufMachineInst &inst, amdgpu::Wavefront &wf,
                               amdgpu::VectorMemState &d) {
  amdgpu::addr_calc::mtbuf_calculate_addresses(inst, wf, d);
}

void ds_calculate_addresses(const DsMachineInst &inst, amdgpu::Wavefront &wf,
                            amdgpu::VectorMemState &d) {
  amdgpu::addr_calc::ds_calculate_addresses(inst, wf, d);
}

} // namespace rdna3
} // namespace rocjitsu
