{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1508878210832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1508878210867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Decay_Delay 10M50DAF484I7G " "Selected device 10M50DAF484I7G for design \"Decay_Delay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508878210968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508878211019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508878211019 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] 96 3125 0 0 " "Implementing clock multiplication of 96, clock division of 3125, and phase shift of 0 degrees (0 ps) for altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1508878211099 ""}  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1508878211099 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1508878211100 ""}  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1508878211100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508878211405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508878211413 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C7G " "Device 10M50DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508878211726 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508878211726 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508878211747 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1508878211748 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1508878211748 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1508878211748 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1508878211748 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508878211749 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508878211749 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508878211754 ""}
{ "Info" "IFSAC_FSAC_CLKBUFS_ARE_MERGED" "" "Merged following Clock Control Blocks" { { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_main:string3\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_main:string3\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1508878211803 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_main:string2\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_main:string2\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4550 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1508878211803 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_main:string5\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_main:string5\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3331 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1508878211803 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_main:string4\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_main:string4\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3738 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1508878211803 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_main:string7\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string0\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_main:string7\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string0\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2509 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1508878211803 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_delay:effect\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_delay:effect\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1508878211803 ""}  } {  } 0 176449 "Merged following Clock Control Blocks" 0 0 "Fitter" 0 -1 1508878211803 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1508878212528 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1508878214445 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1508878214445 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1508878214445 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508878214479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 9 ADC_CLK_10 port " "Ignored filter at adc_mic_lcd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508878214479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508878214480 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508878214480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 12 MAX10_CLK3_50 port " "Ignored filter at adc_mic_lcd.sdc(12): MAX10_CLK3_50 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508878214480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508878214480 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508878214480 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1508878214482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 96 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 96 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1508878214482 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1508878214482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1508878214482 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508878214483 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508878214553 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508878214562 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508878214565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div2 " "Node: multi_clk_div:div\|div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register midi_adc_input:solo_1\|input_adc_read\[2\] multi_clk_div:div\|div2 " "Register midi_adc_input:solo_1\|input_adc_read\[2\] is being clocked by multi_clk_div:div\|div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1508878214601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1508878214601 "|KP_top|multi_clk_div:div|div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div4 " "Node: multi_clk_div:div\|div4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mainfilter:lpf_mix1\|regq\[23\] multi_clk_div:div\|div4 " "Register mainfilter:lpf_mix1\|regq\[23\] is being clocked by multi_clk_div:div\|div4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1508878214601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1508878214601 "|KP_top|multi_clk_div:div|div4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div8 " "Node: multi_clk_div:div\|div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_delay:effect\|mainfilter:filt0\|regq\[0\] multi_clk_div:div\|div8 " "Register KP_delay:effect\|mainfilter:filt0\|regq\[0\] is being clocked by multi_clk_div:div\|div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1508878214601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1508878214601 "|KP_top|multi_clk_div:div|div8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div16 " "Node: multi_clk_div:div\|div16 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string7\|kpfilter:filt0\|regq\[0\] multi_clk_div:div\|div16 " "Register KP_main:string7\|kpfilter:filt0\|regq\[0\] is being clocked by multi_clk_div:div\|div16" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1508878214601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1508878214601 "|KP_top|multi_clk_div:div|div16"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508878214605 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508878214605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1508878214686 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1508878214701 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508878214701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508878214701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508878214701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 651.041 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 651.041 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508878214701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508878214701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508878214701 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1508878214701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Promoted node altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G14 " "Automatically promoted clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G14" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215518 ""}  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215518 ""}  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY_n " "Destination node RESET_DELAY_n" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508878215519 ""}  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 22927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "midi_adc_input:solo_1\|clock_out  " "Promoted node midi_adc_input:solo_1\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string8\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string8\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215519 ""}  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|div4  " "Promoted node multi_clk_div:div\|div4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|div4~0 " "Destination node multi_clk_div:div\|div4~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 8097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|clock_out~2 " "Destination node midi_adc_input:solo_1\|clock_out~2" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508878215519 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|div8  " "Promoted node multi_clk_div:div\|div8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|clock_out~3 " "Destination node midi_adc_input:solo_1\|clock_out~3" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|div8~0 " "Destination node multi_clk_div:div\|div8~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508878215519 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|div16  " "Promoted node multi_clk_div:div\|div16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string0\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string0\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|clock_out~4 " "Destination node midi_adc_input:solo_1\|clock_out~4" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|div16~0 " "Destination node multi_clk_div:div\|div16~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508878215520 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|div2  " "Automatically promoted node multi_clk_div:div\|div2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|input_adc_read\[2\] " "Destination node midi_adc_input:solo_1\|input_adc_read\[2\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|input_adc_read\[3\] " "Destination node midi_adc_input:solo_1\|input_adc_read\[3\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|input_adc_read\[4\] " "Destination node midi_adc_input:solo_1\|input_adc_read\[4\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|input_adc_read\[5\] " "Destination node midi_adc_input:solo_1\|input_adc_read\[5\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|input_adc_read\[6\] " "Destination node midi_adc_input:solo_1\|input_adc_read\[6\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|div2~0 " "Destination node multi_clk_div:div\|div2~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 7532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|clock_out~1 " "Destination node midi_adc_input:solo_1\|clock_out~1" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508878215520 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY_n  " "Automatically promoted node RESET_DELAY_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|hex0\[4\] " "Destination node midi_adc_input:solo_1\|hex0\[4\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainfilter:lpf_mix1\|del\[3\]\[7\] " "Destination node mainfilter:lpf_mix1\|del\[3\]\[7\]" {  } { { "V/mainfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/mainfilter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[14\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[14\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[13\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[13\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[12\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[12\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[11\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[11\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[10\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[10\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[9\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[9\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[8\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[8\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string6\|kpfilter:filt0\|del\[0\]\[7\] " "Destination node KP_main:string6\|kpfilter:filt0\|del\[0\]\[7\]" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508878215521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1508878215521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508878215521 ""}  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508878215521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508878216899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508878216910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508878216911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508878216928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508878216951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508878216973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508878217311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 Embedded multiplier block " "Packed 240 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1508878217323 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "208 " "Created 208 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1508878217323 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508878217323 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 58 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 466 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1508878217540 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_BCLK " "Node \"AUDIO_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_DIN_MFP1 " "Node \"AUDIO_DIN_MFP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_DIN_MFP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_DOUT_MFP2 " "Node \"AUDIO_DOUT_MFP2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_DOUT_MFP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_GPIO_MFP5 " "Node \"AUDIO_GPIO_MFP5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_MCLK " "Node \"AUDIO_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_MISO_MFP4 " "Node \"AUDIO_MISO_MFP4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_MISO_MFP4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_RESET_n " "Node \"AUDIO_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SCLK_MFP3 " "Node \"AUDIO_SCLK_MFP3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SCLK_MFP3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SCL_SS_n " "Node \"AUDIO_SCL_SS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SCL_SS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SDA_MOSI " "Node \"AUDIO_SDA_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SPI_SELECT " "Node \"AUDIO_SPI_SELECT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SPI_SELECT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_WCLK " "Node \"AUDIO_WCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK3_50 " "Node \"MAX10_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_BL_ON_n " "Node \"MTL2_BL_ON_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_BL_ON_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[0\] " "Node \"MTL2_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[1\] " "Node \"MTL2_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[2\] " "Node \"MTL2_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[3\] " "Node \"MTL2_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[4\] " "Node \"MTL2_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[5\] " "Node \"MTL2_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[6\] " "Node \"MTL2_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[7\] " "Node \"MTL2_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_DCLK " "Node \"MTL2_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[0\] " "Node \"MTL2_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[1\] " "Node \"MTL2_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[2\] " "Node \"MTL2_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[3\] " "Node \"MTL2_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[4\] " "Node \"MTL2_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[5\] " "Node \"MTL2_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[6\] " "Node \"MTL2_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[7\] " "Node \"MTL2_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_HSD " "Node \"MTL2_HSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_HSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SCL " "Node \"MTL2_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SDA " "Node \"MTL2_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_INT " "Node \"MTL2_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[0\] " "Node \"MTL2_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[1\] " "Node \"MTL2_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[2\] " "Node \"MTL2_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[3\] " "Node \"MTL2_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[4\] " "Node \"MTL2_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[5\] " "Node \"MTL2_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[6\] " "Node \"MTL2_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[7\] " "Node \"MTL2_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_VSD " "Node \"MTL2_VSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_VSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508878218288 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1508878218288 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508878218291 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1508878218311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508878220798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508878222521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508878222639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508878235026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508878235027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508878236952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508878244151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508878244151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1508878251539 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508878251539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508878251543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.40 " "Total time spent on timing analysis during the Fitter is 4.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508878252000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508878252105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508878256455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508878256460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508878261274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508878263717 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508878265014 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3 V Schmitt Trigger AA17 " "Pin GPIO\[1\] uses I/O standard 3.3 V Schmitt Trigger at AA17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3 V Schmitt Trigger Y17 " "Pin GPIO\[0\] uses I/O standard 3.3 V Schmitt Trigger at Y17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3 V Schmitt Trigger W16 " "Pin GPIO\[7\] uses I/O standard 3.3 V Schmitt Trigger at W16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3 V Schmitt Trigger AA16 " "Pin GPIO\[5\] uses I/O standard 3.3 V Schmitt Trigger at AA16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3 V Schmitt Trigger Y16 " "Pin GPIO\[6\] uses I/O standard 3.3 V Schmitt Trigger at Y16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3 V Schmitt Trigger W15 " "Pin GPIO\[3\] uses I/O standard 3.3 V Schmitt Trigger at W15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3 V Schmitt Trigger AB16 " "Pin GPIO\[4\] uses I/O standard 3.3 V Schmitt Trigger at AB16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3 V Schmitt Trigger V16 " "Pin GPIO\[2\] uses I/O standard 3.3 V Schmitt Trigger at V16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508878265360 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1508878265360 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[3\] " "Pin LEDR\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265361 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[5\] " "Pin LEDR\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265361 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[6\] " "Pin LEDR\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265361 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[8\] " "Pin LEDR\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265361 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[9\] " "Pin LEDR\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265361 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[0\] " "Pin HEX0\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[2\] " "Pin HEX0\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[4\] " "Pin HEX0\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[5\] " "Pin HEX0\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX1\[6\] " "Pin HEX1\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DAC_SCLK " "Pin DAC_SCLK is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_SCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SCLK" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DAC_SYNC_n " "Pin DAC_SYNC_n is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_SYNC_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SYNC_n" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently enabled " "Pin DAC_DATA has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508878265362 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1508878265362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.fit.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508878265888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1684 " "Peak virtual memory: 1684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508878267823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 22:51:07 2017 " "Processing ended: Tue Oct 24 22:51:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508878267823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508878267823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508878267823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508878267823 ""}
