// Seed: 358237398
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output tri1 id_2,
    output tri id_3,
    input tri id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri1 id_12,
    output supply0 id_13
);
  logic [1 'b0 : 1] id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
