
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f10  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  08009168  08009168  0000a168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098e4  080098e4  0000b02c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080098e4  080098e4  0000a8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098ec  080098ec  0000b02c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098ec  080098ec  0000a8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098f0  080098f0  0000a8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  080098f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062e0  20000030  08009920  0000b030  2**4
                  ALLOC
 10 ._user_heap_stack 00000600  20006310  08009920  0000b310  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b02c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e23  00000000  00000000  0000b062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000303d  00000000  00000000  0001ee85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00021ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f4  00000000  00000000  00022bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020d32  00000000  00000000  000235c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a4b  00000000  00000000  000442f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2f2e  00000000  00000000  00056d41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119c6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033e8  00000000  00000000  00119cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0011d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	08009150 	.word	0x08009150

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	08009150 	.word	0x08009150

08000298 <strcmp>:
 8000298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800029c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a0:	2a01      	cmp	r2, #1
 80002a2:	bf28      	it	cs
 80002a4:	429a      	cmpcs	r2, r3
 80002a6:	d0f7      	beq.n	8000298 <strcmp>
 80002a8:	1ad0      	subs	r0, r2, r3
 80002aa:	4770      	bx	lr

080002ac <strlen>:
 80002ac:	4603      	mov	r3, r0
 80002ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d1fb      	bne.n	80002ae <strlen+0x2>
 80002b6:	1a18      	subs	r0, r3, r0
 80002b8:	3801      	subs	r0, #1
 80002ba:	4770      	bx	lr

080002bc <__aeabi_uldivmod>:
 80002bc:	b953      	cbnz	r3, 80002d4 <__aeabi_uldivmod+0x18>
 80002be:	b94a      	cbnz	r2, 80002d4 <__aeabi_uldivmod+0x18>
 80002c0:	2900      	cmp	r1, #0
 80002c2:	bf08      	it	eq
 80002c4:	2800      	cmpeq	r0, #0
 80002c6:	bf1c      	itt	ne
 80002c8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002cc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d0:	f000 b9b0 	b.w	8000634 <__aeabi_idiv0>
 80002d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002dc:	f000 f806 	bl	80002ec <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4770      	bx	lr

080002ec <__udivmoddi4>:
 80002ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002f0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002f2:	4688      	mov	r8, r1
 80002f4:	4604      	mov	r4, r0
 80002f6:	468e      	mov	lr, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14a      	bne.n	8000392 <__udivmoddi4+0xa6>
 80002fc:	428a      	cmp	r2, r1
 80002fe:	4617      	mov	r7, r2
 8000300:	d95f      	bls.n	80003c2 <__udivmoddi4+0xd6>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	b14e      	cbz	r6, 800031c <__udivmoddi4+0x30>
 8000308:	f1c6 0320 	rsb	r3, r6, #32
 800030c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000310:	40b7      	lsls	r7, r6
 8000312:	40b4      	lsls	r4, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	ea43 0e0e 	orr.w	lr, r3, lr
 800031c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000320:	fa1f fc87 	uxth.w	ip, r7
 8000324:	0c23      	lsrs	r3, r4, #16
 8000326:	fbbe f1f8 	udiv	r1, lr, r8
 800032a:	fb08 ee11 	mls	lr, r8, r1, lr
 800032e:	fb01 f20c 	mul.w	r2, r1, ip
 8000332:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x5e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x5c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 8154 	bhi.w	80005f0 <__udivmoddi4+0x304>
 8000348:	4601      	mov	r1, r0
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000352:	fb08 3310 	mls	r3, r8, r0, r3
 8000356:	fb00 fc0c 	mul.w	ip, r0, ip
 800035a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800035e:	4594      	cmp	ip, r2
 8000360:	d90b      	bls.n	800037a <__udivmoddi4+0x8e>
 8000362:	18ba      	adds	r2, r7, r2
 8000364:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000368:	bf2c      	ite	cs
 800036a:	2401      	movcs	r4, #1
 800036c:	2400      	movcc	r4, #0
 800036e:	4594      	cmp	ip, r2
 8000370:	d902      	bls.n	8000378 <__udivmoddi4+0x8c>
 8000372:	2c00      	cmp	r4, #0
 8000374:	f000 813f 	beq.w	80005f6 <__udivmoddi4+0x30a>
 8000378:	4618      	mov	r0, r3
 800037a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800037e:	eba2 020c 	sub.w	r2, r2, ip
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa2>
 8000386:	40f2      	lsrs	r2, r6
 8000388:	2300      	movs	r3, #0
 800038a:	e9c5 2300 	strd	r2, r3, [r5]
 800038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xb6>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb0>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa2>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d14e      	bne.n	8000448 <__udivmoddi4+0x15c>
 80003aa:	4543      	cmp	r3, r8
 80003ac:	f0c0 8112 	bcc.w	80005d4 <__udivmoddi4+0x2e8>
 80003b0:	4282      	cmp	r2, r0
 80003b2:	f240 810f 	bls.w	80005d4 <__udivmoddi4+0x2e8>
 80003b6:	4608      	mov	r0, r1
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d0e8      	beq.n	800038e <__udivmoddi4+0xa2>
 80003bc:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c0:	e7e5      	b.n	800038e <__udivmoddi4+0xa2>
 80003c2:	2a00      	cmp	r2, #0
 80003c4:	f000 80ac 	beq.w	8000520 <__udivmoddi4+0x234>
 80003c8:	fab2 f682 	clz	r6, r2
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	f040 80bb 	bne.w	8000548 <__udivmoddi4+0x25c>
 80003d2:	1a8b      	subs	r3, r1, r2
 80003d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003d8:	b2bc      	uxth	r4, r7
 80003da:	2101      	movs	r1, #1
 80003dc:	0c02      	lsrs	r2, r0, #16
 80003de:	b280      	uxth	r0, r0
 80003e0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003ec:	fb04 f20c 	mul.w	r2, r4, ip
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d90e      	bls.n	8000412 <__udivmoddi4+0x126>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	f04f 0901 	movcs.w	r9, #1
 8000400:	f04f 0900 	movcc.w	r9, #0
 8000404:	429a      	cmp	r2, r3
 8000406:	d903      	bls.n	8000410 <__udivmoddi4+0x124>
 8000408:	f1b9 0f00 	cmp.w	r9, #0
 800040c:	f000 80ec 	beq.w	80005e8 <__udivmoddi4+0x2fc>
 8000410:	46c4      	mov	ip, r8
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	fbb3 f8fe 	udiv	r8, r3, lr
 8000418:	fb0e 3318 	mls	r3, lr, r8, r3
 800041c:	fb04 f408 	mul.w	r4, r4, r8
 8000420:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000424:	4294      	cmp	r4, r2
 8000426:	d90b      	bls.n	8000440 <__udivmoddi4+0x154>
 8000428:	18ba      	adds	r2, r7, r2
 800042a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800042e:	bf2c      	ite	cs
 8000430:	2001      	movcs	r0, #1
 8000432:	2000      	movcc	r0, #0
 8000434:	4294      	cmp	r4, r2
 8000436:	d902      	bls.n	800043e <__udivmoddi4+0x152>
 8000438:	2800      	cmp	r0, #0
 800043a:	f000 80d1 	beq.w	80005e0 <__udivmoddi4+0x2f4>
 800043e:	4698      	mov	r8, r3
 8000440:	1b12      	subs	r2, r2, r4
 8000442:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000446:	e79d      	b.n	8000384 <__udivmoddi4+0x98>
 8000448:	f1c1 0620 	rsb	r6, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa08 f401 	lsl.w	r4, r8, r1
 8000452:	fa00 f901 	lsl.w	r9, r0, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	fa28 f806 	lsr.w	r8, r8, r6
 800045e:	408a      	lsls	r2, r1
 8000460:	431f      	orrs	r7, r3
 8000462:	fa20 f306 	lsr.w	r3, r0, r6
 8000466:	0c38      	lsrs	r0, r7, #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa1f fc87 	uxth.w	ip, r7
 800046e:	0c1c      	lsrs	r4, r3, #16
 8000470:	fbb8 fef0 	udiv	lr, r8, r0
 8000474:	fb00 881e 	mls	r8, r0, lr, r8
 8000478:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800047c:	fb0e f80c 	mul.w	r8, lr, ip
 8000480:	45a0      	cmp	r8, r4
 8000482:	d90e      	bls.n	80004a2 <__udivmoddi4+0x1b6>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800048a:	bf2c      	ite	cs
 800048c:	f04f 0b01 	movcs.w	fp, #1
 8000490:	f04f 0b00 	movcc.w	fp, #0
 8000494:	45a0      	cmp	r8, r4
 8000496:	d903      	bls.n	80004a0 <__udivmoddi4+0x1b4>
 8000498:	f1bb 0f00 	cmp.w	fp, #0
 800049c:	f000 80b8 	beq.w	8000610 <__udivmoddi4+0x324>
 80004a0:	46d6      	mov	lr, sl
 80004a2:	eba4 0408 	sub.w	r4, r4, r8
 80004a6:	fa1f f883 	uxth.w	r8, r3
 80004aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ae:	fb00 4413 	mls	r4, r0, r3, r4
 80004b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d90e      	bls.n	80004dc <__udivmoddi4+0x1f0>
 80004be:	193c      	adds	r4, r7, r4
 80004c0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004c4:	bf2c      	ite	cs
 80004c6:	f04f 0801 	movcs.w	r8, #1
 80004ca:	f04f 0800 	movcc.w	r8, #0
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d903      	bls.n	80004da <__udivmoddi4+0x1ee>
 80004d2:	f1b8 0f00 	cmp.w	r8, #0
 80004d6:	f000 809f 	beq.w	8000618 <__udivmoddi4+0x32c>
 80004da:	4603      	mov	r3, r0
 80004dc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e0:	eba4 040c 	sub.w	r4, r4, ip
 80004e4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e8:	4564      	cmp	r4, ip
 80004ea:	4673      	mov	r3, lr
 80004ec:	46e0      	mov	r8, ip
 80004ee:	d302      	bcc.n	80004f6 <__udivmoddi4+0x20a>
 80004f0:	d107      	bne.n	8000502 <__udivmoddi4+0x216>
 80004f2:	45f1      	cmp	r9, lr
 80004f4:	d205      	bcs.n	8000502 <__udivmoddi4+0x216>
 80004f6:	ebbe 0302 	subs.w	r3, lr, r2
 80004fa:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004fe:	3801      	subs	r0, #1
 8000500:	46e0      	mov	r8, ip
 8000502:	b15d      	cbz	r5, 800051c <__udivmoddi4+0x230>
 8000504:	ebb9 0203 	subs.w	r2, r9, r3
 8000508:	eb64 0408 	sbc.w	r4, r4, r8
 800050c:	fa04 f606 	lsl.w	r6, r4, r6
 8000510:	fa22 f301 	lsr.w	r3, r2, r1
 8000514:	40cc      	lsrs	r4, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	e9c5 6400 	strd	r6, r4, [r5]
 800051c:	2100      	movs	r1, #0
 800051e:	e736      	b.n	800038e <__udivmoddi4+0xa2>
 8000520:	fbb1 fcf2 	udiv	ip, r1, r2
 8000524:	0c01      	lsrs	r1, r0, #16
 8000526:	4614      	mov	r4, r2
 8000528:	b280      	uxth	r0, r0
 800052a:	4696      	mov	lr, r2
 800052c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000530:	2620      	movs	r6, #32
 8000532:	4690      	mov	r8, r2
 8000534:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000538:	4610      	mov	r0, r2
 800053a:	fbb1 f1f2 	udiv	r1, r1, r2
 800053e:	eba3 0308 	sub.w	r3, r3, r8
 8000542:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000546:	e74b      	b.n	80003e0 <__udivmoddi4+0xf4>
 8000548:	40b7      	lsls	r7, r6
 800054a:	f1c6 0320 	rsb	r3, r6, #32
 800054e:	fa01 f206 	lsl.w	r2, r1, r6
 8000552:	fa21 f803 	lsr.w	r8, r1, r3
 8000556:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800055a:	fa20 f303 	lsr.w	r3, r0, r3
 800055e:	b2bc      	uxth	r4, r7
 8000560:	40b0      	lsls	r0, r6
 8000562:	4313      	orrs	r3, r2
 8000564:	0c02      	lsrs	r2, r0, #16
 8000566:	0c19      	lsrs	r1, r3, #16
 8000568:	b280      	uxth	r0, r0
 800056a:	fbb8 f9fe 	udiv	r9, r8, lr
 800056e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000572:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	4588      	cmp	r8, r1
 800057c:	d951      	bls.n	8000622 <__udivmoddi4+0x336>
 800057e:	1879      	adds	r1, r7, r1
 8000580:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4588      	cmp	r8, r1
 8000590:	d902      	bls.n	8000598 <__udivmoddi4+0x2ac>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d031      	beq.n	80005fc <__udivmoddi4+0x310>
 8000598:	eba1 0108 	sub.w	r1, r1, r8
 800059c:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a0:	fb09 f804 	mul.w	r8, r9, r4
 80005a4:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005ae:	4543      	cmp	r3, r8
 80005b0:	d235      	bcs.n	800061e <__udivmoddi4+0x332>
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b8:	bf2c      	ite	cs
 80005ba:	f04f 0a01 	movcs.w	sl, #1
 80005be:	f04f 0a00 	movcc.w	sl, #0
 80005c2:	4543      	cmp	r3, r8
 80005c4:	d2bb      	bcs.n	800053e <__udivmoddi4+0x252>
 80005c6:	f1ba 0f00 	cmp.w	sl, #0
 80005ca:	d1b8      	bne.n	800053e <__udivmoddi4+0x252>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e7b4      	b.n	800053e <__udivmoddi4+0x252>
 80005d4:	1a84      	subs	r4, r0, r2
 80005d6:	eb68 0203 	sbc.w	r2, r8, r3
 80005da:	2001      	movs	r0, #1
 80005dc:	4696      	mov	lr, r2
 80005de:	e6eb      	b.n	80003b8 <__udivmoddi4+0xcc>
 80005e0:	443a      	add	r2, r7
 80005e2:	f1a8 0802 	sub.w	r8, r8, #2
 80005e6:	e72b      	b.n	8000440 <__udivmoddi4+0x154>
 80005e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005ec:	443b      	add	r3, r7
 80005ee:	e710      	b.n	8000412 <__udivmoddi4+0x126>
 80005f0:	3902      	subs	r1, #2
 80005f2:	443b      	add	r3, r7
 80005f4:	e6a9      	b.n	800034a <__udivmoddi4+0x5e>
 80005f6:	443a      	add	r2, r7
 80005f8:	3802      	subs	r0, #2
 80005fa:	e6be      	b.n	800037a <__udivmoddi4+0x8e>
 80005fc:	eba7 0808 	sub.w	r8, r7, r8
 8000600:	f1a9 0c02 	sub.w	ip, r9, #2
 8000604:	4441      	add	r1, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c9      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000610:	f1ae 0e02 	sub.w	lr, lr, #2
 8000614:	443c      	add	r4, r7
 8000616:	e744      	b.n	80004a2 <__udivmoddi4+0x1b6>
 8000618:	3b02      	subs	r3, #2
 800061a:	443c      	add	r4, r7
 800061c:	e75e      	b.n	80004dc <__udivmoddi4+0x1f0>
 800061e:	4649      	mov	r1, r9
 8000620:	e78d      	b.n	800053e <__udivmoddi4+0x252>
 8000622:	eba1 0108 	sub.w	r1, r1, r8
 8000626:	46cc      	mov	ip, r9
 8000628:	fbb1 f9fe 	udiv	r9, r1, lr
 800062c:	fb09 f804 	mul.w	r8, r9, r4
 8000630:	e7b8      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000632:	bf00      	nop

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_GPDMA1_Init+0x4c>)
 8000640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000644:	4a0f      	ldr	r2, [pc, #60]	@ (8000684 <MX_GPDMA1_Init+0x4c>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800064e:	4b0d      	ldr	r3, [pc, #52]	@ (8000684 <MX_GPDMA1_Init+0x4c>)
 8000650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000654:	f003 0301 	and.w	r3, r3, #1
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	201b      	movs	r0, #27
 8000662:	f000 fe3d 	bl	80012e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8000666:	201b      	movs	r0, #27
 8000668:	f000 fe54 	bl	8001314 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 800066c:	2200      	movs	r2, #0
 800066e:	2100      	movs	r1, #0
 8000670:	201c      	movs	r0, #28
 8000672:	f000 fe35 	bl	80012e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8000676:	201c      	movs	r0, #28
 8000678:	f000 fe4c 	bl	8001314 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	44020c00 	.word	0x44020c00

08000688 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <MX_GPIO_Init+0x50>)
 8000690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000694:	4a10      	ldr	r2, [pc, #64]	@ (80006d8 <MX_GPIO_Init+0x50>)
 8000696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800069e:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ac:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b2:	4a09      	ldr	r2, [pc, #36]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006bc:	4b06      	ldr	r3, [pc, #24]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]

}
 80006ca:	bf00      	nop
 80006cc:	370c      	adds	r7, #12
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	44020c00 	.word	0x44020c00

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e0:	f000 fbfc 	bl	8000edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e4:	f000 f852 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e8:	f7ff ffce 	bl	8000688 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 80006ec:	f7ff ffa4 	bl	8000638 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 80006f0:	f000 f9fa 	bl	8000ae8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  IAP_Init();
 80006f4:	f007 fc3f 	bl	8007f76 <IAP_Init>
  IAP_WriteFlag(INIT_FLAG_DATA);
 80006f8:	2000      	movs	r0, #0
 80006fa:	f007 fc19 	bl	8007f30 <IAP_WriteFlag>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(IAP_ReadFlag())
 80006fe:	f007 fc29 	bl	8007f54 <IAP_ReadFlag>
 8000702:	4603      	mov	r3, r0
 8000704:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000708:	4293      	cmp	r3, r2
 800070a:	d025      	beq.n	8000758 <main+0x7c>
 800070c:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000710:	4293      	cmp	r3, r2
 8000712:	dc35      	bgt.n	8000780 <main+0xa4>
 8000714:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 8000718:	4293      	cmp	r3, r2
 800071a:	d033      	beq.n	8000784 <main+0xa8>
 800071c:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 8000720:	4293      	cmp	r3, r2
 8000722:	dc2d      	bgt.n	8000780 <main+0xa4>
 8000724:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000728:	4293      	cmp	r3, r2
 800072a:	d023      	beq.n	8000774 <main+0x98>
 800072c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000730:	4293      	cmp	r3, r2
 8000732:	dc25      	bgt.n	8000780 <main+0xa4>
 8000734:	2b00      	cmp	r3, #0
 8000736:	d00c      	beq.n	8000752 <main+0x76>
 8000738:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 800073c:	4293      	cmp	r3, r2
 800073e:	d11f      	bne.n	8000780 <main+0xa4>
	  	{
	  	case APPRUN_FLAG_DATA://jump to app
	  		if( IAP_RunApp())
 8000740:	f007 fc20 	bl	8007f84 <IAP_RunApp>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d01e      	beq.n	8000788 <main+0xac>
	  			IAP_WriteFlag(INIT_FLAG_DATA);
 800074a:	2000      	movs	r0, #0
 800074c:	f007 fbf0 	bl	8007f30 <IAP_WriteFlag>
	  		break;
 8000750:	e01a      	b.n	8000788 <main+0xac>
	  	case INIT_FLAG_DATA://initialze state (blank mcu)
	  		IAP_Main_Menu();
 8000752:	f007 fc87 	bl	8008064 <IAP_Main_Menu>
	  		break;
 8000756:	e018      	b.n	800078a <main+0xae>
	  	case UPDATE_FLAG_DATA:// download app state
	  		if( !IAP_Update())
 8000758:	f007 fd18 	bl	800818c <IAP_Update>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d104      	bne.n	800076c <main+0x90>
	  			IAP_WriteFlag(APPRUN_FLAG_DATA);
 8000762:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8000766:	f007 fbe3 	bl	8007f30 <IAP_WriteFlag>
	  		else
	  			IAP_WriteFlag(INIT_FLAG_DATA);
	  		break;
 800076a:	e00e      	b.n	800078a <main+0xae>
	  			IAP_WriteFlag(INIT_FLAG_DATA);
 800076c:	2000      	movs	r0, #0
 800076e:	f007 fbdf 	bl	8007f30 <IAP_WriteFlag>
	  		break;
 8000772:	e00a      	b.n	800078a <main+0xae>
	  	//					IAP_WriteFlag(APPRUN_FLAG_DATA);
	  	//				else
	  	//					IAP_WriteFlag(INIT_FLAG_DATA);
	  	break;
	  	case ERASE_FLAG_DATA:// erase app state
	  		IAP_Erase();
 8000774:	f007 fe1e 	bl	80083b4 <IAP_Erase>
	  		IAP_WriteFlag(INIT_FLAG_DATA);
 8000778:	2000      	movs	r0, #0
 800077a:	f007 fbd9 	bl	8007f30 <IAP_WriteFlag>
	  		break;
 800077e:	e004      	b.n	800078a <main+0xae>
	  	default:
	  	break;
 8000780:	bf00      	nop
 8000782:	e7bc      	b.n	80006fe <main+0x22>
	  	break;
 8000784:	bf00      	nop
 8000786:	e7ba      	b.n	80006fe <main+0x22>
	  		break;
 8000788:	bf00      	nop
	  switch(IAP_ReadFlag())
 800078a:	e7b8      	b.n	80006fe <main+0x22>

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b09c      	sub	sp, #112	@ 0x70
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	2250      	movs	r2, #80	@ 0x50
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f008 fc9e 	bl	80090dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 0308 	add.w	r3, r7, #8
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000868 <SystemClock_Config+0xdc>)
 80007b4:	691b      	ldr	r3, [r3, #16]
 80007b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80007ba:	4a2b      	ldr	r2, [pc, #172]	@ (8000868 <SystemClock_Config+0xdc>)
 80007bc:	f043 0320 	orr.w	r3, r3, #32
 80007c0:	6113      	str	r3, [r2, #16]
 80007c2:	4b29      	ldr	r3, [pc, #164]	@ (8000868 <SystemClock_Config+0xdc>)
 80007c4:	691b      	ldr	r3, [r3, #16]
 80007c6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007ce:	bf00      	nop
 80007d0:	4b25      	ldr	r3, [pc, #148]	@ (8000868 <SystemClock_Config+0xdc>)
 80007d2:	695b      	ldr	r3, [r3, #20]
 80007d4:	f003 0308 	and.w	r3, r3, #8
 80007d8:	2b08      	cmp	r3, #8
 80007da:	d1f9      	bne.n	80007d0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007dc:	2301      	movs	r3, #1
 80007de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80007ea:	2303      	movs	r3, #3
 80007ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80007ee:	2306      	movs	r3, #6
 80007f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80007f2:	2364      	movs	r3, #100	@ 0x64
 80007f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007fa:	2302      	movs	r3, #2
 80007fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007fe:	2302      	movs	r3, #2
 8000800:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000802:	2308      	movs	r3, #8
 8000804:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000806:	2300      	movs	r3, #0
 8000808:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080e:	f107 0320 	add.w	r3, r7, #32
 8000812:	4618      	mov	r0, r3
 8000814:	f001 ff9c 	bl	8002750 <HAL_RCC_OscConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800081e:	f000 f827 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000822:	231f      	movs	r3, #31
 8000824:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000826:	2303      	movs	r3, #3
 8000828:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800082a:	2308      	movs	r3, #8
 800082c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800083a:	f107 0308 	add.w	r3, r7, #8
 800083e:	2105      	movs	r1, #5
 8000840:	4618      	mov	r0, r3
 8000842:	f002 fbbd 	bl	8002fc0 <HAL_RCC_ClockConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800084c:	f000 f810 	bl	8000870 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <SystemClock_Config+0xe0>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000858:	4a04      	ldr	r2, [pc, #16]	@ (800086c <SystemClock_Config+0xe0>)
 800085a:	f043 0320 	orr.w	r3, r3, #32
 800085e:	6013      	str	r3, [r2, #0]
}
 8000860:	bf00      	nop
 8000862:	3770      	adds	r7, #112	@ 0x70
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	44020800 	.word	0x44020800
 800086c:	40022000 	.word	0x40022000

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <Error_Handler+0x8>

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
	...

0800088c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000890:	f3bf 8f4f 	dsb	sy
}
 8000894:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <__NVIC_SystemReset+0x24>)
 8000898:	68db      	ldr	r3, [r3, #12]
 800089a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800089e:	4904      	ldr	r1, [pc, #16]	@ (80008b0 <__NVIC_SystemReset+0x24>)
 80008a0:	4b04      	ldr	r3, [pc, #16]	@ (80008b4 <__NVIC_SystemReset+0x28>)
 80008a2:	4313      	orrs	r3, r2
 80008a4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008a6:	f3bf 8f4f 	dsb	sy
}
 80008aa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <__NVIC_SystemReset+0x20>
 80008b0:	e000ed00 	.word	0xe000ed00
 80008b4:	05fa0004 	.word	0x05fa0004

080008b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  volatile uint32_t nmi_source = 0;  // 用于调试观察NMI源
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]
  
  // 1. 检查 HSE 时钟安全系统
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 80008c2:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <NMI_Handler+0x8c>)
 80008c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80008c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008ce:	d107      	bne.n	80008e0 <NMI_Handler+0x28>
  {
    nmi_source = 1;  // HSE CSS
 80008d0:	2301      	movs	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 80008d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000944 <NMI_Handler+0x8c>)
 80008d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008da:	659a      	str	r2, [r3, #88]	@ 0x58
    NVIC_SystemReset();
 80008dc:	f7ff ffd6 	bl	800088c <__NVIC_SystemReset>
//    nmi_source = 2;  // LSE CSS
//    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
//  }
  
  // 3. 检查 Flash ECC 错误（双bit错误会触发NMI）
  if (READ_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD) != 0U)
 80008e0:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <NMI_Handler+0x90>)
 80008e2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	da0f      	bge.n	800090a <NMI_Handler+0x52>
  {
    nmi_source = 3;  // Flash ECC Double Detection
 80008ea:	2303      	movs	r3, #3
 80008ec:	607b      	str	r3, [r7, #4]
    // 记录错误地址
    volatile uint32_t ecc_addr = FLASH->ECCDR & FLASH_ECCR_ADDR_ECC;
 80008ee:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <NMI_Handler+0x90>)
 80008f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	603b      	str	r3, [r7, #0]
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // 清除标志
 80008f8:	4b13      	ldr	r3, [pc, #76]	@ (8000948 <NMI_Handler+0x90>)
 80008fa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80008fe:	4a12      	ldr	r2, [pc, #72]	@ (8000948 <NMI_Handler+0x90>)
 8000900:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000904:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
    (void)ecc_addr;  // 防止编译器优化
 8000908:	683b      	ldr	r3, [r7, #0]
  }
  
  // 4. 检查 SRAM ECC 错误
  if (READ_BIT(RAMCFG_SRAM1->IER, RAMCFG_IER_ECCNMI) != 0U)
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <NMI_Handler+0x94>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f003 0308 	and.w	r3, r3, #8
 8000912:	2b00      	cmp	r3, #0
 8000914:	d00d      	beq.n	8000932 <NMI_Handler+0x7a>
  {
    if (READ_BIT(RAMCFG_SRAM1->ISR, RAMCFG_ISR_DED) != 0U)
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <NMI_Handler+0x94>)
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	2b00      	cmp	r3, #0
 8000920:	d007      	beq.n	8000932 <NMI_Handler+0x7a>
    {
      nmi_source = 4;  // SRAM ECC错误
 8000922:	2304      	movs	r3, #4
 8000924:	607b      	str	r3, [r7, #4]
      SET_BIT(RAMCFG_SRAM1->ICR, RAMCFG_ICR_CDED);  // 清除标志
 8000926:	4b09      	ldr	r3, [pc, #36]	@ (800094c <NMI_Handler+0x94>)
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	4a08      	ldr	r2, [pc, #32]	@ (800094c <NMI_Handler+0x94>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6153      	str	r3, [r2, #20]
    }
  }
  
  // 5. 如果没有找到明确的NMI源，可能是硬件问题或栈溢出
  if (nmi_source == 0)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d102      	bne.n	800093e <NMI_Handler+0x86>
  {
    nmi_source = 99;  // 未知NMI源
 8000938:	2363      	movs	r3, #99	@ 0x63
 800093a:	607b      	str	r3, [r7, #4]
  
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  // 在调试器中设置断点查看 nmi_source 的值
  // 1 = HSE CSS, 2 = LSE CSS, 3 = Flash ECC, 4 = SRAM ECC, 99 = 未知
  while (1)
 800093c:	bf00      	nop
 800093e:	bf00      	nop
 8000940:	e7fd      	b.n	800093e <NMI_Handler+0x86>
 8000942:	bf00      	nop
 8000944:	44020c00 	.word	0x44020c00
 8000948:	40022000 	.word	0x40022000
 800094c:	40026000 	.word	0x40026000

08000950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	   uint32_t cfsr = SCB->CFSR;    // 配置错误状态寄存器
 8000956:	4b07      	ldr	r3, [pc, #28]	@ (8000974 <HardFault_Handler+0x24>)
 8000958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800095a:	60fb      	str	r3, [r7, #12]
	    uint32_t hfsr = SCB->HFSR;    // HardFault状态寄存器
 800095c:	4b05      	ldr	r3, [pc, #20]	@ (8000974 <HardFault_Handler+0x24>)
 800095e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000960:	60bb      	str	r3, [r7, #8]
	    uint32_t mmfar = SCB->MMFAR;  // 内存管理fault地址
 8000962:	4b04      	ldr	r3, [pc, #16]	@ (8000974 <HardFault_Handler+0x24>)
 8000964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000966:	607b      	str	r3, [r7, #4]
	    uint32_t bfar = SCB->BFAR;    // 总线fault地址
 8000968:	4b02      	ldr	r3, [pc, #8]	@ (8000974 <HardFault_Handler+0x24>)
 800096a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800096c:	603b      	str	r3, [r7, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096e:	bf00      	nop
 8000970:	e7fd      	b.n	800096e <HardFault_Handler+0x1e>
 8000972:	bf00      	nop
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <MemManage_Handler+0x4>

08000980 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <UsageFault_Handler+0x4>

08000990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009be:	f000 fb6f 	bl	80010a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 80009cc:	4802      	ldr	r0, [pc, #8]	@ (80009d8 <GPDMA1_Channel0_IRQHandler+0x10>)
 80009ce:	f000 ff9c 	bl	800190a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20000158 	.word	0x20000158

080009dc <GPDMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 1 global interrupt.
  */
void GPDMA1_Channel1_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 80009e0:	4802      	ldr	r0, [pc, #8]	@ (80009ec <GPDMA1_Channel1_IRQHandler+0x10>)
 80009e2:	f000 ff92 	bl	800190a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 1 */

  /* USER CODE END GPDMA1_Channel1_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200000e0 	.word	0x200000e0

080009f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80009f4:	4802      	ldr	r0, [pc, #8]	@ (8000a00 <USART1_IRQHandler+0x10>)
 80009f6:	f005 f973 	bl	8005ce0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	2000004c 	.word	0x2000004c

08000a04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a0a:	4b30      	ldr	r3, [pc, #192]	@ (8000acc <SystemInit+0xc8>)
 8000a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a10:	4a2e      	ldr	r2, [pc, #184]	@ (8000acc <SystemInit+0xc8>)
 8000a12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a16:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000a1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad0 <SystemInit+0xcc>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000a20:	4b2b      	ldr	r3, [pc, #172]	@ (8000ad0 <SystemInit+0xcc>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000a26:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad0 <SystemInit+0xcc>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000a2c:	4b28      	ldr	r3, [pc, #160]	@ (8000ad0 <SystemInit+0xcc>)
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	4927      	ldr	r1, [pc, #156]	@ (8000ad0 <SystemInit+0xcc>)
 8000a32:	4b28      	ldr	r3, [pc, #160]	@ (8000ad4 <SystemInit+0xd0>)
 8000a34:	4013      	ands	r3, r2
 8000a36:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000a38:	4b25      	ldr	r3, [pc, #148]	@ (8000ad0 <SystemInit+0xcc>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000a3e:	4b24      	ldr	r3, [pc, #144]	@ (8000ad0 <SystemInit+0xcc>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000a44:	4b22      	ldr	r3, [pc, #136]	@ (8000ad0 <SystemInit+0xcc>)
 8000a46:	4a24      	ldr	r2, [pc, #144]	@ (8000ad8 <SystemInit+0xd4>)
 8000a48:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000a4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ad0 <SystemInit+0xcc>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000a50:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <SystemInit+0xcc>)
 8000a52:	4a21      	ldr	r2, [pc, #132]	@ (8000ad8 <SystemInit+0xd4>)
 8000a54:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000a56:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad0 <SystemInit+0xcc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <SystemInit+0xcc>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <SystemInit+0xcc>)
 8000a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000a68:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <SystemInit+0xcc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a6e:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <SystemInit+0xc8>)
 8000a70:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000a74:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <SystemInit+0xd8>)
 8000a78:	699b      	ldr	r3, [r3, #24]
 8000a7a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000a7e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000a86:	d003      	beq.n	8000a90 <SystemInit+0x8c>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000a8e:	d117      	bne.n	8000ac0 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <SystemInit+0xd8>)
 8000a92:	69db      	ldr	r3, [r3, #28]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d005      	beq.n	8000aa8 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <SystemInit+0xd8>)
 8000a9e:	4a10      	ldr	r2, [pc, #64]	@ (8000ae0 <SystemInit+0xdc>)
 8000aa0:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <SystemInit+0xd8>)
 8000aa4:	4a0f      	ldr	r2, [pc, #60]	@ (8000ae4 <SystemInit+0xe0>)
 8000aa6:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <SystemInit+0xd8>)
 8000aaa:	69db      	ldr	r3, [r3, #28]
 8000aac:	4a0b      	ldr	r2, [pc, #44]	@ (8000adc <SystemInit+0xd8>)
 8000aae:	f043 0302 	orr.w	r3, r3, #2
 8000ab2:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <SystemInit+0xd8>)
 8000ab6:	69db      	ldr	r3, [r3, #28]
 8000ab8:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <SystemInit+0xd8>)
 8000aba:	f043 0301 	orr.w	r3, r3, #1
 8000abe:	61d3      	str	r3, [r2, #28]
  }
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000ed00 	.word	0xe000ed00
 8000ad0:	44020c00 	.word	0x44020c00
 8000ad4:	fae2eae3 	.word	0xfae2eae3
 8000ad8:	01010280 	.word	0x01010280
 8000adc:	40022000 	.word	0x40022000
 8000ae0:	08192a3b 	.word	0x08192a3b
 8000ae4:	4c5d6e7f 	.word	0x4c5d6e7f

08000ae8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000aec:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000aee:	4a24      	ldr	r2, [pc, #144]	@ (8000b80 <MX_USART1_UART_Init+0x98>)
 8000af0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000af2:	4b22      	ldr	r3, [pc, #136]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000af4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000afa:	4b20      	ldr	r3, [pc, #128]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b00:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b06:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b0e:	220c      	movs	r2, #12
 8000b10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b12:	4b1a      	ldr	r3, [pc, #104]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b18:	4b18      	ldr	r3, [pc, #96]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1e:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b30:	4812      	ldr	r0, [pc, #72]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b32:	f004 fe59 	bl	80057e8 <HAL_UART_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b3c:	f7ff fe98 	bl	8000870 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000b40:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000b44:	480d      	ldr	r0, [pc, #52]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b46:	f006 fe8a 	bl	800785e <HAL_UARTEx_SetTxFifoThreshold>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000b50:	f7ff fe8e 	bl	8000870 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000b54:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000b58:	4808      	ldr	r0, [pc, #32]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b5a:	f006 febe 	bl	80078da <HAL_UARTEx_SetRxFifoThreshold>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8000b64:	f7ff fe84 	bl	8000870 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b6a:	f006 fe3d 	bl	80077e8 <HAL_UARTEx_EnableFifoMode>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8000b74:	f7ff fe7c 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000004c 	.word	0x2000004c
 8000b80:	40013800 	.word	0x40013800

08000b84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ac      	sub	sp, #176	@ 0xb0
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	2288      	movs	r2, #136	@ 0x88
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f008 fa99 	bl	80090dc <memset>
  if(uartHandle->Instance==USART1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a78      	ldr	r2, [pc, #480]	@ (8000d90 <HAL_UART_MspInit+0x20c>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	f040 80e9 	bne.w	8000d88 <HAL_UART_MspInit+0x204>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bb6:	f04f 0201 	mov.w	r2, #1
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 6;
 8000bc6:	2306      	movs	r3, #6
 8000bc8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 8000bca:	2324      	movs	r3, #36	@ 0x24
 8000bcc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000bda:	2308      	movs	r3, #8
 8000bdc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000be6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000bec:	2301      	movs	r3, #1
 8000bee:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f002 fd25 	bl	8003644 <HAL_RCCEx_PeriphCLKConfig>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8000c00:	f7ff fe36 	bl	8000870 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c04:	4b63      	ldr	r3, [pc, #396]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c0a:	4a62      	ldr	r2, [pc, #392]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c10:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000c14:	4b5f      	ldr	r3, [pc, #380]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	4b5c      	ldr	r3, [pc, #368]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c28:	4a5a      	ldr	r2, [pc, #360]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c2a:	f043 0301 	orr.w	r3, r3, #1
 8000c2e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c32:	4b58      	ldr	r3, [pc, #352]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c38:	f003 0301 	and.w	r3, r3, #1
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000c40:	2306      	movs	r3, #6
 8000c42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000c58:	2308      	movs	r3, #8
 8000c5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c62:	4619      	mov	r1, r3
 8000c64:	484c      	ldr	r0, [pc, #304]	@ (8000d98 <HAL_UART_MspInit+0x214>)
 8000c66:	f001 fb59 	bl	800231c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_TX Init */
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000c6a:	4b4c      	ldr	r3, [pc, #304]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c6c:	4a4c      	ldr	r2, [pc, #304]	@ (8000da0 <HAL_UART_MspInit+0x21c>)
 8000c6e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8000c70:	4b4a      	ldr	r3, [pc, #296]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c72:	2216      	movs	r2, #22
 8000c74:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000c76:	4b49      	ldr	r3, [pc, #292]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c7c:	4b47      	ldr	r3, [pc, #284]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c82:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel1.Init.SrcInc = DMA_SINC_INCREMENTED;
 8000c84:	4b45      	ldr	r3, [pc, #276]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c86:	2208      	movs	r2, #8
 8000c88:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_FIXED;
 8000c8a:	4b44      	ldr	r3, [pc, #272]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel1.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000c90:	4b42      	ldr	r3, [pc, #264]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000c96:	4b41      	ldr	r3, [pc, #260]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000c9c:	4b3f      	ldr	r3, [pc, #252]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c9e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ca2:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8000ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel1.Init.DestBurstLength = 1;
 8000caa:	4b3c      	ldr	r3, [pc, #240]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel1.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000cb0:	4b3a      	ldr	r3, [pc, #232]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel1.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000cb6:	4b39      	ldr	r3, [pc, #228]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 8000cbc:	4b37      	ldr	r3, [pc, #220]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000cc2:	4836      	ldr	r0, [pc, #216]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cc4:	f000 fbf2 	bl	80014ac <HAL_DMA_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_UART_MspInit+0x14e>
    {
      Error_Handler();
 8000cce:	f7ff fdcf 	bl	8000870 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel1);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a31      	ldr	r2, [pc, #196]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cd6:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000cd8:	4a30      	ldr	r2, [pc, #192]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000cde:	2110      	movs	r1, #16
 8000ce0:	482e      	ldr	r0, [pc, #184]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000ce2:	f000 ff7f 	bl	8001be4 <HAL_DMA_ConfigChannelAttributes>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8000cec:	f7ff fdc0 	bl	8000870 <Error_Handler>
    }

    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8000da8 <HAL_UART_MspInit+0x224>)
 8000cf4:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8000cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000cf8:	2215      	movs	r2, #21
 8000cfa:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000cfc:	4b29      	ldr	r3, [pc, #164]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d02:	4b28      	ldr	r3, [pc, #160]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000d08:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000d0e:	4b25      	ldr	r3, [pc, #148]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d10:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d14:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000d16:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000d1c:	4b21      	ldr	r3, [pc, #132]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000d22:	4b20      	ldr	r3, [pc, #128]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d24:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000d28:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000d30:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000d36:	4b1b      	ldr	r3, [pc, #108]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000d42:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000d48:	4816      	ldr	r0, [pc, #88]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d4a:	f000 fbaf 	bl	80014ac <HAL_DMA_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <HAL_UART_MspInit+0x1d4>
    {
      Error_Handler();
 8000d54:	f7ff fd8c 	bl	8000870 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a12      	ldr	r2, [pc, #72]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000d60:	4a10      	ldr	r2, [pc, #64]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000d66:	2110      	movs	r1, #16
 8000d68:	480e      	ldr	r0, [pc, #56]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d6a:	f000 ff3b 	bl	8001be4 <HAL_DMA_ConfigChannelAttributes>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_UART_MspInit+0x1f4>
    {
      Error_Handler();
 8000d74:	f7ff fd7c 	bl	8000870 <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	203a      	movs	r0, #58	@ 0x3a
 8000d7e:	f000 faaf 	bl	80012e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d82:	203a      	movs	r0, #58	@ 0x3a
 8000d84:	f000 fac6 	bl	8001314 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000d88:	bf00      	nop
 8000d8a:	37b0      	adds	r7, #176	@ 0xb0
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40013800 	.word	0x40013800
 8000d94:	44020c00 	.word	0x44020c00
 8000d98:	42020000 	.word	0x42020000
 8000d9c:	200000e0 	.word	0x200000e0
 8000da0:	400200d0 	.word	0x400200d0
 8000da4:	20000158 	.word	0x20000158
 8000da8:	40020050 	.word	0x40020050

08000dac <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a10      	ldr	r2, [pc, #64]	@ (8000dfc <HAL_UART_MspDeInit+0x50>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d119      	bne.n	8000df2 <HAL_UART_MspDeInit+0x46>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <HAL_UART_MspDeInit+0x54>)
 8000dc0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000dc4:	4a0e      	ldr	r2, [pc, #56]	@ (8000e00 <HAL_UART_MspDeInit+0x54>)
 8000dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dca:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000dce:	2106      	movs	r1, #6
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <HAL_UART_MspDeInit+0x58>)
 8000dd2:	f001 fc01 	bl	80025d8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 fc32 	bl	8001644 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fc2c 	bl	8001644 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000dec:	203a      	movs	r0, #58	@ 0x3a
 8000dee:	f000 fa9f 	bl	8001330 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40013800 	.word	0x40013800
 8000e00:	44020c00 	.word	0x44020c00
 8000e04:	42020000 	.word	0x42020000

08000e08 <HAL_UARTEx_RxEventCallback>:
/* USER CODE BEGIN 1 */
uint8_t UART1_flag=0;
uint8_t UART1_in_update_mode = 0;  // 标志：是否在 Update 模式
extern uint8_t cmdStr[128];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a16      	ldr	r2, [pc, #88]	@ (8000e74 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d127      	bne.n	8000e6e <HAL_UARTEx_RxEventCallback+0x66>
	{
		// ⚠️ Update模式下UART中断已被禁用，这个回调理论上不会被触发
		// 但为了防御性编程，仍然保留检查
		if (UART1_in_update_mode)
 8000e1e:	4b16      	ldr	r3, [pc, #88]	@ (8000e78 <HAL_UARTEx_RxEventCallback+0x70>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d010      	beq.n	8000e48 <HAL_UARTEx_RxEventCallback+0x40>
		{
			// 如果意外触发，清除标志防止干扰
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2210      	movs	r2, #16
 8000e2c:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2208      	movs	r2, #8
 8000e34:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2202      	movs	r2, #2
 8000e44:	621a      	str	r2, [r3, #32]
			return;
 8000e46:	e012      	b.n	8000e6e <HAL_UARTEx_RxEventCallback+0x66>
		}

		// Menu 模式：使用中断接收
		uint32_t event_type = HAL_UARTEx_GetRxEventType(huart);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f006 fef4 	bl	8007c36 <HAL_UARTEx_GetRxEventType>
 8000e4e:	60f8      	str	r0, [r7, #12]
		// 如果是空闲事件，设置标志让主循环知道
		if (event_type == HAL_UART_RXEVENT_IDLE)  // 或 HAL_UART_RXEVENT_TC
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d106      	bne.n	8000e64 <HAL_UARTEx_RxEventCallback+0x5c>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2210      	movs	r2, #16
 8000e5c:	621a      	str	r2, [r3, #32]
			UART1_flag=1;
 8000e5e:	4b07      	ldr	r3, [pc, #28]	@ (8000e7c <HAL_UARTEx_RxEventCallback+0x74>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
 8000e64:	2280      	movs	r2, #128	@ 0x80
 8000e66:	4906      	ldr	r1, [pc, #24]	@ (8000e80 <HAL_UARTEx_RxEventCallback+0x78>)
 8000e68:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000e6a:	f006 fe85 	bl	8007b78 <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8000e6e:	3710      	adds	r7, #16
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40013800 	.word	0x40013800
 8000e78:	200001d1 	.word	0x200001d1
 8000e7c:	200001d0 	.word	0x200001d0
 8000e80:	200001e0 	.word	0x200001e0
 8000e84:	2000004c 	.word	0x2000004c

08000e88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000e88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ec0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000e8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000e8e:	e003      	b.n	8000e98 <LoopCopyDataInit>

08000e90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000e90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000e92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000e94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000e96:	3104      	adds	r1, #4

08000e98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e98:	480b      	ldr	r0, [pc, #44]	@ (8000ec8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000e9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000e9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ea0:	d3f6      	bcc.n	8000e90 <CopyDataInit>
	ldr	r2, =_sbss
 8000ea2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ea4:	e002      	b.n	8000eac <LoopFillZerobss>

08000ea6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000ea6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ea8:	f842 3b04 	str.w	r3, [r2], #4

08000eac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000eac:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <LoopForever+0x16>)
	cmp	r2, r3
 8000eae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000eb0:	d3f9      	bcc.n	8000ea6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000eb2:	f7ff fda7 	bl	8000a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eb6:	f008 f919 	bl	80090ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eba:	f7ff fc0f 	bl	80006dc <main>

08000ebe <LoopForever>:

LoopForever:
    b LoopForever
 8000ebe:	e7fe      	b.n	8000ebe <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000ec0:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000ec4:	080098f4 	.word	0x080098f4
	ldr	r0, =_sdata
 8000ec8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ecc:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8000ed0:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000ed4:	20006310 	.word	0x20006310

08000ed8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ed8:	e7fe      	b.n	8000ed8 <ADC1_IRQHandler>
	...

08000edc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f9f2 	bl	80012ca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000ee6:	f002 fa23 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8000eea:	4602      	mov	r2, r0
 8000eec:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <HAL_Init+0x44>)
 8000eee:	6a1b      	ldr	r3, [r3, #32]
 8000ef0:	f003 030f 	and.w	r3, r3, #15
 8000ef4:	490b      	ldr	r1, [pc, #44]	@ (8000f24 <HAL_Init+0x48>)
 8000ef6:	5ccb      	ldrb	r3, [r1, r3]
 8000ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8000efc:	4a0a      	ldr	r2, [pc, #40]	@ (8000f28 <HAL_Init+0x4c>)
 8000efe:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f00:	2004      	movs	r0, #4
 8000f02:	f000 fa45 	bl	8001390 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f06:	200f      	movs	r0, #15
 8000f08:	f000 f854 	bl	8000fb4 <HAL_InitTick>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e002      	b.n	8000f1c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f16:	f7ff fcb1 	bl	800087c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	44020c00 	.word	0x44020c00
 8000f24:	080094a4 	.word	0x080094a4
 8000f28:	20000000 	.word	0x20000000

08000f2c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000f30:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f32:	4a16      	ldr	r2, [pc, #88]	@ (8000f8c <HAL_DeInit+0x60>)
 8000f34:	675a      	str	r2, [r3, #116]	@ 0x74
 8000f36:	4b14      	ldr	r3, [pc, #80]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f38:	4a15      	ldr	r2, [pc, #84]	@ (8000f90 <HAL_DeInit+0x64>)
 8000f3a:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8000f3c:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	675a      	str	r2, [r3, #116]	@ 0x74
 8000f42:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8000f48:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	@ (8000f94 <HAL_DeInit+0x68>)
 8000f4c:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_APB3_FORCE_RESET();
 8000f54:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f56:	4a10      	ldr	r2, [pc, #64]	@ (8000f98 <HAL_DeInit+0x6c>)
 8000f58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB1_FORCE_RESET();
 8000f64:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f66:	4a0d      	ldr	r2, [pc, #52]	@ (8000f9c <HAL_DeInit+0x70>)
 8000f68:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000f6a:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f72:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <HAL_DeInit+0x74>)
 8000f74:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000f76:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <HAL_DeInit+0x5c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB4_FORCE_RESET();
  __HAL_RCC_AHB4_RELEASE_RESET();
#endif /* AHB4PERIPH_BASE */

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000f7c:	f000 f812 	bl	8000fa4 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	44020c00 	.word	0x44020c00
 8000f8c:	dffec1ff 	.word	0xdffec1ff
 8000f90:	4080062b 	.word	0x4080062b
 8000f94:	017f7800 	.word	0x017f7800
 8000f98:	001008e0 	.word	0x001008e0
 8000f9c:	010ad003 	.word	0x010ad003
 8000fa0:	001f1dff 	.word	0x001f1dff

08000fa4 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000fc0:	4b33      	ldr	r3, [pc, #204]	@ (8001090 <HAL_InitTick+0xdc>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d101      	bne.n	8000fcc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e05c      	b.n	8001086 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000fcc:	4b31      	ldr	r3, [pc, #196]	@ (8001094 <HAL_InitTick+0xe0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	2b04      	cmp	r3, #4
 8000fd6:	d10c      	bne.n	8000ff2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000fd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001098 <HAL_InitTick+0xe4>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001090 <HAL_InitTick+0xdc>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	e037      	b.n	8001062 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000ff2:	f000 fa25 	bl	8001440 <HAL_SYSTICK_GetCLKSourceConfig>
 8000ff6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d023      	beq.n	8001046 <HAL_InitTick+0x92>
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	2b02      	cmp	r3, #2
 8001002:	d82d      	bhi.n	8001060 <HAL_InitTick+0xac>
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <HAL_InitTick+0x5e>
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d00d      	beq.n	800102c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001010:	e026      	b.n	8001060 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001012:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <HAL_InitTick+0xe4>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_InitTick+0xdc>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001020:	fbb3 f3f1 	udiv	r3, r3, r1
 8001024:	fbb2 f3f3 	udiv	r3, r2, r3
 8001028:	60fb      	str	r3, [r7, #12]
        break;
 800102a:	e01a      	b.n	8001062 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <HAL_InitTick+0xdc>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001036:	fbb3 f3f2 	udiv	r3, r3, r2
 800103a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800103e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001042:	60fb      	str	r3, [r7, #12]
        break;
 8001044:	e00d      	b.n	8001062 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001046:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <HAL_InitTick+0xdc>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	461a      	mov	r2, r3
 800104c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001050:	fbb3 f3f2 	udiv	r3, r3, r2
 8001054:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001058:	fbb2 f3f3 	udiv	r3, r2, r3
 800105c:	60fb      	str	r3, [r7, #12]
        break;
 800105e:	e000      	b.n	8001062 <HAL_InitTick+0xae>
        break;
 8001060:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f000 f972 	bl	800134c <HAL_SYSTICK_Config>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e009      	b.n	8001086 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001072:	2200      	movs	r2, #0
 8001074:	6879      	ldr	r1, [r7, #4]
 8001076:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800107a:	f000 f931 	bl	80012e0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <HAL_InitTick+0xe8>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000008 	.word	0x20000008
 8001094:	e000e010 	.word	0xe000e010
 8001098:	20000000 	.word	0x20000000
 800109c:	20000004 	.word	0x20000004

080010a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_IncTick+0x20>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <HAL_IncTick+0x24>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	4a04      	ldr	r2, [pc, #16]	@ (80010c4 <HAL_IncTick+0x24>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000008 	.word	0x20000008
 80010c4:	200001d4 	.word	0x200001d4

080010c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <HAL_GetTick+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	200001d4 	.word	0x200001d4

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff ffee 	bl	80010c8 <HAL_GetTick>
 80010ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	461a      	mov	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4413      	add	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001106:	bf00      	nop
 8001108:	f7ff ffde 	bl	80010c8 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_SetPriorityGrouping>:
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_GetPriorityGrouping>:
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_EnableIRQ>:
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001196:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db0b      	blt.n	80011b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	f003 021f 	and.w	r2, r3, #31
 80011a4:	4907      	ldr	r1, [pc, #28]	@ (80011c4 <__NVIC_EnableIRQ+0x38>)
 80011a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	fa00 f202 	lsl.w	r2, r0, r2
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100

080011c8 <__NVIC_DisableIRQ>:
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db12      	blt.n	8001200 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	f003 021f 	and.w	r2, r3, #31
 80011e0:	490a      	ldr	r1, [pc, #40]	@ (800120c <__NVIC_DisableIRQ+0x44>)
 80011e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	2001      	movs	r0, #1
 80011ea:	fa00 f202 	lsl.w	r2, r0, r2
 80011ee:	3320      	adds	r3, #32
 80011f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80011f4:	f3bf 8f4f 	dsb	sy
}
 80011f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011fa:	f3bf 8f6f 	isb	sy
}
 80011fe:	bf00      	nop
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000e100 	.word	0xe000e100

08001210 <__NVIC_SetPriority>:
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	6039      	str	r1, [r7, #0]
 800121a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800121c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001220:	2b00      	cmp	r3, #0
 8001222:	db0a      	blt.n	800123a <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	b2da      	uxtb	r2, r3
 8001228:	490c      	ldr	r1, [pc, #48]	@ (800125c <__NVIC_SetPriority+0x4c>)
 800122a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800122e:	0112      	lsls	r2, r2, #4
 8001230:	b2d2      	uxtb	r2, r2
 8001232:	440b      	add	r3, r1
 8001234:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001238:	e00a      	b.n	8001250 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4908      	ldr	r1, [pc, #32]	@ (8001260 <__NVIC_SetPriority+0x50>)
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	3b04      	subs	r3, #4
 8001248:	0112      	lsls	r2, r2, #4
 800124a:	b2d2      	uxtb	r2, r2
 800124c:	440b      	add	r3, r1
 800124e:	761a      	strb	r2, [r3, #24]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	e000e100 	.word	0xe000e100
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <NVIC_EncodePriority>:
{
 8001264:	b480      	push	{r7}
 8001266:	b089      	sub	sp, #36	@ 0x24
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	f1c3 0307 	rsb	r3, r3, #7
 800127e:	2b04      	cmp	r3, #4
 8001280:	bf28      	it	cs
 8001282:	2304      	movcs	r3, #4
 8001284:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3304      	adds	r3, #4
 800128a:	2b06      	cmp	r3, #6
 800128c:	d902      	bls.n	8001294 <NVIC_EncodePriority+0x30>
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3b03      	subs	r3, #3
 8001292:	e000      	b.n	8001296 <NVIC_EncodePriority+0x32>
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001298:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43da      	mvns	r2, r3
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	401a      	ands	r2, r3
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	fa01 f303 	lsl.w	r3, r1, r3
 80012b6:	43d9      	mvns	r1, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012bc:	4313      	orrs	r3, r2
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3724      	adds	r7, #36	@ 0x24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff ff28 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
 80012ec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012ee:	f7ff ff3f 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	68b9      	ldr	r1, [r7, #8]
 80012f8:	6978      	ldr	r0, [r7, #20]
 80012fa:	f7ff ffb3 	bl	8001264 <NVIC_EncodePriority>
 80012fe:	4602      	mov	r2, r0
 8001300:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001304:	4611      	mov	r1, r2
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff82 	bl	8001210 <__NVIC_SetPriority>
}
 800130c:	bf00      	nop
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800131e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff ff32 	bl	800118c <__NVIC_EnableIRQ>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800133a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff ff42 	bl	80011c8 <__NVIC_DisableIRQ>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800135c:	d301      	bcc.n	8001362 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800135e:	2301      	movs	r3, #1
 8001360:	e00d      	b.n	800137e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001362:	4a0a      	ldr	r2, [pc, #40]	@ (800138c <HAL_SYSTICK_Config+0x40>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b01      	subs	r3, #1
 8001368:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800136a:	4b08      	ldr	r3, [pc, #32]	@ (800138c <HAL_SYSTICK_Config+0x40>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_SYSTICK_Config+0x40>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a05      	ldr	r2, [pc, #20]	@ (800138c <HAL_SYSTICK_Config+0x40>)
 8001376:	f043 0303 	orr.w	r3, r3, #3
 800137a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000e010 	.word	0xe000e010

08001390 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b04      	cmp	r3, #4
 800139c:	d844      	bhi.n	8001428 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800139e:	a201      	add	r2, pc, #4	@ (adr r2, 80013a4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80013a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a4:	080013c7 	.word	0x080013c7
 80013a8:	080013e5 	.word	0x080013e5
 80013ac:	08001407 	.word	0x08001407
 80013b0:	08001429 	.word	0x08001429
 80013b4:	080013b9 	.word	0x080013b9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013be:	f043 0304 	orr.w	r3, r3, #4
 80013c2:	6013      	str	r3, [r2, #0]
      break;
 80013c4:	e031      	b.n	800142a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013cc:	f023 0304 	bic.w	r3, r3, #4
 80013d0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80013d2:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80013d8:	4a18      	ldr	r2, [pc, #96]	@ (800143c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013da:	f023 030c 	bic.w	r3, r3, #12
 80013de:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80013e2:	e022      	b.n	800142a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013e4:	4b14      	ldr	r3, [pc, #80]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a13      	ldr	r2, [pc, #76]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013ea:	f023 0304 	bic.w	r3, r3, #4
 80013ee:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80013f6:	f023 030c 	bic.w	r3, r3, #12
 80013fa:	4a10      	ldr	r2, [pc, #64]	@ (800143c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013fc:	f043 0304 	orr.w	r3, r3, #4
 8001400:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001404:	e011      	b.n	800142a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001406:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a0b      	ldr	r2, [pc, #44]	@ (8001438 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800140c:	f023 0304 	bic.w	r3, r3, #4
 8001410:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001412:	4b0a      	ldr	r3, [pc, #40]	@ (800143c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001414:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001418:	f023 030c 	bic.w	r3, r3, #12
 800141c:	4a07      	ldr	r2, [pc, #28]	@ (800143c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800141e:	f043 0308 	orr.w	r3, r3, #8
 8001422:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001426:	e000      	b.n	800142a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001428:	bf00      	nop
  }
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000e010 	.word	0xe000e010
 800143c:	44020c00 	.word	0x44020c00

08001440 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001446:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0304 	and.w	r3, r3, #4
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001452:	2304      	movs	r3, #4
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	e01e      	b.n	8001496 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001458:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800145a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	2b08      	cmp	r3, #8
 8001468:	d00f      	beq.n	800148a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	2b08      	cmp	r3, #8
 800146e:	d80f      	bhi.n	8001490 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	2b04      	cmp	r3, #4
 800147a:	d003      	beq.n	8001484 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800147c:	e008      	b.n	8001490 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
        break;
 8001482:	e008      	b.n	8001496 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001484:	2301      	movs	r3, #1
 8001486:	607b      	str	r3, [r7, #4]
        break;
 8001488:	e005      	b.n	8001496 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800148a:	2302      	movs	r3, #2
 800148c:	607b      	str	r3, [r7, #4]
        break;
 800148e:	e002      	b.n	8001496 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001490:	2300      	movs	r3, #0
 8001492:	607b      	str	r3, [r7, #4]
        break;
 8001494:	bf00      	nop
    }
  }
  return systick_source;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	e000e010 	.word	0xe000e010
 80014a8:	44020c00 	.word	0x44020c00

080014ac <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80014b4:	f7ff fe08 	bl	80010c8 <HAL_GetTick>
 80014b8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e09a      	b.n	80015fa <HAL_DMA_Init+0x14e>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001604 <HAL_DMA_Init+0x158>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d049      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a4d      	ldr	r2, [pc, #308]	@ (8001608 <HAL_DMA_Init+0x15c>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d044      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a4b      	ldr	r2, [pc, #300]	@ (800160c <HAL_DMA_Init+0x160>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d03f      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a4a      	ldr	r2, [pc, #296]	@ (8001610 <HAL_DMA_Init+0x164>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d03a      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a48      	ldr	r2, [pc, #288]	@ (8001614 <HAL_DMA_Init+0x168>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d035      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a47      	ldr	r2, [pc, #284]	@ (8001618 <HAL_DMA_Init+0x16c>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d030      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a45      	ldr	r2, [pc, #276]	@ (800161c <HAL_DMA_Init+0x170>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d02b      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a44      	ldr	r2, [pc, #272]	@ (8001620 <HAL_DMA_Init+0x174>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d026      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a42      	ldr	r2, [pc, #264]	@ (8001624 <HAL_DMA_Init+0x178>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d021      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a41      	ldr	r2, [pc, #260]	@ (8001628 <HAL_DMA_Init+0x17c>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d01c      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a3f      	ldr	r2, [pc, #252]	@ (800162c <HAL_DMA_Init+0x180>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d017      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a3e      	ldr	r2, [pc, #248]	@ (8001630 <HAL_DMA_Init+0x184>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d012      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a3c      	ldr	r2, [pc, #240]	@ (8001634 <HAL_DMA_Init+0x188>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d00d      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a3b      	ldr	r2, [pc, #236]	@ (8001638 <HAL_DMA_Init+0x18c>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d008      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a39      	ldr	r2, [pc, #228]	@ (800163c <HAL_DMA_Init+0x190>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d003      	beq.n	8001562 <HAL_DMA_Init+0xb6>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a38      	ldr	r2, [pc, #224]	@ (8001640 <HAL_DMA_Init+0x194>)
 8001560:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10e      	bne.n	8001594 <HAL_DMA_Init+0xe8>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2202      	movs	r2, #2
 8001598:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	695a      	ldr	r2, [r3, #20]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f042 0206 	orr.w	r2, r2, #6
 80015aa:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80015ac:	e00f      	b.n	80015ce <HAL_DMA_Init+0x122>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80015ae:	f7ff fd8b 	bl	80010c8 <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	2b05      	cmp	r3, #5
 80015ba:	d908      	bls.n	80015ce <HAL_DMA_Init+0x122>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2210      	movs	r2, #16
 80015c0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2203      	movs	r2, #3
 80015c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e015      	b.n	80015fa <HAL_DMA_Init+0x14e>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	695b      	ldr	r3, [r3, #20]
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1e8      	bne.n	80015ae <HAL_DMA_Init+0x102>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f000 fb3d 	bl	8001c5c <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2201      	movs	r2, #1
 80015f4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40020050 	.word	0x40020050
 8001608:	400200d0 	.word	0x400200d0
 800160c:	40020150 	.word	0x40020150
 8001610:	400201d0 	.word	0x400201d0
 8001614:	40020250 	.word	0x40020250
 8001618:	400202d0 	.word	0x400202d0
 800161c:	40020350 	.word	0x40020350
 8001620:	400203d0 	.word	0x400203d0
 8001624:	40021050 	.word	0x40021050
 8001628:	400210d0 	.word	0x400210d0
 800162c:	40021150 	.word	0x40021150
 8001630:	400211d0 	.word	0x400211d0
 8001634:	40021250 	.word	0x40021250
 8001638:	400212d0 	.word	0x400212d0
 800163c:	40021350 	.word	0x40021350
 8001640:	400213d0 	.word	0x400213d0

08001644 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fd3c 	bl	80010c8 <HAL_GetTick>
 8001650:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e0a5      	b.n	80017a8 <HAL_DMA_DeInit+0x164>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001664:	f023 030f 	bic.w	r3, r3, #15
 8001668:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	695a      	ldr	r2, [r3, #20]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f042 0206 	orr.w	r2, r2, #6
 8001678:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800167a:	e00f      	b.n	800169c <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800167c:	f7ff fd24 	bl	80010c8 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b05      	cmp	r3, #5
 8001688:	d908      	bls.n	800169c <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2210      	movs	r2, #16
 800168e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2203      	movs	r2, #3
 8001694:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e085      	b.n	80017a8 <HAL_DMA_DeInit+0x164>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1e8      	bne.n	800167c <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2200      	movs	r2, #0
 80016c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2200      	movs	r2, #0
 80016c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2200      	movs	r2, #0
 80016d0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2200      	movs	r2, #0
 80016d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2200      	movs	r2, #0
 80016e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2200      	movs	r2, #0
 80016e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a30      	ldr	r2, [pc, #192]	@ (80017b0 <HAL_DMA_DeInit+0x16c>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d00e      	beq.n	8001712 <HAL_DMA_DeInit+0xce>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a2e      	ldr	r2, [pc, #184]	@ (80017b4 <HAL_DMA_DeInit+0x170>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d009      	beq.n	8001712 <HAL_DMA_DeInit+0xce>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a2d      	ldr	r2, [pc, #180]	@ (80017b8 <HAL_DMA_DeInit+0x174>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d004      	beq.n	8001712 <HAL_DMA_DeInit+0xce>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a2b      	ldr	r2, [pc, #172]	@ (80017bc <HAL_DMA_DeInit+0x178>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d101      	bne.n	8001716 <HAL_DMA_DeInit+0xd2>
 8001712:	2301      	movs	r3, #1
 8001714:	e000      	b.n	8001718 <HAL_DMA_DeInit+0xd4>
 8001716:	2300      	movs	r3, #0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d007      	beq.n	800172c <HAL_DMA_DeInit+0xe8>
  {
    hdma->Instance->CTR3 = 0U;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2200      	movs	r2, #0
 8001722:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2200      	movs	r2, #0
 800172a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001738:	3b50      	subs	r3, #80	@ 0x50
 800173a:	09db      	lsrs	r3, r3, #7
 800173c:	f003 031f 	and.w	r3, r3, #31
 8001740:	2101      	movs	r1, #1
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	401a      	ands	r2, r3
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001756:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001780:	2b00      	cmp	r3, #0
 8001782:	d002      	beq.n	800178a <HAL_DMA_DeInit+0x146>
  {
    hdma->Parent = NULL;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40020350 	.word	0x40020350
 80017b4:	400203d0 	.word	0x400203d0
 80017b8:	40021350 	.word	0x40021350
 80017bc:	400213d0 	.word	0x400213d0

080017c0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80017c8:	f7ff fc7e 	bl	80010c8 <HAL_GetTick>
 80017cc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e06b      	b.n	80018b0 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d008      	beq.n	80017f6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2220      	movs	r2, #32
 80017e8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e05c      	b.n	80018b0 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	695a      	ldr	r2, [r3, #20]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f042 0204 	orr.w	r2, r2, #4
 8001804:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2205      	movs	r2, #5
 800180a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800180e:	e020      	b.n	8001852 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001810:	f7ff fc5a 	bl	80010c8 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b05      	cmp	r3, #5
 800181c:	d919      	bls.n	8001852 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001822:	f043 0210 	orr.w	r2, r3, #16
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2203      	movs	r2, #3
 800182e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001842:	2201      	movs	r2, #1
 8001844:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e02e      	b.n	80018b0 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0d7      	beq.n	8001810 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	695a      	ldr	r2, [r3, #20]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f042 0202 	orr.w	r2, r2, #2
 800186e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2204      	movs	r2, #4
 8001874:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001880:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800188e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001892:	2b00      	cmp	r3, #0
 8001894:	d007      	beq.n	80018a6 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800189a:	2201      	movs	r2, #1
 800189c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2200      	movs	r2, #0
 80018a4:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e019      	b.n	80018fe <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d004      	beq.n	80018e0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2220      	movs	r2, #32
 80018da:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e00e      	b.n	80018fe <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2204      	movs	r2, #4
 80018e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	6812      	ldr	r2, [r2, #0]
 80018f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018f6:	f043 0304 	orr.w	r3, r3, #4
 80018fa:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800191a:	f023 030f 	bic.w	r3, r3, #15
 800191e:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001928:	3b50      	subs	r3, #80	@ 0x50
 800192a:	09db      	lsrs	r3, r3, #7
 800192c:	f003 031f 	and.w	r3, r3, #31
 8001930:	2201      	movs	r2, #1
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	4013      	ands	r3, r2
 8001940:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 813b 	beq.w	8001bc0 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001954:	2b00      	cmp	r3, #0
 8001956:	d011      	beq.n	800197c <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001962:	2b00      	cmp	r3, #0
 8001964:	d00a      	beq.n	800197c <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800196e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001974:	f043 0201 	orr.w	r2, r3, #1
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001986:	2b00      	cmp	r3, #0
 8001988:	d011      	beq.n	80019ae <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	695b      	ldr	r3, [r3, #20]
 8001990:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00a      	beq.n	80019ae <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019a0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a6:	f043 0202 	orr.w	r2, r3, #2
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	691b      	ldr	r3, [r3, #16]
 80019b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d011      	beq.n	80019e0 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00a      	beq.n	80019e0 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019d2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d8:	f043 0204 	orr.w	r2, r3, #4
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d011      	beq.n	8001a12 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	695b      	ldr	r3, [r3, #20]
 80019f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d00a      	beq.n	8001a12 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a04:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0a:	f043 0208 	orr.w	r2, r3, #8
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d013      	beq.n	8001a48 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00c      	beq.n	8001a48 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a36:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d04c      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d045      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a6c:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d12e      	bne.n	8001ad8 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	695a      	ldr	r2, [r3, #20]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001a88:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	695a      	ldr	r2, [r3, #20]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f042 0202 	orr.w	r2, r2, #2
 8001a98:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d007      	beq.n	8001abe <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2200      	movs	r2, #0
 8001abc:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d07a      	beq.n	8001bc4 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4798      	blx	r3
        }

        return;
 8001ad6:	e075      	b.n	8001bc4 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2205      	movs	r2, #5
 8001adc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d039      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d032      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d012      	beq.n	8001b3e <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d116      	bne.n	8001b50 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d111      	bne.n	8001b50 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b38:	2201      	movs	r2, #1
 8001b3a:	731a      	strb	r2, [r3, #12]
 8001b3c:	e008      	b.n	8001b50 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d103      	bne.n	8001b50 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001b58:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d025      	beq.n	8001bc6 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	695a      	ldr	r2, [r3, #20]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f042 0202 	orr.w	r2, r2, #2
 8001b88:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d007      	beq.n	8001bc6 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	4798      	blx	r3
 8001bbe:	e002      	b.n	8001bc6 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001bc0:	bf00      	nop
 8001bc2:	e000      	b.n	8001bc6 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001bc4:	bf00      	nop
    }
  }
}
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e02b      	b.n	8001c50 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001c00:	f023 030f 	bic.w	r3, r3, #15
 8001c04:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c0e:	3b50      	subs	r3, #80	@ 0x50
 8001c10:	09db      	lsrs	r3, r3, #7
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	2201      	movs	r2, #1
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	f003 0310 	and.w	r3, r3, #16
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d012      	beq.n	8001c4e <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	f003 0311 	and.w	r3, r3, #17
 8001c2e:	2b11      	cmp	r3, #17
 8001c30:	d106      	bne.n	8001c40 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	e006      	b.n	8001c4e <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	43db      	mvns	r3, r3
 8001c48:	401a      	ands	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3714      	adds	r7, #20
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a1b      	ldr	r3, [r3, #32]
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	695b      	ldr	r3, [r3, #20]
 8001c70:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	695a      	ldr	r2, [r3, #20]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a82      	ldr	r2, [pc, #520]	@ (8001ea4 <DMA_Init+0x248>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d04a      	beq.n	8001d36 <DMA_Init+0xda>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a80      	ldr	r2, [pc, #512]	@ (8001ea8 <DMA_Init+0x24c>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d045      	beq.n	8001d36 <DMA_Init+0xda>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a7f      	ldr	r2, [pc, #508]	@ (8001eac <DMA_Init+0x250>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d040      	beq.n	8001d36 <DMA_Init+0xda>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a7d      	ldr	r2, [pc, #500]	@ (8001eb0 <DMA_Init+0x254>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d03b      	beq.n	8001d36 <DMA_Init+0xda>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a7c      	ldr	r2, [pc, #496]	@ (8001eb4 <DMA_Init+0x258>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d036      	beq.n	8001d36 <DMA_Init+0xda>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a7a      	ldr	r2, [pc, #488]	@ (8001eb8 <DMA_Init+0x25c>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d031      	beq.n	8001d36 <DMA_Init+0xda>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a79      	ldr	r2, [pc, #484]	@ (8001ebc <DMA_Init+0x260>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d02c      	beq.n	8001d36 <DMA_Init+0xda>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a77      	ldr	r2, [pc, #476]	@ (8001ec0 <DMA_Init+0x264>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d027      	beq.n	8001d36 <DMA_Init+0xda>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a76      	ldr	r2, [pc, #472]	@ (8001ec4 <DMA_Init+0x268>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d022      	beq.n	8001d36 <DMA_Init+0xda>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a74      	ldr	r2, [pc, #464]	@ (8001ec8 <DMA_Init+0x26c>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d01d      	beq.n	8001d36 <DMA_Init+0xda>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a73      	ldr	r2, [pc, #460]	@ (8001ecc <DMA_Init+0x270>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d018      	beq.n	8001d36 <DMA_Init+0xda>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a71      	ldr	r2, [pc, #452]	@ (8001ed0 <DMA_Init+0x274>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d013      	beq.n	8001d36 <DMA_Init+0xda>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a70      	ldr	r2, [pc, #448]	@ (8001ed4 <DMA_Init+0x278>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d00e      	beq.n	8001d36 <DMA_Init+0xda>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a6e      	ldr	r2, [pc, #440]	@ (8001ed8 <DMA_Init+0x27c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d009      	beq.n	8001d36 <DMA_Init+0xda>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a6d      	ldr	r2, [pc, #436]	@ (8001edc <DMA_Init+0x280>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d004      	beq.n	8001d36 <DMA_Init+0xda>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a6b      	ldr	r2, [pc, #428]	@ (8001ee0 <DMA_Init+0x284>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d101      	bne.n	8001d3a <DMA_Init+0xde>
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <DMA_Init+0xe0>
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d012      	beq.n	8001d66 <DMA_Init+0x10a>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	051b      	lsls	r3, r3, #20
 8001d4c:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001d50:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d56:	3b01      	subs	r3, #1
 8001d58:	011b      	lsls	r3, r3, #4
 8001d5a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001d5e:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d8a:	d159      	bne.n	8001e40 <DMA_Init+0x1e4>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a44      	ldr	r2, [pc, #272]	@ (8001ea4 <DMA_Init+0x248>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d04a      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a43      	ldr	r2, [pc, #268]	@ (8001ea8 <DMA_Init+0x24c>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d045      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a41      	ldr	r2, [pc, #260]	@ (8001eac <DMA_Init+0x250>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d040      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a40      	ldr	r2, [pc, #256]	@ (8001eb0 <DMA_Init+0x254>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d03b      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a3e      	ldr	r2, [pc, #248]	@ (8001eb4 <DMA_Init+0x258>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d036      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a3d      	ldr	r2, [pc, #244]	@ (8001eb8 <DMA_Init+0x25c>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d031      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a3b      	ldr	r2, [pc, #236]	@ (8001ebc <DMA_Init+0x260>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d02c      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ec0 <DMA_Init+0x264>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d027      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a38      	ldr	r2, [pc, #224]	@ (8001ec4 <DMA_Init+0x268>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d022      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a37      	ldr	r2, [pc, #220]	@ (8001ec8 <DMA_Init+0x26c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d01d      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a35      	ldr	r2, [pc, #212]	@ (8001ecc <DMA_Init+0x270>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d018      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a34      	ldr	r2, [pc, #208]	@ (8001ed0 <DMA_Init+0x274>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d013      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a32      	ldr	r2, [pc, #200]	@ (8001ed4 <DMA_Init+0x278>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d00e      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a31      	ldr	r2, [pc, #196]	@ (8001ed8 <DMA_Init+0x27c>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d009      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a2f      	ldr	r2, [pc, #188]	@ (8001edc <DMA_Init+0x280>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d004      	beq.n	8001e2c <DMA_Init+0x1d0>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a2e      	ldr	r2, [pc, #184]	@ (8001ee0 <DMA_Init+0x284>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d101      	bne.n	8001e30 <DMA_Init+0x1d4>
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e000      	b.n	8001e32 <DMA_Init+0x1d6>
 8001e30:	2300      	movs	r3, #0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00d      	beq.n	8001e52 <DMA_Init+0x1f6>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	e008      	b.n	8001e52 <DMA_Init+0x1f6>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e48:	d103      	bne.n	8001e52 <DMA_Init+0x1f6>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e50:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e62:	4b20      	ldr	r3, [pc, #128]	@ (8001ee4 <DMA_Init+0x288>)
 8001e64:	4013      	ands	r3, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6812      	ldr	r2, [r2, #0]
 8001e6a:	68f9      	ldr	r1, [r7, #12]
 8001e6c:	430b      	orrs	r3, r1
 8001e6e:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2200      	movs	r2, #0
 8001e76:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001ebc <DMA_Init+0x260>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d00e      	beq.n	8001ea0 <DMA_Init+0x244>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec0 <DMA_Init+0x264>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d009      	beq.n	8001ea0 <DMA_Init+0x244>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <DMA_Init+0x280>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d004      	beq.n	8001ea0 <DMA_Init+0x244>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a11      	ldr	r2, [pc, #68]	@ (8001ee0 <DMA_Init+0x284>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d123      	bne.n	8001ee8 <DMA_Init+0x28c>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e022      	b.n	8001eea <DMA_Init+0x28e>
 8001ea4:	40020050 	.word	0x40020050
 8001ea8:	400200d0 	.word	0x400200d0
 8001eac:	40020150 	.word	0x40020150
 8001eb0:	400201d0 	.word	0x400201d0
 8001eb4:	40020250 	.word	0x40020250
 8001eb8:	400202d0 	.word	0x400202d0
 8001ebc:	40020350 	.word	0x40020350
 8001ec0:	400203d0 	.word	0x400203d0
 8001ec4:	40021050 	.word	0x40021050
 8001ec8:	400210d0 	.word	0x400210d0
 8001ecc:	40021150 	.word	0x40021150
 8001ed0:	400211d0 	.word	0x400211d0
 8001ed4:	40021250 	.word	0x40021250
 8001ed8:	400212d0 	.word	0x400212d0
 8001edc:	40021350 	.word	0x40021350
 8001ee0:	400213d0 	.word	0x400213d0
 8001ee4:	3cc02100 	.word	0x3cc02100
 8001ee8:	2300      	movs	r3, #0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d007      	beq.n	8001efe <DMA_Init+0x2a2>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2200      	movs	r2, #0
 8001efc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2200      	movs	r2, #0
 8001f04:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8001f06:	bf00      	nop
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop

08001f14 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f20:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <HAL_FLASH_Program+0x74>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001f26:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f2a:	f000 f873 	bl	8002014 <FLASH_WaitForLastOperation>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d121      	bne.n	8001f7c <HAL_FLASH_Program+0x68>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 8001f38:	4a13      	ldr	r2, [pc, #76]	@ (8001f88 <HAL_FLASH_Program+0x74>)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 8001f3e:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <HAL_FLASH_Program+0x78>)
 8001f40:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d104      	bne.n	8001f56 <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	68b8      	ldr	r0, [r7, #8]
 8001f50:	f000 f8ae 	bl	80020b0 <FLASH_Program_QuadWord>
 8001f54:	e003      	b.n	8001f5e <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	68b8      	ldr	r0, [r7, #8]
 8001f5a:	f000 f8e5 	bl	8002128 <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001f5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f62:	f000 f857 	bl	8002014 <FLASH_WaitForLastOperation>
 8001f66:	4603      	mov	r3, r0
 8001f68:	75fb      	strb	r3, [r7, #23]
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
    }
#else
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001f74:	43db      	mvns	r3, r3
 8001f76:	401a      	ands	r2, r3
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	601a      	str	r2, [r3, #0]
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 8001f7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	2000000c 	.word	0x2000000c
 8001f8c:	40022028 	.word	0x40022028

08001f90 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f96:	2300      	movs	r3, #0
 8001f98:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd0 <HAL_FLASH_Unlock+0x40>)
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00d      	beq.n	8001fc2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <HAL_FLASH_Unlock+0x40>)
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd4 <HAL_FLASH_Unlock+0x44>)
 8001faa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <HAL_FLASH_Unlock+0x40>)
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <HAL_FLASH_Unlock+0x48>)
 8001fb0:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8001fb2:	4b07      	ldr	r3, [pc, #28]	@ (8001fd0 <HAL_FLASH_Unlock+0x40>)
 8001fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	40022000 	.word	0x40022000
 8001fd4:	45670123 	.word	0x45670123
 8001fd8:	cdef89ab 	.word	0xcdef89ab

08001fdc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <HAL_FLASH_Lock+0x34>)
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fea:	4a09      	ldr	r2, [pc, #36]	@ (8002010 <HAL_FLASH_Lock+0x34>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 8001ff2:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <HAL_FLASH_Lock+0x34>)
 8001ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8002002:	79fb      	ldrb	r3, [r7, #7]
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	40022000 	.word	0x40022000

08002014 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 800201c:	f7ff f854 	bl	80010c8 <HAL_GetTick>
 8002020:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
#else
  reg_sr = &(FLASH_NS->NSSR);
 8002022:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <FLASH_WaitForLastOperation+0x90>)
 8002024:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8002026:	e010      	b.n	800204a <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800202e:	d00c      	beq.n	800204a <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002030:	f7ff f84a 	bl	80010c8 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	429a      	cmp	r2, r3
 800203e:	d302      	bcc.n	8002046 <FLASH_WaitForLastOperation+0x32>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e027      	b.n	800209a <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 030b 	and.w	r3, r3, #11
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1e8      	bne.n	8002028 <FLASH_WaitForLastOperation+0x14>

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
#else
  reg_ccr = &(FLASH_NS->NSCCR);
 8002056:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <FLASH_WaitForLastOperation+0x94>)
 8002058:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 031e 	and.w	r3, r3, #10354688	@ 0x9e0000
 8002062:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00c      	beq.n	8002084 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800206a:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <FLASH_WaitForLastOperation+0x98>)
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	4313      	orrs	r3, r2
 8002072:	4a0e      	ldr	r2, [pc, #56]	@ (80020ac <FLASH_WaitForLastOperation+0x98>)
 8002074:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f403 021e 	and.w	r2, r3, #10354688	@ 0x9e0000
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e00a      	b.n	800209a <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002096:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3718      	adds	r7, #24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40022020 	.word	0x40022020
 80020a8:	40022030 	.word	0x40022030
 80020ac:	2000000c 	.word	0x2000000c

080020b0 <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b08b      	sub	sp, #44	@ 0x2c
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 80020ba:	2304      	movs	r3, #4
 80020bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	61fb      	str	r3, [r7, #28]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80020c8:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <FLASH_Program_QuadWord+0x74>)
 80020ca:	61bb      	str	r3, [r7, #24]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f043 0202 	orr.w	r2, r3, #2
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80020d8:	f3ef 8310 	mrs	r3, PRIMASK
 80020dc:	613b      	str	r3, [r7, #16]
  return(result);
 80020de:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80020e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80020e2:	b672      	cpsid	i
}
 80020e4:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	3304      	adds	r3, #4
 80020f2:	623b      	str	r3, [r7, #32]
    src_addr++;
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	3304      	adds	r3, #4
 80020f8:	61fb      	str	r3, [r7, #28]
    index--;
 80020fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020fe:	3b01      	subs	r3, #1
 8002100:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8002104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002108:	2b00      	cmp	r3, #0
 800210a:	d1ec      	bne.n	80020e6 <FLASH_Program_QuadWord+0x36>
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f383 8810 	msr	PRIMASK, r3
}
 8002116:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8002118:	bf00      	nop
 800211a:	372c      	adds	r7, #44	@ 0x2c
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	40022028 	.word	0x40022028

08002128 <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002132:	4b09      	ldr	r3, [pc, #36]	@ (8002158 <FLASH_Program_HalfWord+0x30>)
 8002134:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f043 0202 	orr.w	r2, r3, #2
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	8812      	ldrh	r2, [r2, #0]
 8002148:	b292      	uxth	r2, r2
 800214a:	801a      	strh	r2, [r3, #0]
}
 800214c:	bf00      	nop
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	40022028 	.word	0x40022028

0800215c <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002166:	4b33      	ldr	r3, [pc, #204]	@ (8002234 <HAL_FLASHEx_Erase+0xd8>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d101      	bne.n	8002172 <HAL_FLASHEx_Erase+0x16>
 800216e:	2302      	movs	r3, #2
 8002170:	e05c      	b.n	800222c <HAL_FLASHEx_Erase+0xd0>
 8002172:	4b30      	ldr	r3, [pc, #192]	@ (8002234 <HAL_FLASHEx_Erase+0xd8>)
 8002174:	2201      	movs	r2, #1
 8002176:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002178:	4b2e      	ldr	r3, [pc, #184]	@ (8002234 <HAL_FLASHEx_Erase+0xd8>)
 800217a:	2200      	movs	r2, #0
 800217c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800217e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002182:	f7ff ff47 	bl	8002014 <FLASH_WaitForLastOperation>
 8002186:	4603      	mov	r3, r0
 8002188:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800218a:	7dfb      	ldrb	r3, [r7, #23]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d149      	bne.n	8002224 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a27      	ldr	r2, [pc, #156]	@ (8002234 <HAL_FLASHEx_Erase+0xd8>)
 8002196:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 8002198:	4b27      	ldr	r3, [pc, #156]	@ (8002238 <HAL_FLASHEx_Erase+0xdc>)
 800219a:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021a4:	f248 0208 	movw	r2, #32776	@ 0x8008
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d10b      	bne.n	80021c4 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 f843 	bl	800223c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80021b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021ba:	f7ff ff2b 	bl	8002014 <FLASH_WaitForLastOperation>
 80021be:	4603      	mov	r3, r0
 80021c0:	75fb      	strb	r3, [r7, #23]
 80021c2:	e025      	b.n	8002210 <HAL_FLASHEx_Erase+0xb4>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ca:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	e015      	b.n	8002200 <HAL_FLASHEx_Erase+0xa4>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	4619      	mov	r1, r3
 80021da:	6938      	ldr	r0, [r7, #16]
 80021dc:	f000 f866 	bl	80022ac <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80021e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021e4:	f7ff ff16 	bl	8002014 <FLASH_WaitForLastOperation>
 80021e8:	4603      	mov	r3, r0
 80021ea:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 80021ec:	7dfb      	ldrb	r3, [r7, #23]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	601a      	str	r2, [r3, #0]
          break;
 80021f8:	e00a      	b.n	8002210 <HAL_FLASHEx_Erase+0xb4>
           sector_index++)
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	3301      	adds	r3, #1
 80021fe:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	4413      	add	r3, r2
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	429a      	cmp	r2, r3
 800220e:	d3e1      	bcc.n	80021d4 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800221c:	43db      	mvns	r3, r3
 800221e:	401a      	ands	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002224:	4b03      	ldr	r3, [pc, #12]	@ (8002234 <HAL_FLASHEx_Erase+0xd8>)
 8002226:	2200      	movs	r2, #0
 8002228:	701a      	strb	r2, [r3, #0]

  return status;
 800222a:	7dfb      	ldrb	r3, [r7, #23]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	2000000c 	.word	0x2000000c
 8002238:	40022028 	.word	0x40022028

0800223c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002244:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <FLASH_MassErase+0x6c>)
 8002246:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	2b03      	cmp	r3, #3
 8002250:	d108      	bne.n	8002264 <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800225a:	f043 0320 	orr.w	r3, r3, #32
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 8002262:	e01b      	b.n	800229c <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b00      	cmp	r3, #0
 800226c:	d009      	beq.n	8002282 <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002276:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800227a:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002294:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	6013      	str	r3, [r2, #0]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	40022028 	.word	0x40022028

080022ac <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80022b6:	4b18      	ldr	r3, [pc, #96]	@ (8002318 <FLASH_Erase_Sector+0x6c>)
 80022b8:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d011      	beq.n	80022e8 <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022cc:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	019b      	lsls	r3, r3, #6
 80022dc:	4313      	orrs	r3, r2
 80022de:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 80022e6:	e010      	b.n	800230a <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f423 52fe 	bic.w	r2, r3, #8128	@ 0x1fc0
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	019b      	lsls	r3, r3, #6
 80022fc:	4313      	orrs	r3, r2
 80022fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002302:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	6013      	str	r3, [r2, #0]
}
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	40022028 	.word	0x40022028

0800231c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800231c:	b480      	push	{r7}
 800231e:	b087      	sub	sp, #28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800232a:	e142      	b.n	80025b2 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	2101      	movs	r1, #1
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	fa01 f303 	lsl.w	r3, r1, r3
 8002338:	4013      	ands	r3, r2
 800233a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 8134 	beq.w	80025ac <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b02      	cmp	r3, #2
 800234a:	d003      	beq.n	8002354 <HAL_GPIO_Init+0x38>
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b12      	cmp	r3, #18
 8002352:	d125      	bne.n	80023a0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	08da      	lsrs	r2, r3, #3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3208      	adds	r2, #8
 800235c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002360:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	220f      	movs	r2, #15
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	4013      	ands	r3, r2
 8002376:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	f003 020f 	and.w	r2, r3, #15
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	4313      	orrs	r3, r2
 8002390:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	08da      	lsrs	r2, r3, #3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	3208      	adds	r2, #8
 800239a:	6979      	ldr	r1, [r7, #20]
 800239c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	2203      	movs	r2, #3
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	4013      	ands	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f003 0203 	and.w	r2, r3, #3
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d00b      	beq.n	80023f4 <HAL_GPIO_Init+0xd8>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d007      	beq.n	80023f4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023e8:	2b11      	cmp	r3, #17
 80023ea:	d003      	beq.n	80023f4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b12      	cmp	r3, #18
 80023f2:	d130      	bne.n	8002456 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	2203      	movs	r2, #3
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	4013      	ands	r3, r2
 800240a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	4313      	orrs	r3, r2
 800241c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800242a:	2201      	movs	r2, #1
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	4013      	ands	r3, r2
 8002438:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	f003 0201 	and.w	r2, r3, #1
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	4313      	orrs	r3, r2
 800244e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 0303 	and.w	r3, r3, #3
 800245e:	2b03      	cmp	r3, #3
 8002460:	d109      	bne.n	8002476 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800246a:	2b03      	cmp	r3, #3
 800246c:	d11b      	bne.n	80024a6 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d017      	beq.n	80024a6 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	2203      	movs	r2, #3
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	4013      	ands	r3, r2
 800248c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	689a      	ldr	r2, [r3, #8]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	4313      	orrs	r3, r2
 800249e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d07c      	beq.n	80025ac <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80024b2:	4a47      	ldr	r2, [pc, #284]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	089b      	lsrs	r3, r3, #2
 80024b8:	3318      	adds	r3, #24
 80024ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024be:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	00db      	lsls	r3, r3, #3
 80024c8:	220f      	movs	r2, #15
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	4013      	ands	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	0a9a      	lsrs	r2, r3, #10
 80024da:	4b3e      	ldr	r3, [pc, #248]	@ (80025d4 <HAL_GPIO_Init+0x2b8>)
 80024dc:	4013      	ands	r3, r2
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	f002 0203 	and.w	r2, r2, #3
 80024e4:	00d2      	lsls	r2, r2, #3
 80024e6:	4093      	lsls	r3, r2
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80024ee:	4938      	ldr	r1, [pc, #224]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	089b      	lsrs	r3, r3, #2
 80024f4:	3318      	adds	r3, #24
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80024fc:	4b34      	ldr	r3, [pc, #208]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	43db      	mvns	r3, r3
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	4013      	ands	r3, r2
 800250a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002520:	4a2b      	ldr	r2, [pc, #172]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002526:	4b2a      	ldr	r3, [pc, #168]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	43db      	mvns	r3, r3
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	4013      	ands	r3, r2
 8002534:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800254a:	4a21      	ldr	r2, [pc, #132]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002550:	4b1f      	ldr	r3, [pc, #124]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 8002552:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002556:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	43db      	mvns	r3, r3
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	4013      	ands	r3, r2
 8002560:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4313      	orrs	r3, r2
 8002574:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002576:	4a16      	ldr	r2, [pc, #88]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800257e:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 8002580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002584:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	43db      	mvns	r3, r3
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	4013      	ands	r3, r2
 800258e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80025a4:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <HAL_GPIO_Init+0x2b4>)
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	3301      	adds	r3, #1
 80025b0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	fa22 f303 	lsr.w	r3, r2, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f47f aeb5 	bne.w	800232c <HAL_GPIO_Init+0x10>
  }
}
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	371c      	adds	r7, #28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	44022000 	.word	0x44022000
 80025d4:	002f7f7f 	.word	0x002f7f7f

080025d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80025e6:	e0a0      	b.n	800272a <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80025e8:	2201      	movs	r2, #1
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	4013      	ands	r3, r2
 80025f4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 8093 	beq.w	8002724 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80025fe:	4a52      	ldr	r2, [pc, #328]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	089b      	lsrs	r3, r3, #2
 8002604:	3318      	adds	r3, #24
 8002606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800260a:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f003 0303 	and.w	r3, r3, #3
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	220f      	movs	r2, #15
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	4013      	ands	r3, r2
 800261e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	0a9a      	lsrs	r2, r3, #10
 8002624:	4b49      	ldr	r3, [pc, #292]	@ (800274c <HAL_GPIO_DeInit+0x174>)
 8002626:	4013      	ands	r3, r2
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	f002 0203 	and.w	r2, r2, #3
 800262e:	00d2      	lsls	r2, r2, #3
 8002630:	4093      	lsls	r3, r2
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	429a      	cmp	r2, r3
 8002636:	d136      	bne.n	80026a6 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002638:	4b43      	ldr	r3, [pc, #268]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 800263a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	43db      	mvns	r3, r3
 8002642:	4941      	ldr	r1, [pc, #260]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 8002644:	4013      	ands	r3, r2
 8002646:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800264a:	4b3f      	ldr	r3, [pc, #252]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 800264c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	43db      	mvns	r3, r3
 8002654:	493c      	ldr	r1, [pc, #240]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 8002656:	4013      	ands	r3, r2
 8002658:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800265c:	4b3a      	ldr	r3, [pc, #232]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	43db      	mvns	r3, r3
 8002664:	4938      	ldr	r1, [pc, #224]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 8002666:	4013      	ands	r3, r2
 8002668:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800266a:	4b37      	ldr	r3, [pc, #220]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	43db      	mvns	r3, r3
 8002672:	4935      	ldr	r1, [pc, #212]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 8002674:	4013      	ands	r3, r2
 8002676:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	220f      	movs	r2, #15
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002688:	4a2f      	ldr	r2, [pc, #188]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	3318      	adds	r3, #24
 8002690:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	43da      	mvns	r2, r3
 8002698:	482b      	ldr	r0, [pc, #172]	@ (8002748 <HAL_GPIO_DeInit+0x170>)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	089b      	lsrs	r3, r3, #2
 800269e:	400a      	ands	r2, r1
 80026a0:	3318      	adds	r3, #24
 80026a2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	2103      	movs	r1, #3
 80026b0:	fa01 f303 	lsl.w	r3, r1, r3
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	08da      	lsrs	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3208      	adds	r2, #8
 80026c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	220f      	movs	r2, #15
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	08d2      	lsrs	r2, r2, #3
 80026da:	4019      	ands	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3208      	adds	r2, #8
 80026e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	2103      	movs	r1, #3
 80026ee:	fa01 f303 	lsl.w	r3, r1, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	401a      	ands	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	2101      	movs	r1, #1
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	fa01 f303 	lsl.w	r3, r1, r3
 8002706:	43db      	mvns	r3, r3
 8002708:	401a      	ands	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	2103      	movs	r1, #3
 8002718:	fa01 f303 	lsl.w	r3, r1, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	401a      	ands	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	3301      	adds	r3, #1
 8002728:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa22 f303 	lsr.w	r3, r2, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	f47f af58 	bne.w	80025e8 <HAL_GPIO_DeInit+0x10>
  }
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	44022000 	.word	0x44022000
 800274c:	002f7f7f 	.word	0x002f7f7f

08002750 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d102      	bne.n	8002764 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	f000 bc28 	b.w	8002fb4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002764:	4b94      	ldr	r3, [pc, #592]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	f003 0318 	and.w	r3, r3, #24
 800276c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800276e:	4b92      	ldr	r3, [pc, #584]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0310 	and.w	r3, r3, #16
 8002780:	2b00      	cmp	r3, #0
 8002782:	d05b      	beq.n	800283c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	2b08      	cmp	r3, #8
 8002788:	d005      	beq.n	8002796 <HAL_RCC_OscConfig+0x46>
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	2b18      	cmp	r3, #24
 800278e:	d114      	bne.n	80027ba <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	2b02      	cmp	r3, #2
 8002794:	d111      	bne.n	80027ba <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d102      	bne.n	80027a4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	f000 bc08 	b.w	8002fb4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80027a4:	4b84      	ldr	r3, [pc, #528]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	041b      	lsls	r3, r3, #16
 80027b2:	4981      	ldr	r1, [pc, #516]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80027b8:	e040      	b.n	800283c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d023      	beq.n	800280a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80027c2:	4b7d      	ldr	r3, [pc, #500]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a7c      	ldr	r2, [pc, #496]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80027c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ce:	f7fe fc7b 	bl	80010c8 <HAL_GetTick>
 80027d2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80027d6:	f7fe fc77 	bl	80010c8 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e3e5      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80027e8:	4b73      	ldr	r3, [pc, #460]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80027f4:	4b70      	ldr	r3, [pc, #448]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	041b      	lsls	r3, r3, #16
 8002802:	496d      	ldr	r1, [pc, #436]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002804:	4313      	orrs	r3, r2
 8002806:	618b      	str	r3, [r1, #24]
 8002808:	e018      	b.n	800283c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800280a:	4b6b      	ldr	r3, [pc, #428]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a6a      	ldr	r2, [pc, #424]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002810:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002816:	f7fe fc57 	bl	80010c8 <HAL_GetTick>
 800281a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800281e:	f7fe fc53 	bl	80010c8 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e3c1      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002830:	4b61      	ldr	r3, [pc, #388]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1f0      	bne.n	800281e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 80a0 	beq.w	800298a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	2b10      	cmp	r3, #16
 800284e:	d005      	beq.n	800285c <HAL_RCC_OscConfig+0x10c>
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	2b18      	cmp	r3, #24
 8002854:	d109      	bne.n	800286a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	2b03      	cmp	r3, #3
 800285a:	d106      	bne.n	800286a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	f040 8092 	bne.w	800298a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e3a4      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002872:	d106      	bne.n	8002882 <HAL_RCC_OscConfig+0x132>
 8002874:	4b50      	ldr	r3, [pc, #320]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a4f      	ldr	r2, [pc, #316]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800287a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	e058      	b.n	8002934 <HAL_RCC_OscConfig+0x1e4>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d112      	bne.n	80028b0 <HAL_RCC_OscConfig+0x160>
 800288a:	4b4b      	ldr	r3, [pc, #300]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a4a      	ldr	r2, [pc, #296]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002890:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	4b48      	ldr	r3, [pc, #288]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a47      	ldr	r2, [pc, #284]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800289c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4b45      	ldr	r3, [pc, #276]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a44      	ldr	r2, [pc, #272]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	e041      	b.n	8002934 <HAL_RCC_OscConfig+0x1e4>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028b8:	d112      	bne.n	80028e0 <HAL_RCC_OscConfig+0x190>
 80028ba:	4b3f      	ldr	r3, [pc, #252]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a3e      	ldr	r2, [pc, #248]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	4b3c      	ldr	r3, [pc, #240]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a3b      	ldr	r2, [pc, #236]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	4b39      	ldr	r3, [pc, #228]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a38      	ldr	r2, [pc, #224]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e029      	b.n	8002934 <HAL_RCC_OscConfig+0x1e4>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80028e8:	d112      	bne.n	8002910 <HAL_RCC_OscConfig+0x1c0>
 80028ea:	4b33      	ldr	r3, [pc, #204]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a32      	ldr	r2, [pc, #200]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	4b30      	ldr	r3, [pc, #192]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a2f      	ldr	r2, [pc, #188]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 80028fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a2c      	ldr	r2, [pc, #176]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e011      	b.n	8002934 <HAL_RCC_OscConfig+0x1e4>
 8002910:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a28      	ldr	r2, [pc, #160]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b26      	ldr	r3, [pc, #152]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a25      	ldr	r2, [pc, #148]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	4b23      	ldr	r3, [pc, #140]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a22      	ldr	r2, [pc, #136]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 800292e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d013      	beq.n	8002964 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800293c:	f7fe fbc4 	bl	80010c8 <HAL_GetTick>
 8002940:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002944:	f7fe fbc0 	bl	80010c8 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b64      	cmp	r3, #100	@ 0x64
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e32e      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002956:	4b18      	ldr	r3, [pc, #96]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f0      	beq.n	8002944 <HAL_RCC_OscConfig+0x1f4>
 8002962:	e012      	b.n	800298a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7fe fbb0 	bl	80010c8 <HAL_GetTick>
 8002968:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800296c:	f7fe fbac 	bl	80010c8 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	@ 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e31a      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800297e:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <HAL_RCC_OscConfig+0x268>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 809a 	beq.w	8002acc <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_RCC_OscConfig+0x25a>
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	2b18      	cmp	r3, #24
 80029a2:	d149      	bne.n	8002a38 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d146      	bne.n	8002a38 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d104      	bne.n	80029bc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e2fe      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
 80029b6:	bf00      	nop
 80029b8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d11c      	bne.n	80029fc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80029c2:	4b9a      	ldr	r3, [pc, #616]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0218 	and.w	r2, r3, #24
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d014      	beq.n	80029fc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80029d2:	4b96      	ldr	r3, [pc, #600]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 0218 	bic.w	r2, r3, #24
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	4993      	ldr	r1, [pc, #588]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80029e4:	f000 fdd0 	bl	8003588 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029e8:	4b91      	ldr	r3, [pc, #580]	@ (8002c30 <HAL_RCC_OscConfig+0x4e0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe fae1 	bl	8000fb4 <HAL_InitTick>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e2db      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fc:	f7fe fb64 	bl	80010c8 <HAL_GetTick>
 8002a00:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002a04:	f7fe fb60 	bl	80010c8 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e2ce      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a16:	4b85      	ldr	r3, [pc, #532]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002a22:	4b82      	ldr	r3, [pc, #520]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	041b      	lsls	r3, r3, #16
 8002a30:	497e      	ldr	r1, [pc, #504]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002a36:	e049      	b.n	8002acc <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d02c      	beq.n	8002a9a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002a40:	4b7a      	ldr	r3, [pc, #488]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f023 0218 	bic.w	r2, r3, #24
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	4977      	ldr	r1, [pc, #476]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002a52:	4b76      	ldr	r3, [pc, #472]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a75      	ldr	r2, [pc, #468]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5e:	f7fe fb33 	bl	80010c8 <HAL_GetTick>
 8002a62:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002a66:	f7fe fb2f 	bl	80010c8 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e29d      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a78:	4b6c      	ldr	r3, [pc, #432]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f0      	beq.n	8002a66 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002a84:	4b69      	ldr	r3, [pc, #420]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	041b      	lsls	r3, r3, #16
 8002a92:	4966      	ldr	r1, [pc, #408]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	610b      	str	r3, [r1, #16]
 8002a98:	e018      	b.n	8002acc <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a9a:	4b64      	ldr	r3, [pc, #400]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a63      	ldr	r2, [pc, #396]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002aa0:	f023 0301 	bic.w	r3, r3, #1
 8002aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa6:	f7fe fb0f 	bl	80010c8 <HAL_GetTick>
 8002aaa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002aae:	f7fe fb0b 	bl	80010c8 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e279      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac0:	4b5a      	ldr	r3, [pc, #360]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1f0      	bne.n	8002aae <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d03c      	beq.n	8002b52 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d01c      	beq.n	8002b1a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ae0:	4b52      	ldr	r3, [pc, #328]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ae6:	4a51      	ldr	r2, [pc, #324]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002ae8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002aec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af0:	f7fe faea 	bl	80010c8 <HAL_GetTick>
 8002af4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002af8:	f7fe fae6 	bl	80010c8 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e254      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002b0a:	4b48      	ldr	r3, [pc, #288]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002b0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0ef      	beq.n	8002af8 <HAL_RCC_OscConfig+0x3a8>
 8002b18:	e01b      	b.n	8002b52 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b1a:	4b44      	ldr	r3, [pc, #272]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b20:	4a42      	ldr	r2, [pc, #264]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002b22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002b26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2a:	f7fe facd 	bl	80010c8 <HAL_GetTick>
 8002b2e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002b32:	f7fe fac9 	bl	80010c8 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e237      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002b44:	4b39      	ldr	r3, [pc, #228]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002b46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1ef      	bne.n	8002b32 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0304 	and.w	r3, r3, #4
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 80d2 	beq.w	8002d04 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002b60:	4b34      	ldr	r3, [pc, #208]	@ (8002c34 <HAL_RCC_OscConfig+0x4e4>)
 8002b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d118      	bne.n	8002b9e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002b6c:	4b31      	ldr	r3, [pc, #196]	@ (8002c34 <HAL_RCC_OscConfig+0x4e4>)
 8002b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b70:	4a30      	ldr	r2, [pc, #192]	@ (8002c34 <HAL_RCC_OscConfig+0x4e4>)
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b78:	f7fe faa6 	bl	80010c8 <HAL_GetTick>
 8002b7c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b80:	f7fe faa2 	bl	80010c8 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e210      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002b92:	4b28      	ldr	r3, [pc, #160]	@ (8002c34 <HAL_RCC_OscConfig+0x4e4>)
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d108      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x468>
 8002ba6:	4b21      	ldr	r3, [pc, #132]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002ba8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bac:	4a1f      	ldr	r2, [pc, #124]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bb6:	e074      	b.n	8002ca2 <HAL_RCC_OscConfig+0x552>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d118      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x4a2>
 8002bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002bc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bc6:	4a19      	ldr	r2, [pc, #100]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002bc8:	f023 0301 	bic.w	r3, r3, #1
 8002bcc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bd0:	4b16      	ldr	r3, [pc, #88]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002bd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bd6:	4a15      	ldr	r2, [pc, #84]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002bd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bdc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002be0:	4b12      	ldr	r3, [pc, #72]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002be2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002be6:	4a11      	ldr	r2, [pc, #68]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002be8:	f023 0304 	bic.w	r3, r3, #4
 8002bec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bf0:	e057      	b.n	8002ca2 <HAL_RCC_OscConfig+0x552>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2b05      	cmp	r3, #5
 8002bf8:	d11e      	bne.n	8002c38 <HAL_RCC_OscConfig+0x4e8>
 8002bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002bfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c00:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002c02:	f043 0304 	orr.w	r3, r3, #4
 8002c06:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c0a:	4b08      	ldr	r3, [pc, #32]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002c0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c10:	4a06      	ldr	r2, [pc, #24]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002c12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c1a:	4b04      	ldr	r3, [pc, #16]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c20:	4a02      	ldr	r2, [pc, #8]	@ (8002c2c <HAL_RCC_OscConfig+0x4dc>)
 8002c22:	f043 0301 	orr.w	r3, r3, #1
 8002c26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c2a:	e03a      	b.n	8002ca2 <HAL_RCC_OscConfig+0x552>
 8002c2c:	44020c00 	.word	0x44020c00
 8002c30:	20000004 	.word	0x20000004
 8002c34:	44020800 	.word	0x44020800
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	2b85      	cmp	r3, #133	@ 0x85
 8002c3e:	d118      	bne.n	8002c72 <HAL_RCC_OscConfig+0x522>
 8002c40:	4ba2      	ldr	r3, [pc, #648]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c46:	4aa1      	ldr	r2, [pc, #644]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c50:	4b9e      	ldr	r3, [pc, #632]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c56:	4a9d      	ldr	r2, [pc, #628]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c60:	4b9a      	ldr	r3, [pc, #616]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c66:	4a99      	ldr	r2, [pc, #612]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c68:	f043 0301 	orr.w	r3, r3, #1
 8002c6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c70:	e017      	b.n	8002ca2 <HAL_RCC_OscConfig+0x552>
 8002c72:	4b96      	ldr	r3, [pc, #600]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c78:	4a94      	ldr	r2, [pc, #592]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c7a:	f023 0301 	bic.w	r3, r3, #1
 8002c7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c82:	4b92      	ldr	r3, [pc, #584]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c88:	4a90      	ldr	r2, [pc, #576]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c8a:	f023 0304 	bic.w	r3, r3, #4
 8002c8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c92:	4b8e      	ldr	r3, [pc, #568]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c98:	4a8c      	ldr	r2, [pc, #560]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002c9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d016      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7fe fa0d 	bl	80010c8 <HAL_GetTick>
 8002cae:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cb0:	e00a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb2:	f7fe fa09 	bl	80010c8 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e175      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cc8:	4b80      	ldr	r3, [pc, #512]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002cca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ed      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x562>
 8002cd6:	e015      	b.n	8002d04 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7fe f9f6 	bl	80010c8 <HAL_GetTick>
 8002cdc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cde:	e00a      	b.n	8002cf6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce0:	f7fe f9f2 	bl	80010c8 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e15e      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cf6:	4b75      	ldr	r3, [pc, #468]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002cf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1ed      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d036      	beq.n	8002d7e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d019      	beq.n	8002d4c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d18:	4b6c      	ldr	r3, [pc, #432]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a6b      	ldr	r2, [pc, #428]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d22:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d24:	f7fe f9d0 	bl	80010c8 <HAL_GetTick>
 8002d28:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002d2c:	f7fe f9cc 	bl	80010c8 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e13a      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002d3e:	4b63      	ldr	r3, [pc, #396]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0f0      	beq.n	8002d2c <HAL_RCC_OscConfig+0x5dc>
 8002d4a:	e018      	b.n	8002d7e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d4c:	4b5f      	ldr	r3, [pc, #380]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a5e      	ldr	r2, [pc, #376]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fe f9b6 	bl	80010c8 <HAL_GetTick>
 8002d5c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002d60:	f7fe f9b2 	bl	80010c8 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e120      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002d72:	4b56      	ldr	r3, [pc, #344]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1f0      	bne.n	8002d60 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 8115 	beq.w	8002fb2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	2b18      	cmp	r3, #24
 8002d8c:	f000 80af 	beq.w	8002eee <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	f040 8086 	bne.w	8002ea6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002d9a:	4b4c      	ldr	r3, [pc, #304]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a4b      	ldr	r2, [pc, #300]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002da0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da6:	f7fe f98f 	bl	80010c8 <HAL_GetTick>
 8002daa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002dac:	e008      	b.n	8002dc0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002dae:	f7fe f98b 	bl	80010c8 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e0f9      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002dc0:	4b42      	ldr	r3, [pc, #264]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1f0      	bne.n	8002dae <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002dcc:	4b3f      	ldr	r3, [pc, #252]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002dd4:	f023 0303 	bic.w	r3, r3, #3
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002de0:	0212      	lsls	r2, r2, #8
 8002de2:	430a      	orrs	r2, r1
 8002de4:	4939      	ldr	r1, [pc, #228]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	628b      	str	r3, [r1, #40]	@ 0x28
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dee:	3b01      	subs	r3, #1
 8002df0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	025b      	lsls	r3, r3, #9
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e04:	3b01      	subs	r3, #1
 8002e06:	041b      	lsls	r3, r3, #16
 8002e08:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	3b01      	subs	r3, #1
 8002e14:	061b      	lsls	r3, r3, #24
 8002e16:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002e1a:	492c      	ldr	r1, [pc, #176]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002e20:	4b2a      	ldr	r3, [pc, #168]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e24:	4a29      	ldr	r2, [pc, #164]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e26:	f023 0310 	bic.w	r3, r3, #16
 8002e2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e30:	4a26      	ldr	r2, [pc, #152]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002e36:	4b25      	ldr	r3, [pc, #148]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3a:	4a24      	ldr	r2, [pc, #144]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e3c:	f043 0310 	orr.w	r3, r3, #16
 8002e40:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002e42:	4b22      	ldr	r3, [pc, #136]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	f023 020c 	bic.w	r2, r3, #12
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4e:	491f      	ldr	r1, [pc, #124]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002e54:	4b1d      	ldr	r3, [pc, #116]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e58:	f023 0220 	bic.w	r2, r3, #32
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e60:	491a      	ldr	r1, [pc, #104]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002e66:	4b19      	ldr	r3, [pc, #100]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6a:	4a18      	ldr	r2, [pc, #96]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e70:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002e72:	4b16      	ldr	r3, [pc, #88]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a15      	ldr	r2, [pc, #84]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7e:	f7fe f923 	bl	80010c8 <HAL_GetTick>
 8002e82:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002e86:	f7fe f91f 	bl	80010c8 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e08d      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002e98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0f0      	beq.n	8002e86 <HAL_RCC_OscConfig+0x736>
 8002ea4:	e085      	b.n	8002fb2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002ea6:	4b09      	ldr	r3, [pc, #36]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a08      	ldr	r2, [pc, #32]	@ (8002ecc <HAL_RCC_OscConfig+0x77c>)
 8002eac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb2:	f7fe f909 	bl	80010c8 <HAL_GetTick>
 8002eb6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002eb8:	e00a      	b.n	8002ed0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002eba:	f7fe f905 	bl	80010c8 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d903      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e073      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
 8002ecc:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1ee      	bne.n	8002eba <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002edc:	4b37      	ldr	r3, [pc, #220]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee0:	4a36      	ldr	r2, [pc, #216]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002ee2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002ee6:	f023 0303 	bic.w	r3, r3, #3
 8002eea:	6293      	str	r3, [r2, #40]	@ 0x28
 8002eec:	e061      	b.n	8002fb2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002eee:	4b33      	ldr	r3, [pc, #204]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002ef4:	4b31      	ldr	r3, [pc, #196]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ef8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d031      	beq.n	8002f66 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	f003 0203 	and.w	r2, r3, #3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d12a      	bne.n	8002f66 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d122      	bne.n	8002f66 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f2a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d11a      	bne.n	8002f66 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	0a5b      	lsrs	r3, r3, #9
 8002f34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f3c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d111      	bne.n	8002f66 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	0c1b      	lsrs	r3, r3, #16
 8002f46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d108      	bne.n	8002f66 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	0e1b      	lsrs	r3, r3, #24
 8002f58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d001      	beq.n	8002f6a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e024      	b.n	8002fb4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002f6a:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f6e:	08db      	lsrs	r3, r3, #3
 8002f70:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d01a      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f80:	4a0e      	ldr	r2, [pc, #56]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002f82:	f023 0310 	bic.w	r3, r3, #16
 8002f86:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7fe f89e 	bl	80010c8 <HAL_GetTick>
 8002f8c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002f8e:	bf00      	nop
 8002f90:	f7fe f89a 	bl	80010c8 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d0f9      	beq.n	8002f90 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa0:	4a06      	ldr	r2, [pc, #24]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002fa6:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	4a04      	ldr	r2, [pc, #16]	@ (8002fbc <HAL_RCC_OscConfig+0x86c>)
 8002fac:	f043 0310 	orr.w	r3, r3, #16
 8002fb0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3720      	adds	r7, #32
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	44020c00 	.word	0x44020c00

08002fc0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e19e      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd4:	4b83      	ldr	r3, [pc, #524]	@ (80031e4 <HAL_RCC_ClockConfig+0x224>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 030f 	and.w	r3, r3, #15
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d910      	bls.n	8003004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe2:	4b80      	ldr	r3, [pc, #512]	@ (80031e4 <HAL_RCC_ClockConfig+0x224>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f023 020f 	bic.w	r2, r3, #15
 8002fea:	497e      	ldr	r1, [pc, #504]	@ (80031e4 <HAL_RCC_ClockConfig+0x224>)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b7c      	ldr	r3, [pc, #496]	@ (80031e4 <HAL_RCC_ClockConfig+0x224>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e186      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0310 	and.w	r3, r3, #16
 800300c:	2b00      	cmp	r3, #0
 800300e:	d012      	beq.n	8003036 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	695a      	ldr	r2, [r3, #20]
 8003014:	4b74      	ldr	r3, [pc, #464]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	0a1b      	lsrs	r3, r3, #8
 800301a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800301e:	429a      	cmp	r2, r3
 8003020:	d909      	bls.n	8003036 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003022:	4b71      	ldr	r3, [pc, #452]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	021b      	lsls	r3, r3, #8
 8003030:	496d      	ldr	r1, [pc, #436]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003032:	4313      	orrs	r3, r2
 8003034:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0308 	and.w	r3, r3, #8
 800303e:	2b00      	cmp	r3, #0
 8003040:	d012      	beq.n	8003068 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691a      	ldr	r2, [r3, #16]
 8003046:	4b68      	ldr	r3, [pc, #416]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	091b      	lsrs	r3, r3, #4
 800304c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003050:	429a      	cmp	r2, r3
 8003052:	d909      	bls.n	8003068 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003054:	4b64      	ldr	r3, [pc, #400]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	4961      	ldr	r1, [pc, #388]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003064:	4313      	orrs	r3, r2
 8003066:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d010      	beq.n	8003096 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68da      	ldr	r2, [r3, #12]
 8003078:	4b5b      	ldr	r3, [pc, #364]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003080:	429a      	cmp	r2, r3
 8003082:	d908      	bls.n	8003096 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003084:	4b58      	ldr	r3, [pc, #352]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4955      	ldr	r1, [pc, #340]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003092:	4313      	orrs	r3, r2
 8003094:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d010      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	4b50      	ldr	r3, [pc, #320]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d908      	bls.n	80030c4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80030b2:	4b4d      	ldr	r3, [pc, #308]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	f023 020f 	bic.w	r2, r3, #15
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	494a      	ldr	r1, [pc, #296]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 8093 	beq.w	80031f8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	d107      	bne.n	80030ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80030da:	4b43      	ldr	r3, [pc, #268]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d121      	bne.n	800312a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e113      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d107      	bne.n	8003102 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030f2:	4b3d      	ldr	r3, [pc, #244]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d115      	bne.n	800312a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e107      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d107      	bne.n	800311a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800310a:	4b37      	ldr	r3, [pc, #220]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003112:	2b00      	cmp	r3, #0
 8003114:	d109      	bne.n	800312a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e0fb      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800311a:	4b33      	ldr	r3, [pc, #204]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e0f3      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800312a:	4b2f      	ldr	r3, [pc, #188]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	f023 0203 	bic.w	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	492c      	ldr	r1, [pc, #176]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003138:	4313      	orrs	r3, r2
 800313a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800313c:	f7fd ffc4 	bl	80010c8 <HAL_GetTick>
 8003140:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b03      	cmp	r3, #3
 8003148:	d112      	bne.n	8003170 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800314a:	e00a      	b.n	8003162 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800314c:	f7fd ffbc 	bl	80010c8 <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800315a:	4293      	cmp	r3, r2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e0d7      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003162:	4b21      	ldr	r3, [pc, #132]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	f003 0318 	and.w	r3, r3, #24
 800316a:	2b18      	cmp	r3, #24
 800316c:	d1ee      	bne.n	800314c <HAL_RCC_ClockConfig+0x18c>
 800316e:	e043      	b.n	80031f8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b02      	cmp	r3, #2
 8003176:	d112      	bne.n	800319e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003178:	e00a      	b.n	8003190 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800317a:	f7fd ffa5 	bl	80010c8 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003188:	4293      	cmp	r3, r2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e0c0      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003190:	4b15      	ldr	r3, [pc, #84]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	f003 0318 	and.w	r3, r3, #24
 8003198:	2b10      	cmp	r3, #16
 800319a:	d1ee      	bne.n	800317a <HAL_RCC_ClockConfig+0x1ba>
 800319c:	e02c      	b.n	80031f8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d122      	bne.n	80031ec <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80031a6:	e00a      	b.n	80031be <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80031a8:	f7fd ff8e 	bl	80010c8 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e0a9      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80031be:	4b0a      	ldr	r3, [pc, #40]	@ (80031e8 <HAL_RCC_ClockConfig+0x228>)
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	f003 0318 	and.w	r3, r3, #24
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	d1ee      	bne.n	80031a8 <HAL_RCC_ClockConfig+0x1e8>
 80031ca:	e015      	b.n	80031f8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80031cc:	f7fd ff7c 	bl	80010c8 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031da:	4293      	cmp	r3, r2
 80031dc:	d906      	bls.n	80031ec <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e097      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
 80031e2:	bf00      	nop
 80031e4:	40022000 	.word	0x40022000
 80031e8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80031ec:	4b4b      	ldr	r3, [pc, #300]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	f003 0318 	and.w	r3, r3, #24
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1e9      	bne.n	80031cc <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d010      	beq.n	8003226 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	4b44      	ldr	r3, [pc, #272]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	f003 030f 	and.w	r3, r3, #15
 8003210:	429a      	cmp	r2, r3
 8003212:	d208      	bcs.n	8003226 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003214:	4b41      	ldr	r3, [pc, #260]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f023 020f 	bic.w	r2, r3, #15
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	493e      	ldr	r1, [pc, #248]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 8003222:	4313      	orrs	r3, r2
 8003224:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003226:	4b3e      	ldr	r3, [pc, #248]	@ (8003320 <HAL_RCC_ClockConfig+0x360>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d210      	bcs.n	8003256 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003234:	4b3a      	ldr	r3, [pc, #232]	@ (8003320 <HAL_RCC_ClockConfig+0x360>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f023 020f 	bic.w	r2, r3, #15
 800323c:	4938      	ldr	r1, [pc, #224]	@ (8003320 <HAL_RCC_ClockConfig+0x360>)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	4313      	orrs	r3, r2
 8003242:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003244:	4b36      	ldr	r3, [pc, #216]	@ (8003320 <HAL_RCC_ClockConfig+0x360>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	429a      	cmp	r2, r3
 8003250:	d001      	beq.n	8003256 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e05d      	b.n	8003312 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0304 	and.w	r3, r3, #4
 800325e:	2b00      	cmp	r3, #0
 8003260:	d010      	beq.n	8003284 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68da      	ldr	r2, [r3, #12]
 8003266:	4b2d      	ldr	r3, [pc, #180]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800326e:	429a      	cmp	r2, r3
 8003270:	d208      	bcs.n	8003284 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003272:	4b2a      	ldr	r3, [pc, #168]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	4927      	ldr	r1, [pc, #156]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 8003280:	4313      	orrs	r3, r2
 8003282:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b00      	cmp	r3, #0
 800328e:	d012      	beq.n	80032b6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691a      	ldr	r2, [r3, #16]
 8003294:	4b21      	ldr	r3, [pc, #132]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800329e:	429a      	cmp	r2, r3
 80032a0:	d209      	bcs.n	80032b6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80032a2:	4b1e      	ldr	r3, [pc, #120]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	011b      	lsls	r3, r3, #4
 80032b0:	491a      	ldr	r1, [pc, #104]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d012      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	695a      	ldr	r2, [r3, #20]
 80032c6:	4b15      	ldr	r3, [pc, #84]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	0a1b      	lsrs	r3, r3, #8
 80032cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d209      	bcs.n	80032e8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80032d4:	4b11      	ldr	r3, [pc, #68]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	021b      	lsls	r3, r3, #8
 80032e2:	490e      	ldr	r1, [pc, #56]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80032e8:	f000 f822 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80032ec:	4602      	mov	r2, r0
 80032ee:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_RCC_ClockConfig+0x35c>)
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	490b      	ldr	r1, [pc, #44]	@ (8003324 <HAL_RCC_ClockConfig+0x364>)
 80032f8:	5ccb      	ldrb	r3, [r1, r3]
 80032fa:	fa22 f303 	lsr.w	r3, r2, r3
 80032fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003328 <HAL_RCC_ClockConfig+0x368>)
 8003300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003302:	4b0a      	ldr	r3, [pc, #40]	@ (800332c <HAL_RCC_ClockConfig+0x36c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7fd fe54 	bl	8000fb4 <HAL_InitTick>
 800330c:	4603      	mov	r3, r0
 800330e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003310:	7afb      	ldrb	r3, [r7, #11]
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	44020c00 	.word	0x44020c00
 8003320:	40022000 	.word	0x40022000
 8003324:	080094a4 	.word	0x080094a4
 8003328:	20000000 	.word	0x20000000
 800332c:	20000004 	.word	0x20000004

08003330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003330:	b480      	push	{r7}
 8003332:	b089      	sub	sp, #36	@ 0x24
 8003334:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003336:	4b8c      	ldr	r3, [pc, #560]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f003 0318 	and.w	r3, r3, #24
 800333e:	2b08      	cmp	r3, #8
 8003340:	d102      	bne.n	8003348 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003342:	4b8a      	ldr	r3, [pc, #552]	@ (800356c <HAL_RCC_GetSysClockFreq+0x23c>)
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	e107      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003348:	4b87      	ldr	r3, [pc, #540]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f003 0318 	and.w	r3, r3, #24
 8003350:	2b00      	cmp	r3, #0
 8003352:	d112      	bne.n	800337a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003354:	4b84      	ldr	r3, [pc, #528]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0320 	and.w	r3, r3, #32
 800335c:	2b00      	cmp	r3, #0
 800335e:	d009      	beq.n	8003374 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003360:	4b81      	ldr	r3, [pc, #516]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	08db      	lsrs	r3, r3, #3
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	4a81      	ldr	r2, [pc, #516]	@ (8003570 <HAL_RCC_GetSysClockFreq+0x240>)
 800336c:	fa22 f303 	lsr.w	r3, r2, r3
 8003370:	61fb      	str	r3, [r7, #28]
 8003372:	e0f1      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003374:	4b7e      	ldr	r3, [pc, #504]	@ (8003570 <HAL_RCC_GetSysClockFreq+0x240>)
 8003376:	61fb      	str	r3, [r7, #28]
 8003378:	e0ee      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800337a:	4b7b      	ldr	r3, [pc, #492]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f003 0318 	and.w	r3, r3, #24
 8003382:	2b10      	cmp	r3, #16
 8003384:	d102      	bne.n	800338c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003386:	4b7b      	ldr	r3, [pc, #492]	@ (8003574 <HAL_RCC_GetSysClockFreq+0x244>)
 8003388:	61fb      	str	r3, [r7, #28]
 800338a:	e0e5      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800338c:	4b76      	ldr	r3, [pc, #472]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 800338e:	69db      	ldr	r3, [r3, #28]
 8003390:	f003 0318 	and.w	r3, r3, #24
 8003394:	2b18      	cmp	r3, #24
 8003396:	f040 80dd 	bne.w	8003554 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800339a:	4b73      	ldr	r3, [pc, #460]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80033a4:	4b70      	ldr	r3, [pc, #448]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80033a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a8:	0a1b      	lsrs	r3, r3, #8
 80033aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033ae:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80033b0:	4b6d      	ldr	r3, [pc, #436]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80033b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b4:	091b      	lsrs	r3, r3, #4
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80033bc:	4b6a      	ldr	r3, [pc, #424]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80033be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80033c0:	08db      	lsrs	r3, r3, #3
 80033c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	fb02 f303 	mul.w	r3, r2, r3
 80033cc:	ee07 3a90 	vmov	s15, r3
 80033d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033d4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 80b7 	beq.w	800354e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d003      	beq.n	80033ee <HAL_RCC_GetSysClockFreq+0xbe>
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2b03      	cmp	r3, #3
 80033ea:	d056      	beq.n	800349a <HAL_RCC_GetSysClockFreq+0x16a>
 80033ec:	e077      	b.n	80034de <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80033ee:	4b5e      	ldr	r3, [pc, #376]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0320 	and.w	r3, r3, #32
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d02d      	beq.n	8003456 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80033fa:	4b5b      	ldr	r3, [pc, #364]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	08db      	lsrs	r3, r3, #3
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	4a5a      	ldr	r2, [pc, #360]	@ (8003570 <HAL_RCC_GetSysClockFreq+0x240>)
 8003406:	fa22 f303 	lsr.w	r3, r2, r3
 800340a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	ee07 3a90 	vmov	s15, r3
 8003412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	ee07 3a90 	vmov	s15, r3
 800341c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003424:	4b50      	ldr	r3, [pc, #320]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 8003426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800342c:	ee07 3a90 	vmov	s15, r3
 8003430:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003434:	ed97 6a02 	vldr	s12, [r7, #8]
 8003438:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003578 <HAL_RCC_GetSysClockFreq+0x248>
 800343c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003440:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003448:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800344c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003450:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003454:	e065      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	ee07 3a90 	vmov	s15, r3
 800345c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003460:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800357c <HAL_RCC_GetSysClockFreq+0x24c>
 8003464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003468:	4b3f      	ldr	r3, [pc, #252]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 800346a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800346c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003470:	ee07 3a90 	vmov	s15, r3
 8003474:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003478:	ed97 6a02 	vldr	s12, [r7, #8]
 800347c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003578 <HAL_RCC_GetSysClockFreq+0x248>
 8003480:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003484:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800348c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003494:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003498:	e043      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	ee07 3a90 	vmov	s15, r3
 80034a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8003580 <HAL_RCC_GetSysClockFreq+0x250>
 80034a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80034ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034b4:	ee07 3a90 	vmov	s15, r3
 80034b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80034bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80034c0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003578 <HAL_RCC_GetSysClockFreq+0x248>
 80034c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80034cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80034dc:	e021      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	ee07 3a90 	vmov	s15, r3
 80034e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034e8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003584 <HAL_RCC_GetSysClockFreq+0x254>
 80034ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 80034f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034f8:	ee07 3a90 	vmov	s15, r3
 80034fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003500:	ed97 6a02 	vldr	s12, [r7, #8]
 8003504:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003578 <HAL_RCC_GetSysClockFreq+0x248>
 8003508:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800350c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003510:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003514:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003520:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003522:	4b11      	ldr	r3, [pc, #68]	@ (8003568 <HAL_RCC_GetSysClockFreq+0x238>)
 8003524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003526:	0a5b      	lsrs	r3, r3, #9
 8003528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800352c:	3301      	adds	r3, #1
 800352e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	ee07 3a90 	vmov	s15, r3
 8003536:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800353a:	edd7 6a06 	vldr	s13, [r7, #24]
 800353e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003546:	ee17 3a90 	vmov	r3, s15
 800354a:	61fb      	str	r3, [r7, #28]
 800354c:	e004      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800354e:	2300      	movs	r3, #0
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	e001      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003554:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_RCC_GetSysClockFreq+0x240>)
 8003556:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003558:	69fb      	ldr	r3, [r7, #28]
}
 800355a:	4618      	mov	r0, r3
 800355c:	3724      	adds	r7, #36	@ 0x24
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	44020c00 	.word	0x44020c00
 800356c:	003d0900 	.word	0x003d0900
 8003570:	03d09000 	.word	0x03d09000
 8003574:	016e3600 	.word	0x016e3600
 8003578:	46000000 	.word	0x46000000
 800357c:	4c742400 	.word	0x4c742400
 8003580:	4bb71b00 	.word	0x4bb71b00
 8003584:	4a742400 	.word	0x4a742400

08003588 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800358c:	f7ff fed0 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b08      	ldr	r3, [pc, #32]	@ (80035b4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003594:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003596:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800359a:	4907      	ldr	r1, [pc, #28]	@ (80035b8 <HAL_RCC_GetHCLKFreq+0x30>)
 800359c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800359e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80035a2:	fa22 f303 	lsr.w	r3, r2, r3
 80035a6:	4a05      	ldr	r2, [pc, #20]	@ (80035bc <HAL_RCC_GetHCLKFreq+0x34>)
 80035a8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80035aa:	4b04      	ldr	r3, [pc, #16]	@ (80035bc <HAL_RCC_GetHCLKFreq+0x34>)
 80035ac:	681b      	ldr	r3, [r3, #0]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	44020c00 	.word	0x44020c00
 80035b8:	080094a4 	.word	0x080094a4
 80035bc:	20000000 	.word	0x20000000

080035c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80035c4:	f7ff ffe0 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 80035c8:	4602      	mov	r2, r0
 80035ca:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	091b      	lsrs	r3, r3, #4
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	4904      	ldr	r1, [pc, #16]	@ (80035e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035d6:	5ccb      	ldrb	r3, [r1, r3]
 80035d8:	f003 031f 	and.w	r3, r3, #31
 80035dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	44020c00 	.word	0x44020c00
 80035e8:	080094b4 	.word	0x080094b4

080035ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80035f0:	f7ff ffca 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 80035f4:	4602      	mov	r2, r0
 80035f6:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	0a1b      	lsrs	r3, r3, #8
 80035fc:	f003 0307 	and.w	r3, r3, #7
 8003600:	4904      	ldr	r1, [pc, #16]	@ (8003614 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003602:	5ccb      	ldrb	r3, [r1, r3]
 8003604:	f003 031f 	and.w	r3, r3, #31
 8003608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800360c:	4618      	mov	r0, r3
 800360e:	bd80      	pop	{r7, pc}
 8003610:	44020c00 	.word	0x44020c00
 8003614:	080094b4 	.word	0x080094b4

08003618 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800361c:	f7ff ffb4 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 8003620:	4602      	mov	r2, r0
 8003622:	4b06      	ldr	r3, [pc, #24]	@ (800363c <HAL_RCC_GetPCLK3Freq+0x24>)
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	0b1b      	lsrs	r3, r3, #12
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	4904      	ldr	r1, [pc, #16]	@ (8003640 <HAL_RCC_GetPCLK3Freq+0x28>)
 800362e:	5ccb      	ldrb	r3, [r1, r3]
 8003630:	f003 031f 	and.w	r3, r3, #31
 8003634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003638:	4618      	mov	r0, r3
 800363a:	bd80      	pop	{r7, pc}
 800363c:	44020c00 	.word	0x44020c00
 8003640:	080094b4 	.word	0x080094b4

08003644 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003648:	b0aa      	sub	sp, #168	@ 0xa8
 800364a:	af00      	add	r7, sp, #0
 800364c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003650:	2300      	movs	r3, #0
 8003652:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003656:	2300      	movs	r3, #0
 8003658:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800365c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003664:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003668:	2500      	movs	r5, #0
 800366a:	ea54 0305 	orrs.w	r3, r4, r5
 800366e:	d00b      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003670:	4bb8      	ldr	r3, [pc, #736]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003672:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003676:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800367a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800367e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003680:	4ab4      	ldr	r2, [pc, #720]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003682:	430b      	orrs	r3, r1
 8003684:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003688:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	f002 0801 	and.w	r8, r2, #1
 8003694:	f04f 0900 	mov.w	r9, #0
 8003698:	ea58 0309 	orrs.w	r3, r8, r9
 800369c:	d038      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800369e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a4:	2b05      	cmp	r3, #5
 80036a6:	d819      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x98>
 80036a8:	a201      	add	r2, pc, #4	@ (adr r2, 80036b0 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80036aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ae:	bf00      	nop
 80036b0:	080036e5 	.word	0x080036e5
 80036b4:	080036c9 	.word	0x080036c9
 80036b8:	080036dd 	.word	0x080036dd
 80036bc:	080036e5 	.word	0x080036e5
 80036c0:	080036e5 	.word	0x080036e5
 80036c4:	080036e5 	.word	0x080036e5
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036cc:	3308      	adds	r3, #8
 80036ce:	4618      	mov	r0, r3
 80036d0:	f001 fff2 	bl	80056b8 <RCCEx_PLL2_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80036da:	e004      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80036e2:	e000      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80036e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10c      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80036ee:	4b99      	ldr	r3, [pc, #612]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80036f4:	f023 0107 	bic.w	r1, r3, #7
 80036f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036fe:	4a95      	ldr	r2, [pc, #596]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003700:	430b      	orrs	r3, r1
 8003702:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003706:	e003      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003708:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800370c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003710:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003718:	f002 0a02 	and.w	sl, r2, #2
 800371c:	f04f 0b00 	mov.w	fp, #0
 8003720:	ea5a 030b 	orrs.w	r3, sl, fp
 8003724:	d03c      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003726:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800372a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372c:	2b28      	cmp	r3, #40	@ 0x28
 800372e:	d01b      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003730:	2b28      	cmp	r3, #40	@ 0x28
 8003732:	d815      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003734:	2b20      	cmp	r3, #32
 8003736:	d019      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003738:	2b20      	cmp	r3, #32
 800373a:	d811      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800373c:	2b18      	cmp	r3, #24
 800373e:	d017      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003740:	2b18      	cmp	r3, #24
 8003742:	d80d      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003744:	2b00      	cmp	r3, #0
 8003746:	d015      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003748:	2b08      	cmp	r3, #8
 800374a:	d109      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800374c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003750:	3308      	adds	r3, #8
 8003752:	4618      	mov	r0, r3
 8003754:	f001 ffb0 	bl	80056b8 <RCCEx_PLL2_Config>
 8003758:	4603      	mov	r3, r0
 800375a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 800375e:	e00a      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003766:	e006      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003768:	bf00      	nop
 800376a:	e004      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800376c:	bf00      	nop
 800376e:	e002      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003770:	bf00      	nop
 8003772:	e000      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003776:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10c      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800377e:	4b75      	ldr	r3, [pc, #468]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003780:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003784:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003788:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800378c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378e:	4a71      	ldr	r2, [pc, #452]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003790:	430b      	orrs	r3, r1
 8003792:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003796:	e003      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003798:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800379c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	f002 0304 	and.w	r3, r2, #4
 80037ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037b0:	2300      	movs	r3, #0
 80037b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80037b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80037ba:	460b      	mov	r3, r1
 80037bc:	4313      	orrs	r3, r2
 80037be:	d040      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80037c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80037ca:	d01e      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80037cc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80037d0:	d817      	bhi.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80037d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037d6:	d01a      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80037d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037dc:	d811      	bhi.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80037de:	2bc0      	cmp	r3, #192	@ 0xc0
 80037e0:	d017      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80037e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80037e4:	d80d      	bhi.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d015      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80037ea:	2b40      	cmp	r3, #64	@ 0x40
 80037ec:	d109      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037f2:	3308      	adds	r3, #8
 80037f4:	4618      	mov	r0, r3
 80037f6:	f001 ff5f 	bl	80056b8 <RCCEx_PLL2_Config>
 80037fa:	4603      	mov	r3, r0
 80037fc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003800:	e00a      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003808:	e006      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800380a:	bf00      	nop
 800380c:	e004      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800380e:	bf00      	nop
 8003810:	e002      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003812:	bf00      	nop
 8003814:	e000      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003816:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003818:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10c      	bne.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003820:	4b4c      	ldr	r3, [pc, #304]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003822:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003826:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800382a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800382e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003830:	4a48      	ldr	r2, [pc, #288]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003832:	430b      	orrs	r3, r1
 8003834:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003838:	e003      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800383e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003842:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800384e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003852:	2300      	movs	r3, #0
 8003854:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003858:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800385c:	460b      	mov	r3, r1
 800385e:	4313      	orrs	r3, r2
 8003860:	d043      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003862:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003868:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800386c:	d021      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800386e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003872:	d81a      	bhi.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003874:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003878:	d01d      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x272>
 800387a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800387e:	d814      	bhi.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003880:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003884:	d019      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x276>
 8003886:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800388a:	d80e      	bhi.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 800388c:	2b00      	cmp	r3, #0
 800388e:	d016      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003890:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003894:	d109      	bne.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003896:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800389a:	3308      	adds	r3, #8
 800389c:	4618      	mov	r0, r3
 800389e:	f001 ff0b 	bl	80056b8 <RCCEx_PLL2_Config>
 80038a2:	4603      	mov	r3, r0
 80038a4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80038a8:	e00a      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80038b0:	e006      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80038b2:	bf00      	nop
 80038b4:	e004      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80038b6:	bf00      	nop
 80038b8:	e002      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80038ba:	bf00      	nop
 80038bc:	e000      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80038be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10c      	bne.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80038c8:	4b22      	ldr	r3, [pc, #136]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80038ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038ce:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80038d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80038da:	430b      	orrs	r3, r1
 80038dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038e0:	e003      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038e6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80038f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038f8:	2300      	movs	r3, #0
 80038fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038fc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003900:	460b      	mov	r3, r1
 8003902:	4313      	orrs	r3, r2
 8003904:	d03e      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003906:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800390a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003910:	d01b      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003912:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003916:	d814      	bhi.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003918:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800391c:	d017      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x30a>
 800391e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003922:	d80e      	bhi.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003924:	2b00      	cmp	r3, #0
 8003926:	d017      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800392c:	d109      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800392e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003932:	3308      	adds	r3, #8
 8003934:	4618      	mov	r0, r3
 8003936:	f001 febf 	bl	80056b8 <RCCEx_PLL2_Config>
 800393a:	4603      	mov	r3, r0
 800393c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003940:	e00b      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003948:	e007      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800394a:	bf00      	nop
 800394c:	e005      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800394e:	bf00      	nop
 8003950:	e003      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003952:	bf00      	nop
 8003954:	44020c00 	.word	0x44020c00
        break;
 8003958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800395a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10c      	bne.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003962:	4ba5      	ldr	r3, [pc, #660]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003964:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003968:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800396c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003972:	4aa1      	ldr	r2, [pc, #644]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003974:	430b      	orrs	r3, r1
 8003976:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800397a:	e003      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800397c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003980:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003984:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003990:	673b      	str	r3, [r7, #112]	@ 0x70
 8003992:	2300      	movs	r3, #0
 8003994:	677b      	str	r3, [r7, #116]	@ 0x74
 8003996:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800399a:	460b      	mov	r3, r1
 800399c:	4313      	orrs	r3, r2
 800399e:	d03b      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80039a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039a6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80039aa:	d01b      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80039ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80039b0:	d814      	bhi.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x398>
 80039b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80039b6:	d017      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80039b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80039bc:	d80e      	bhi.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x398>
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d014      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80039c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039c6:	d109      	bne.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80039c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039cc:	3308      	adds	r3, #8
 80039ce:	4618      	mov	r0, r3
 80039d0:	f001 fe72 	bl	80056b8 <RCCEx_PLL2_Config>
 80039d4:	4603      	mov	r3, r0
 80039d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80039da:	e008      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80039e2:	e004      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80039e4:	bf00      	nop
 80039e6:	e002      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80039e8:	bf00      	nop
 80039ea:	e000      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80039ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ee:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10c      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80039f6:	4b80      	ldr	r3, [pc, #512]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039fc:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003a00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a06:	4a7c      	ldr	r2, [pc, #496]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a08:	430b      	orrs	r3, r1
 8003a0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003a0e:	e003      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a14:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003a18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a20:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003a24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a26:	2300      	movs	r3, #0
 8003a28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a2a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003a2e:	460b      	mov	r3, r1
 8003a30:	4313      	orrs	r3, r2
 8003a32:	d033      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003a34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a3e:	d015      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003a40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a44:	d80e      	bhi.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d012      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003a4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a4e:	d109      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a54:	3308      	adds	r3, #8
 8003a56:	4618      	mov	r0, r3
 8003a58:	f001 fe2e 	bl	80056b8 <RCCEx_PLL2_Config>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003a62:	e006      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a6a:	e002      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003a6c:	bf00      	nop
 8003a6e:	e000      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a72:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10c      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003a7a:	4b5f      	ldr	r3, [pc, #380]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003a80:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003a84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8a:	4a5b      	ldr	r2, [pc, #364]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a8c:	430b      	orrs	r3, r1
 8003a8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003a92:	e003      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a94:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a98:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003a9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	6639      	str	r1, [r7, #96]	@ 0x60
 8003aa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003aac:	667b      	str	r3, [r7, #100]	@ 0x64
 8003aae:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	d033      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003ab8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003abe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ac2:	d015      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003ac4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ac8:	d80e      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d012      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003ace:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ad2:	d109      	bne.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ad4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ad8:	3308      	adds	r3, #8
 8003ada:	4618      	mov	r0, r3
 8003adc:	f001 fdec 	bl	80056b8 <RCCEx_PLL2_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003ae6:	e006      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003aee:	e002      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003af0:	bf00      	nop
 8003af2:	e000      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003af4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003af6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10c      	bne.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003afe:	4b3e      	ldr	r3, [pc, #248]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b04:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003b08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b0e:	4a3a      	ldr	r2, [pc, #232]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b10:	430b      	orrs	r3, r1
 8003b12:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003b16:	e003      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b18:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b1c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003b20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b28:	2100      	movs	r1, #0
 8003b2a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b32:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003b36:	460b      	mov	r3, r1
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	d00e      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003b3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003b46:	61d3      	str	r3, [r2, #28]
 8003b48:	4b2b      	ldr	r3, [pc, #172]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b4a:	69d9      	ldr	r1, [r3, #28]
 8003b4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b54:	4a28      	ldr	r2, [pc, #160]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b56:	430b      	orrs	r3, r1
 8003b58:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003b66:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b68:	2300      	movs	r3, #0
 8003b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b6c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003b70:	460b      	mov	r3, r1
 8003b72:	4313      	orrs	r3, r2
 8003b74:	d046      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003b76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b7c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b80:	d021      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003b82:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b86:	d81a      	bhi.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8c:	d01d      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b92:	d814      	bhi.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003b94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b98:	d019      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003b9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b9e:	d80e      	bhi.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d016      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ba8:	d109      	bne.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003baa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bae:	3308      	adds	r3, #8
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f001 fd81 	bl	80056b8 <RCCEx_PLL2_Config>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003bbc:	e00a      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003bc4:	e006      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003bc6:	bf00      	nop
 8003bc8:	e004      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003bca:	bf00      	nop
 8003bcc:	e002      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003bce:	bf00      	nop
 8003bd0:	e000      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003bd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bd4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10f      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003bde:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003be2:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003be6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bec:	4a02      	ldr	r2, [pc, #8]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003bee:	430b      	orrs	r3, r1
 8003bf0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003bf4:	e006      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003bf6:	bf00      	nop
 8003bf8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c00:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003c10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c12:	2300      	movs	r3, #0
 8003c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c16:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	d043      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003c20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c26:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003c2a:	d021      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003c2c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003c30:	d81a      	bhi.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003c32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c36:	d01d      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003c38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c3c:	d814      	bhi.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003c3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c42:	d019      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003c44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c48:	d80e      	bhi.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d016      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c52:	d109      	bne.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c58:	3308      	adds	r3, #8
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f001 fd2c 	bl	80056b8 <RCCEx_PLL2_Config>
 8003c60:	4603      	mov	r3, r0
 8003c62:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003c66:	e00a      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c6e:	e006      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003c70:	bf00      	nop
 8003c72:	e004      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003c74:	bf00      	nop
 8003c76:	e002      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003c78:	bf00      	nop
 8003c7a:	e000      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c7e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10c      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003c86:	4bb6      	ldr	r3, [pc, #728]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003c88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c8c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	4ab2      	ldr	r2, [pc, #712]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003c9e:	e003      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ca4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003ca8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003cb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cba:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	d030      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003cc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cca:	2b05      	cmp	r3, #5
 8003ccc:	d80f      	bhi.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	d211      	bcs.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d911      	bls.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d109      	bne.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cde:	3308      	adds	r3, #8
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f001 fce9 	bl	80056b8 <RCCEx_PLL2_Config>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003cec:	e006      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003cf4:	e002      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003cf6:	bf00      	nop
 8003cf8:	e000      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cfc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10c      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003d04:	4b96      	ldr	r3, [pc, #600]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d0a:	f023 0107 	bic.w	r1, r3, #7
 8003d0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d14:	4a92      	ldr	r2, [pc, #584]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d16:	430b      	orrs	r3, r1
 8003d18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d1c:	e003      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d22:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003d26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2e:	2100      	movs	r1, #0
 8003d30:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d38:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	d022      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003d42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003d4c:	2b08      	cmp	r3, #8
 8003d4e:	d005      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d56:	e002      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003d58:	bf00      	nop
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10c      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003d66:	4b7e      	ldr	r3, [pc, #504]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d6c:	f023 0108 	bic.w	r1, r3, #8
 8003d70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d76:	4a7a      	ldr	r2, [pc, #488]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d7e:	e003      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d80:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d84:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d90:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d96:	2300      	movs	r3, #0
 8003d98:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d9a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f000 80b0 	beq.w	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003da6:	4b6f      	ldr	r3, [pc, #444]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003daa:	4a6e      	ldr	r2, [pc, #440]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003dac:	f043 0301 	orr.w	r3, r3, #1
 8003db0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003db2:	f7fd f989 	bl	80010c8 <HAL_GetTick>
 8003db6:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003dba:	e00b      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dbc:	f7fd f984 	bl	80010c8 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d903      	bls.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003dd2:	e005      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003dd4:	4b63      	ldr	r3, [pc, #396]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0ed      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003de0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f040 808a 	bne.w	8003efe <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dea:	4b5d      	ldr	r3, [pc, #372]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003dec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003df0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003df4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003df8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d022      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e06:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d01b      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e0e:	4b54      	ldr	r3, [pc, #336]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e1c:	4b50      	ldr	r3, [pc, #320]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e22:	4a4f      	ldr	r2, [pc, #316]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e2c:	4b4c      	ldr	r3, [pc, #304]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e32:	4a4b      	ldr	r2, [pc, #300]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e3c:	4a48      	ldr	r2, [pc, #288]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003e42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d019      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e52:	f7fd f939 	bl	80010c8 <HAL_GetTick>
 8003e56:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e5a:	e00d      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e5c:	f7fd f934 	bl	80010c8 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d903      	bls.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8003e76:	e006      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e78:	4b39      	ldr	r3, [pc, #228]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0ea      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8003e86:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d132      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003e8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e9c:	d10f      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003e9e:	4b30      	ldr	r3, [pc, #192]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003ea6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003eaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003eac:	091b      	lsrs	r3, r3, #4
 8003eae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003eb2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	61d3      	str	r3, [r2, #28]
 8003ebc:	e005      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003ebe:	4b28      	ldr	r3, [pc, #160]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	4a27      	ldr	r2, [pc, #156]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ec4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ec8:	61d3      	str	r3, [r2, #28]
 8003eca:	4b25      	ldr	r3, [pc, #148]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ed0:	4a23      	ldr	r2, [pc, #140]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ed6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003eda:	4b21      	ldr	r3, [pc, #132]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003edc:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003ee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ee4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ee6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eea:	4a1d      	ldr	r2, [pc, #116]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003eec:	430b      	orrs	r3, r1
 8003eee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ef2:	e008      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ef4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ef8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003efc:	e003      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efe:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f02:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003f06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003f12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f14:	2300      	movs	r3, #0
 8003f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f18:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	d038      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003f22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f28:	2b30      	cmp	r3, #48	@ 0x30
 8003f2a:	d014      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003f2c:	2b30      	cmp	r3, #48	@ 0x30
 8003f2e:	d80e      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003f30:	2b20      	cmp	r3, #32
 8003f32:	d012      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003f34:	2b20      	cmp	r3, #32
 8003f36:	d80a      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d015      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003f3c:	2b10      	cmp	r3, #16
 8003f3e:	d106      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f40:	4b07      	ldr	r3, [pc, #28]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f44:	4a06      	ldr	r2, [pc, #24]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f4a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003f4c:	e00d      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f54:	e009      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003f56:	bf00      	nop
 8003f58:	e007      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003f5a:	bf00      	nop
 8003f5c:	e005      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003f5e:	bf00      	nop
 8003f60:	44020c00 	.word	0x44020c00
 8003f64:	44020800 	.word	0x44020800
        break;
 8003f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f6a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10c      	bne.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003f72:	4bb5      	ldr	r3, [pc, #724]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f82:	49b1      	ldr	r1, [pc, #708]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003f8a:	e003      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f8c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f90:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003f94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9c:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003fa0:	623b      	str	r3, [r7, #32]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fa6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003faa:	460b      	mov	r3, r1
 8003fac:	4313      	orrs	r3, r2
 8003fae:	d03c      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003fb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d81d      	bhi.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003fba:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc0:	08003fd5 	.word	0x08003fd5
 8003fc4:	08003fe3 	.word	0x08003fe3
 8003fc8:	08003ff7 	.word	0x08003ff7
 8003fcc:	08003fff 	.word	0x08003fff
 8003fd0:	08003fff 	.word	0x08003fff
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fd4:	4b9c      	ldr	r3, [pc, #624]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd8:	4a9b      	ldr	r2, [pc, #620]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fde:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003fe0:	e00e      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fe2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fe6:	3308      	adds	r3, #8
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f001 fb65 	bl	80056b8 <RCCEx_PLL2_Config>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003ff4:	e004      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ffc:	e000      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004000:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10c      	bne.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004008:	4b8f      	ldr	r3, [pc, #572]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800400a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800400e:	f023 0207 	bic.w	r2, r3, #7
 8004012:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004016:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004018:	498b      	ldr	r1, [pc, #556]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800401a:	4313      	orrs	r3, r2
 800401c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004020:	e003      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004022:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004026:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800402a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800402e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004032:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004036:	61bb      	str	r3, [r7, #24]
 8004038:	2300      	movs	r3, #0
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004040:	460b      	mov	r3, r1
 8004042:	4313      	orrs	r3, r2
 8004044:	d03c      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004046:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800404a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404c:	2b20      	cmp	r3, #32
 800404e:	d01f      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004050:	2b20      	cmp	r3, #32
 8004052:	d819      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004054:	2b18      	cmp	r3, #24
 8004056:	d01d      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004058:	2b18      	cmp	r3, #24
 800405a:	d815      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 800405c:	2b00      	cmp	r3, #0
 800405e:	d002      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8004060:	2b08      	cmp	r3, #8
 8004062:	d007      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004064:	e010      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004066:	4b78      	ldr	r3, [pc, #480]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406a:	4a77      	ldr	r2, [pc, #476]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800406c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004070:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004072:	e010      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004074:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004078:	3308      	adds	r3, #8
 800407a:	4618      	mov	r0, r3
 800407c:	f001 fb1c 	bl	80056b8 <RCCEx_PLL2_Config>
 8004080:	4603      	mov	r3, r0
 8004082:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004086:	e006      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800408e:	e002      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004090:	bf00      	nop
 8004092:	e000      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004096:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10c      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800409e:	4b6a      	ldr	r3, [pc, #424]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80040a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ae:	4966      	ldr	r1, [pc, #408]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80040b6:	e003      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80040bc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80040c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80040cc:	613b      	str	r3, [r7, #16]
 80040ce:	2300      	movs	r3, #0
 80040d0:	617b      	str	r3, [r7, #20]
 80040d2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80040d6:	460b      	mov	r3, r1
 80040d8:	4313      	orrs	r3, r2
 80040da:	d03e      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80040dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040e6:	d020      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xae6>
 80040e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040ec:	d819      	bhi.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xade>
 80040ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80040f0:	d01d      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80040f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80040f4:	d815      	bhi.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xade>
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 80040fa:	2b40      	cmp	r3, #64	@ 0x40
 80040fc:	d007      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0xaca>
 80040fe:	e010      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004100:	4b51      	ldr	r3, [pc, #324]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004104:	4a50      	ldr	r2, [pc, #320]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800410a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800410c:	e010      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800410e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004112:	3308      	adds	r3, #8
 8004114:	4618      	mov	r0, r3
 8004116:	f001 facf 	bl	80056b8 <RCCEx_PLL2_Config>
 800411a:	4603      	mov	r3, r0
 800411c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004120:	e006      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004128:	e002      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800412a:	bf00      	nop
 800412c:	e000      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800412e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004130:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10c      	bne.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004138:	4b43      	ldr	r3, [pc, #268]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800413a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800413e:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8004142:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004146:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004148:	493f      	ldr	r1, [pc, #252]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004150:	e003      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004152:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004156:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800415a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800415e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004162:	2100      	movs	r1, #0
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004170:	460b      	mov	r3, r1
 8004172:	4313      	orrs	r3, r2
 8004174:	d038      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004176:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800417a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800417c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004180:	d00e      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8004182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004186:	d815      	bhi.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8004188:	2b00      	cmp	r3, #0
 800418a:	d017      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xb78>
 800418c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004190:	d110      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004192:	4b2d      	ldr	r3, [pc, #180]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004196:	4a2c      	ldr	r2, [pc, #176]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800419c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800419e:	e00e      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80041a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041a4:	3308      	adds	r3, #8
 80041a6:	4618      	mov	r0, r3
 80041a8:	f001 fa86 	bl	80056b8 <RCCEx_PLL2_Config>
 80041ac:	4603      	mov	r3, r0
 80041ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80041b2:	e004      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80041ba:	e000      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 80041bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041be:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10c      	bne.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80041c6:	4b20      	ldr	r3, [pc, #128]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d6:	491c      	ldr	r1, [pc, #112]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80041de:	e003      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041e4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f0:	2100      	movs	r1, #0
 80041f2:	6039      	str	r1, [r7, #0]
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	e9d7 1200 	ldrd	r1, r2, [r7]
 80041fe:	460b      	mov	r3, r1
 8004200:	4313      	orrs	r3, r2
 8004202:	d039      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004204:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004208:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800420a:	2b30      	cmp	r3, #48	@ 0x30
 800420c:	d01e      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800420e:	2b30      	cmp	r3, #48	@ 0x30
 8004210:	d815      	bhi.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8004212:	2b10      	cmp	r3, #16
 8004214:	d002      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8004216:	2b20      	cmp	r3, #32
 8004218:	d007      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800421a:	e010      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800421c:	4b0a      	ldr	r3, [pc, #40]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800421e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004220:	4a09      	ldr	r2, [pc, #36]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004226:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004228:	e011      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800422a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800422e:	3308      	adds	r3, #8
 8004230:	4618      	mov	r0, r3
 8004232:	f001 fa41 	bl	80056b8 <RCCEx_PLL2_Config>
 8004236:	4603      	mov	r3, r0
 8004238:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800423c:	e007      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004244:	e003      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8004246:	bf00      	nop
 8004248:	44020c00 	.word	0x44020c00
        break;
 800424c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800424e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10c      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004256:	4b0c      	ldr	r3, [pc, #48]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004258:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800425c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004260:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004264:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004266:	4908      	ldr	r1, [pc, #32]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004268:	4313      	orrs	r3, r2
 800426a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800426e:	e003      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004270:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004274:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8004278:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 800427c:	4618      	mov	r0, r3
 800427e:	37a8      	adds	r7, #168	@ 0xa8
 8004280:	46bd      	mov	sp, r7
 8004282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004286:	bf00      	nop
 8004288:	44020c00 	.word	0x44020c00

0800428c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800428c:	b480      	push	{r7}
 800428e:	b08b      	sub	sp, #44	@ 0x2c
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004294:	4bae      	ldr	r3, [pc, #696]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800429c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800429e:	4bac      	ldr	r3, [pc, #688]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80042a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a2:	f003 0303 	and.w	r3, r3, #3
 80042a6:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80042a8:	4ba9      	ldr	r3, [pc, #676]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80042aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ac:	0a1b      	lsrs	r3, r3, #8
 80042ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042b2:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80042b4:	4ba6      	ldr	r3, [pc, #664]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80042b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b8:	091b      	lsrs	r3, r3, #4
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80042c0:	4ba3      	ldr	r3, [pc, #652]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80042c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c4:	08db      	lsrs	r3, r3, #3
 80042c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	fb02 f303 	mul.w	r3, r2, r3
 80042d0:	ee07 3a90 	vmov	s15, r3
 80042d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8126 	beq.w	8004530 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	2b03      	cmp	r3, #3
 80042e8:	d053      	beq.n	8004392 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	d86f      	bhi.n	80043d0 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d003      	beq.n	80042fe <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d02b      	beq.n	8004354 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80042fc:	e068      	b.n	80043d0 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80042fe:	4b94      	ldr	r3, [pc, #592]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	08db      	lsrs	r3, r3, #3
 8004304:	f003 0303 	and.w	r3, r3, #3
 8004308:	4a92      	ldr	r2, [pc, #584]	@ (8004554 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800430a:	fa22 f303 	lsr.w	r3, r2, r3
 800430e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	ee07 3a90 	vmov	s15, r3
 8004316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	ee07 3a90 	vmov	s15, r3
 8004320:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004324:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004328:	6a3b      	ldr	r3, [r7, #32]
 800432a:	ee07 3a90 	vmov	s15, r3
 800432e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004332:	ed97 6a04 	vldr	s12, [r7, #16]
 8004336:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004558 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800433a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800433e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800434a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004352:	e068      	b.n	8004426 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	ee07 3a90 	vmov	s15, r3
 800435a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800435e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800455c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8004362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	ee07 3a90 	vmov	s15, r3
 800436c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004370:	ed97 6a04 	vldr	s12, [r7, #16]
 8004374:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004558 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004378:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800437c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004380:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004384:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800438c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004390:	e049      	b.n	8004426 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	ee07 3a90 	vmov	s15, r3
 8004398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800439c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004560 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80043a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043a4:	6a3b      	ldr	r3, [r7, #32]
 80043a6:	ee07 3a90 	vmov	s15, r3
 80043aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ae:	ed97 6a04 	vldr	s12, [r7, #16]
 80043b2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004558 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80043b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80043ce:	e02a      	b.n	8004426 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80043d0:	4b5f      	ldr	r3, [pc, #380]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	08db      	lsrs	r3, r3, #3
 80043d6:	f003 0303 	and.w	r3, r3, #3
 80043da:	4a5e      	ldr	r2, [pc, #376]	@ (8004554 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80043dc:	fa22 f303 	lsr.w	r3, r2, r3
 80043e0:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	ee07 3a90 	vmov	s15, r3
 80043e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	ee07 3a90 	vmov	s15, r3
 80043f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	ee07 3a90 	vmov	s15, r3
 8004400:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004404:	ed97 6a04 	vldr	s12, [r7, #16]
 8004408:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004558 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800440c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004410:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004414:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004418:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800441c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004420:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004424:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004426:	4b4a      	ldr	r3, [pc, #296]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004432:	d121      	bne.n	8004478 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004434:	4b46      	ldr	r3, [pc, #280]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d017      	beq.n	8004470 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004440:	4b43      	ldr	r3, [pc, #268]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004444:	0a5b      	lsrs	r3, r3, #9
 8004446:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8004452:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004456:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800445a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800445e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004466:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	e006      	b.n	800447e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	e002      	b.n	800447e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800447e:	4b34      	ldr	r3, [pc, #208]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004486:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800448a:	d121      	bne.n	80044d0 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800448c:	4b30      	ldr	r3, [pc, #192]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800448e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d017      	beq.n	80044c8 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004498:	4b2d      	ldr	r3, [pc, #180]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800449a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800449c:	0c1b      	lsrs	r3, r3, #16
 800449e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044a2:	ee07 3a90 	vmov	s15, r3
 80044a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80044aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044ae:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80044b2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80044b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044be:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	605a      	str	r2, [r3, #4]
 80044c6:	e006      	b.n	80044d6 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	605a      	str	r2, [r3, #4]
 80044ce:	e002      	b.n	80044d6 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80044d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044e2:	d121      	bne.n	8004528 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80044e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d017      	beq.n	8004520 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80044f0:	4b17      	ldr	r3, [pc, #92]	@ (8004550 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044f4:	0e1b      	lsrs	r3, r3, #24
 80044f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044fa:	ee07 3a90 	vmov	s15, r3
 80044fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004506:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800450a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800450e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004516:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800451e:	e010      	b.n	8004542 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	609a      	str	r2, [r3, #8]
}
 8004526:	e00c      	b.n	8004542 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	609a      	str	r2, [r3, #8]
}
 800452e:	e008      	b.n	8004542 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	609a      	str	r2, [r3, #8]
}
 8004542:	bf00      	nop
 8004544:	372c      	adds	r7, #44	@ 0x2c
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	44020c00 	.word	0x44020c00
 8004554:	03d09000 	.word	0x03d09000
 8004558:	46000000 	.word	0x46000000
 800455c:	4a742400 	.word	0x4a742400
 8004560:	4bb71b00 	.word	0x4bb71b00

08004564 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8004564:	b480      	push	{r7}
 8004566:	b08b      	sub	sp, #44	@ 0x2c
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800456c:	4bae      	ldr	r3, [pc, #696]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800456e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004574:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004576:	4bac      	ldr	r3, [pc, #688]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8004580:	4ba9      	ldr	r3, [pc, #676]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	0a1b      	lsrs	r3, r3, #8
 8004586:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800458a:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800458c:	4ba6      	ldr	r3, [pc, #664]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	091b      	lsrs	r3, r3, #4
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004598:	4ba3      	ldr	r3, [pc, #652]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800459a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459c:	08db      	lsrs	r3, r3, #3
 800459e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	fb02 f303 	mul.w	r3, r2, r3
 80045a8:	ee07 3a90 	vmov	s15, r3
 80045ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045b0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 8126 	beq.w	8004808 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d053      	beq.n	800466a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	2b03      	cmp	r3, #3
 80045c6:	d86f      	bhi.n	80046a8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d003      	beq.n	80045d6 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d02b      	beq.n	800462c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80045d4:	e068      	b.n	80046a8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045d6:	4b94      	ldr	r3, [pc, #592]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	08db      	lsrs	r3, r3, #3
 80045dc:	f003 0303 	and.w	r3, r3, #3
 80045e0:	4a92      	ldr	r2, [pc, #584]	@ (800482c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80045e2:	fa22 f303 	lsr.w	r3, r2, r3
 80045e6:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	ee07 3a90 	vmov	s15, r3
 80045ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	ee07 3a90 	vmov	s15, r3
 80045f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	ee07 3a90 	vmov	s15, r3
 8004606:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800460a:	ed97 6a04 	vldr	s12, [r7, #16]
 800460e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004830 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004612:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004616:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800461a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800461e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004626:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800462a:	e068      	b.n	80046fe <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	ee07 3a90 	vmov	s15, r3
 8004632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004636:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004834 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800463a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	ee07 3a90 	vmov	s15, r3
 8004644:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004648:	ed97 6a04 	vldr	s12, [r7, #16]
 800464c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004830 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004650:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004654:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004658:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800465c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004664:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004668:	e049      	b.n	80046fe <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	ee07 3a90 	vmov	s15, r3
 8004670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004674:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004838 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8004678:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800467c:	6a3b      	ldr	r3, [r7, #32]
 800467e:	ee07 3a90 	vmov	s15, r3
 8004682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004686:	ed97 6a04 	vldr	s12, [r7, #16]
 800468a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004830 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800468e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004696:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800469a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800469e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80046a6:	e02a      	b.n	80046fe <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046a8:	4b5f      	ldr	r3, [pc, #380]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	08db      	lsrs	r3, r3, #3
 80046ae:	f003 0303 	and.w	r3, r3, #3
 80046b2:	4a5e      	ldr	r2, [pc, #376]	@ (800482c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80046b4:	fa22 f303 	lsr.w	r3, r2, r3
 80046b8:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	ee07 3a90 	vmov	s15, r3
 80046c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	ee07 3a90 	vmov	s15, r3
 80046ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	ee07 3a90 	vmov	s15, r3
 80046d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046dc:	ed97 6a04 	vldr	s12, [r7, #16]
 80046e0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004830 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80046e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80046fc:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80046fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800470a:	d121      	bne.n	8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800470c:	4b46      	ldr	r3, [pc, #280]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800470e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d017      	beq.n	8004748 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004718:	4b43      	ldr	r3, [pc, #268]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800471a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471c:	0a5b      	lsrs	r3, r3, #9
 800471e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004722:	ee07 3a90 	vmov	s15, r3
 8004726:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800472a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800472e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004732:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800473a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800473e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	e006      	b.n	8004756 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	e002      	b.n	8004756 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004756:	4b34      	ldr	r3, [pc, #208]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800475e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004762:	d121      	bne.n	80047a8 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004764:	4b30      	ldr	r3, [pc, #192]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d017      	beq.n	80047a0 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004770:	4b2d      	ldr	r3, [pc, #180]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004774:	0c1b      	lsrs	r3, r3, #16
 8004776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004782:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004786:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800478a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800478e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004796:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	605a      	str	r2, [r3, #4]
 800479e:	e006      	b.n	80047ae <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	e002      	b.n	80047ae <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80047ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047ba:	d121      	bne.n	8004800 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80047bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d017      	beq.n	80047f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80047c8:	4b17      	ldr	r3, [pc, #92]	@ (8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047cc:	0e1b      	lsrs	r3, r3, #24
 80047ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047d2:	ee07 3a90 	vmov	s15, r3
 80047d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80047da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047de:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80047e2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80047e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ee:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80047f6:	e010      	b.n	800481a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	609a      	str	r2, [r3, #8]
}
 80047fe:	e00c      	b.n	800481a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	609a      	str	r2, [r3, #8]
}
 8004806:	e008      	b.n	800481a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	609a      	str	r2, [r3, #8]
}
 800481a:	bf00      	nop
 800481c:	372c      	adds	r7, #44	@ 0x2c
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	44020c00 	.word	0x44020c00
 800482c:	03d09000 	.word	0x03d09000
 8004830:	46000000 	.word	0x46000000
 8004834:	4a742400 	.word	0x4a742400
 8004838:	4bb71b00 	.word	0x4bb71b00

0800483c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08c      	sub	sp, #48	@ 0x30
 8004840:	af00      	add	r7, sp, #0
 8004842:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004846:	e9d7 2300 	ldrd	r2, r3, [r7]
 800484a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800484e:	430b      	orrs	r3, r1
 8004850:	d14b      	bne.n	80048ea <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004852:	4bc4      	ldr	r3, [pc, #784]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004854:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004858:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800485c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800485e:	4bc1      	ldr	r3, [pc, #772]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b02      	cmp	r3, #2
 800486a:	d108      	bne.n	800487e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800486c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004872:	d104      	bne.n	800487e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004874:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004878:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800487a:	f000 bf14 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800487e:	4bb9      	ldr	r3, [pc, #740]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004880:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004888:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800488c:	d108      	bne.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800488e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004894:	d104      	bne.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004896:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800489a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800489c:	f000 bf03 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80048a0:	4bb0      	ldr	r3, [pc, #704]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048ac:	d119      	bne.n	80048e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80048ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048b4:	d115      	bne.n	80048e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80048b6:	4bab      	ldr	r3, [pc, #684]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80048be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048c2:	d30a      	bcc.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80048c4:	4ba7      	ldr	r3, [pc, #668]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80048c6:	69db      	ldr	r3, [r3, #28]
 80048c8:	0a1b      	lsrs	r3, r3, #8
 80048ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048ce:	4aa6      	ldr	r2, [pc, #664]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80048d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80048d6:	f000 bee6 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 80048da:	2300      	movs	r3, #0
 80048dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80048de:	f000 bee2 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048e6:	f000 bede 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80048ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048ee:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80048f2:	ea52 0301 	orrs.w	r3, r2, r1
 80048f6:	f000 838e 	beq.w	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80048fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048fe:	2a01      	cmp	r2, #1
 8004900:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004904:	f080 86cc 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800490c:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004910:	ea52 0301 	orrs.w	r3, r2, r1
 8004914:	f000 82aa 	beq.w	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8004918:	e9d7 2300 	ldrd	r2, r3, [r7]
 800491c:	2a01      	cmp	r2, #1
 800491e:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004922:	f080 86bd 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004926:	e9d7 2300 	ldrd	r2, r3, [r7]
 800492a:	f1a3 0110 	sub.w	r1, r3, #16
 800492e:	ea52 0301 	orrs.w	r3, r2, r1
 8004932:	f000 8681 	beq.w	8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8004936:	e9d7 2300 	ldrd	r2, r3, [r7]
 800493a:	2a01      	cmp	r2, #1
 800493c:	f173 0310 	sbcs.w	r3, r3, #16
 8004940:	f080 86ae 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004944:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004948:	1f19      	subs	r1, r3, #4
 800494a:	ea52 0301 	orrs.w	r3, r2, r1
 800494e:	f000 84b1 	beq.w	80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8004952:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004956:	2a01      	cmp	r2, #1
 8004958:	f173 0304 	sbcs.w	r3, r3, #4
 800495c:	f080 86a0 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004960:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004964:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8004968:	430b      	orrs	r3, r1
 800496a:	f000 85aa 	beq.w	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 800496e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004972:	497e      	ldr	r1, [pc, #504]	@ (8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8004974:	428a      	cmp	r2, r1
 8004976:	f173 0300 	sbcs.w	r3, r3, #0
 800497a:	f080 8691 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800497e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004982:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8004986:	430b      	orrs	r3, r1
 8004988:	f000 8532 	beq.w	80053f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 800498c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004990:	4977      	ldr	r1, [pc, #476]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8004992:	428a      	cmp	r2, r1
 8004994:	f173 0300 	sbcs.w	r3, r3, #0
 8004998:	f080 8682 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800499c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049a0:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80049a4:	430b      	orrs	r3, r1
 80049a6:	f000 84bc 	beq.w	8005322 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80049aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ae:	4971      	ldr	r1, [pc, #452]	@ (8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80049b0:	428a      	cmp	r2, r1
 80049b2:	f173 0300 	sbcs.w	r3, r3, #0
 80049b6:	f080 8673 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049be:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80049c2:	430b      	orrs	r3, r1
 80049c4:	f000 85f2 	beq.w	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80049c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049cc:	496a      	ldr	r1, [pc, #424]	@ (8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80049ce:	428a      	cmp	r2, r1
 80049d0:	f173 0300 	sbcs.w	r3, r3, #0
 80049d4:	f080 8664 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049dc:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80049e0:	430b      	orrs	r3, r1
 80049e2:	f000 81e5 	beq.w	8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80049e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ea:	4964      	ldr	r1, [pc, #400]	@ (8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80049ec:	428a      	cmp	r2, r1
 80049ee:	f173 0300 	sbcs.w	r3, r3, #0
 80049f2:	f080 8655 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049fa:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80049fe:	430b      	orrs	r3, r1
 8004a00:	f000 83cc 	beq.w	800519c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004a04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a08:	495d      	ldr	r1, [pc, #372]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8004a0a:	428a      	cmp	r2, r1
 8004a0c:	f173 0300 	sbcs.w	r3, r3, #0
 8004a10:	f080 8646 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a18:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	f000 8331 	beq.w	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004a22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a26:	4957      	ldr	r1, [pc, #348]	@ (8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004a28:	428a      	cmp	r2, r1
 8004a2a:	f173 0300 	sbcs.w	r3, r3, #0
 8004a2e:	f080 8637 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a36:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	f000 82bb 	beq.w	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a44:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004a48:	f173 0300 	sbcs.w	r3, r3, #0
 8004a4c:	f080 8628 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a54:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004a58:	430b      	orrs	r3, r1
 8004a5a:	f000 826d 	beq.w	8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004a5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a62:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004a66:	428a      	cmp	r2, r1
 8004a68:	f173 0300 	sbcs.w	r3, r3, #0
 8004a6c:	f080 8618 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a74:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	f000 821e 	beq.w	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8004a7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a82:	f242 0101 	movw	r1, #8193	@ 0x2001
 8004a86:	428a      	cmp	r2, r1
 8004a88:	f173 0300 	sbcs.w	r3, r3, #0
 8004a8c:	f080 8608 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a94:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	f000 8137 	beq.w	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aa2:	f241 0101 	movw	r1, #4097	@ 0x1001
 8004aa6:	428a      	cmp	r2, r1
 8004aa8:	f173 0300 	sbcs.w	r3, r3, #0
 8004aac:	f080 85f8 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004ab0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ab4:	1f11      	subs	r1, r2, #4
 8004ab6:	430b      	orrs	r3, r1
 8004ab8:	f000 80d2 	beq.w	8004c60 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004abc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac0:	2a05      	cmp	r2, #5
 8004ac2:	f173 0300 	sbcs.w	r3, r3, #0
 8004ac6:	f080 85eb 	bcs.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004aca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ace:	1e51      	subs	r1, r2, #1
 8004ad0:	430b      	orrs	r3, r1
 8004ad2:	d006      	beq.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ad8:	1e91      	subs	r1, r2, #2
 8004ada:	430b      	orrs	r3, r1
 8004adc:	d06c      	beq.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004ade:	f000 bddf 	b.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004ae2:	4b20      	ldr	r3, [pc, #128]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004ae4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d104      	bne.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004af4:	f7fe fd7a 	bl	80035ec <HAL_RCC_GetPCLK2Freq>
 8004af8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004afa:	f000 bdd4 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004afe:	4b19      	ldr	r3, [pc, #100]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b0a:	d10a      	bne.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d107      	bne.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b12:	f107 030c 	add.w	r3, r7, #12
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff fd24 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b20:	e048      	b.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004b22:	4b10      	ldr	r3, [pc, #64]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d10c      	bne.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b30:	2b03      	cmp	r3, #3
 8004b32:	d109      	bne.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b34:	4b0b      	ldr	r3, [pc, #44]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	08db      	lsrs	r3, r3, #3
 8004b3a:	f003 0303 	and.w	r3, r3, #3
 8004b3e:	4a12      	ldr	r2, [pc, #72]	@ (8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004b40:	fa22 f303 	lsr.w	r3, r2, r3
 8004b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b46:	e035      	b.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004b48:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b54:	d11c      	bne.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d119      	bne.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b60:	e028      	b.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004b62:	bf00      	nop
 8004b64:	44020c00 	.word	0x44020c00
 8004b68:	016e3600 	.word	0x016e3600
 8004b6c:	20000001 	.word	0x20000001
 8004b70:	10000001 	.word	0x10000001
 8004b74:	08000001 	.word	0x08000001
 8004b78:	04000001 	.word	0x04000001
 8004b7c:	00200001 	.word	0x00200001
 8004b80:	00040001 	.word	0x00040001
 8004b84:	00020001 	.word	0x00020001
 8004b88:	03d09000 	.word	0x03d09000
 8004b8c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004b90:	4b9f      	ldr	r3, [pc, #636]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d106      	bne.n	8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba0:	2b05      	cmp	r3, #5
 8004ba2:	d103      	bne.n	8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8004ba4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004baa:	e003      	b.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bb0:	f000 bd79 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004bb4:	f000 bd77 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004bb8:	4b95      	ldr	r3, [pc, #596]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bc2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d104      	bne.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bca:	f7fe fcf9 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 8004bce:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004bd0:	f000 bd69 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004bd4:	4b8e      	ldr	r3, [pc, #568]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004be0:	d10a      	bne.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d107      	bne.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004be8:	f107 030c 	add.w	r3, r7, #12
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff fcb9 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bf6:	e031      	b.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004bf8:	4b85      	ldr	r3, [pc, #532]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d10c      	bne.n	8004c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c06:	2b18      	cmp	r3, #24
 8004c08:	d109      	bne.n	8004c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c0a:	4b81      	ldr	r3, [pc, #516]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	08db      	lsrs	r3, r3, #3
 8004c10:	f003 0303 	and.w	r3, r3, #3
 8004c14:	4a7f      	ldr	r2, [pc, #508]	@ (8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004c16:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c1c:	e01e      	b.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004c1e:	4b7c      	ldr	r3, [pc, #496]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c2a:	d105      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2e:	2b20      	cmp	r3, #32
 8004c30:	d102      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004c32:	4b79      	ldr	r3, [pc, #484]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c36:	e011      	b.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004c38:	4b75      	ldr	r3, [pc, #468]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d106      	bne.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c48:	2b28      	cmp	r3, #40	@ 0x28
 8004c4a:	d103      	bne.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004c4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c52:	e003      	b.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c58:	f000 bd25 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004c5c:	f000 bd23 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004c60:	4b6b      	ldr	r3, [pc, #428]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c66:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004c6a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d104      	bne.n	8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c72:	f7fe fca5 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 8004c76:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004c78:	f000 bd15 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004c7c:	4b64      	ldr	r3, [pc, #400]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c88:	d10a      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8c:	2b40      	cmp	r3, #64	@ 0x40
 8004c8e:	d107      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c90:	f107 030c 	add.w	r3, r7, #12
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff fc65 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c9e:	e033      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004ca0:	4b5b      	ldr	r3, [pc, #364]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d10c      	bne.n	8004cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cae:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cb0:	d109      	bne.n	8004cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004cb2:	4b57      	ldr	r3, [pc, #348]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	08db      	lsrs	r3, r3, #3
 8004cb8:	f003 0303 	and.w	r3, r3, #3
 8004cbc:	4a55      	ldr	r2, [pc, #340]	@ (8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cc4:	e020      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004cc6:	4b52      	ldr	r3, [pc, #328]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cd2:	d106      	bne.n	8004ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cda:	d102      	bne.n	8004ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004cdc:	4b4e      	ldr	r3, [pc, #312]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ce0:	e012      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004ce2:	4b4b      	ldr	r3, [pc, #300]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ce4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d107      	bne.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004cf6:	d103      	bne.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004cf8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cfe:	e003      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d04:	f000 bccf 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004d08:	f000 bccd 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004d0c:	4b40      	ldr	r3, [pc, #256]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d12:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004d16:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d104      	bne.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004d1e:	f7fe fc7b 	bl	8003618 <HAL_RCC_GetPCLK3Freq>
 8004d22:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004d24:	f000 bcbf 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d2e:	d108      	bne.n	8004d42 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d30:	f107 030c 	add.w	r3, r7, #12
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7ff fc15 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d3e:	f000 bcb2 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004d42:	4b33      	ldr	r3, [pc, #204]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d10d      	bne.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d50:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d54:	d109      	bne.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d56:	4b2e      	ldr	r3, [pc, #184]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	f003 0303 	and.w	r3, r3, #3
 8004d60:	4a2c      	ldr	r2, [pc, #176]	@ (8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004d62:	fa22 f303 	lsr.w	r3, r2, r3
 8004d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d68:	e020      	b.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004d6a:	4b29      	ldr	r3, [pc, #164]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d76:	d106      	bne.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8004d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d7e:	d102      	bne.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8004d80:	4b25      	ldr	r3, [pc, #148]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d84:	e012      	b.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004d86:	4b22      	ldr	r3, [pc, #136]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d107      	bne.n	8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8004d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d96:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d9a:	d103      	bne.n	8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8004d9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004da2:	e003      	b.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004da8:	f000 bc7d 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004dac:	f000 bc7b 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004db0:	4b17      	ldr	r3, [pc, #92]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d104      	bne.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8004dc2:	f7fe fbe1 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 8004dc6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004dc8:	f000 bc6d 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d104      	bne.n	8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004dd2:	f7fe faad 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8004dd6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004dd8:	f000 bc65 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d108      	bne.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004de2:	f107 030c 	add.w	r3, r7, #12
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fbbc 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004df0:	f000 bc59 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004df4:	4b06      	ldr	r3, [pc, #24]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e00:	d10e      	bne.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d10b      	bne.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004e08:	4b04      	ldr	r3, [pc, #16]	@ (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8004e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e0c:	e02c      	b.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8004e0e:	bf00      	nop
 8004e10:	44020c00 	.word	0x44020c00
 8004e14:	03d09000 	.word	0x03d09000
 8004e18:	003d0900 	.word	0x003d0900
 8004e1c:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004e20:	4b95      	ldr	r3, [pc, #596]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d10c      	bne.n	8004e46 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d109      	bne.n	8004e46 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e32:	4b91      	ldr	r3, [pc, #580]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	08db      	lsrs	r3, r3, #3
 8004e38:	f003 0303 	and.w	r3, r3, #3
 8004e3c:	4a8f      	ldr	r2, [pc, #572]	@ (800507c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e44:	e010      	b.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004e46:	4b8c      	ldr	r3, [pc, #560]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e52:	d105      	bne.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e56:	2b05      	cmp	r3, #5
 8004e58:	d102      	bne.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004e5a:	4b89      	ldr	r3, [pc, #548]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e5e:	e003      	b.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e64:	f000 bc1f 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e68:	f000 bc1d 	b.w	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004e6c:	4b82      	ldr	r3, [pc, #520]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8004e78:	4b7f      	ldr	r3, [pc, #508]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d106      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d103      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8004e8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e92:	e011      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8004e94:	4b78      	ldr	r3, [pc, #480]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ea2:	d106      	bne.n	8004eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8004ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d103      	bne.n	8004eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8004eaa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eb0:	e002      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004eb6:	e3f6      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004eb8:	e3f5      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004eba:	4b6f      	ldr	r3, [pc, #444]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ebc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ec0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ec4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d103      	bne.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ecc:	f7fe fb78 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 8004ed0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004ed2:	e3e8      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eda:	d107      	bne.n	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004edc:	f107 030c 	add.w	r3, r7, #12
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7ff fb3f 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004eea:	e3dc      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004eec:	4b62      	ldr	r3, [pc, #392]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d10d      	bne.n	8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004efa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004efe:	d109      	bne.n	8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f00:	4b5d      	ldr	r3, [pc, #372]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	08db      	lsrs	r3, r3, #3
 8004f06:	f003 0303 	and.w	r3, r3, #3
 8004f0a:	4a5c      	ldr	r2, [pc, #368]	@ (800507c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f12:	e010      	b.n	8004f36 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004f14:	4b58      	ldr	r3, [pc, #352]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f20:	d106      	bne.n	8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f28:	d102      	bne.n	8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004f2a:	4b55      	ldr	r3, [pc, #340]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f2e:	e002      	b.n	8004f36 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004f30:	2300      	movs	r3, #0
 8004f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f34:	e3b7      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f36:	e3b6      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004f38:	4b4f      	ldr	r3, [pc, #316]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f3a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f3e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004f42:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d103      	bne.n	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f4a:	f7fe fb39 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 8004f4e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f50:	e3a9      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f58:	d107      	bne.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f5a:	f107 030c 	add.w	r3, r7, #12
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff fb00 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f68:	e39d      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004f6a:	4b43      	ldr	r3, [pc, #268]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d10d      	bne.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f7c:	d109      	bne.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	08db      	lsrs	r3, r3, #3
 8004f84:	f003 0303 	and.w	r3, r3, #3
 8004f88:	4a3c      	ldr	r2, [pc, #240]	@ (800507c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f90:	e010      	b.n	8004fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8004f92:	4b39      	ldr	r3, [pc, #228]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f9e:	d106      	bne.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8004fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fa6:	d102      	bne.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8004fa8:	4b35      	ldr	r3, [pc, #212]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fac:	e002      	b.n	8004fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fb2:	e378      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004fb4:	e377      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004fb6:	4b30      	ldr	r3, [pc, #192]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004fb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fbc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004fc0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8004fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d103      	bne.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004fc8:	f7fe fafa 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 8004fcc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004fce:	e36a      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fd6:	d107      	bne.n	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fd8:	f107 030c 	add.w	r3, r7, #12
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7ff fac1 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fe6:	e35e      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004fe8:	4b23      	ldr	r3, [pc, #140]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d10d      	bne.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ffa:	d109      	bne.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	08db      	lsrs	r3, r3, #3
 8005002:	f003 0303 	and.w	r3, r3, #3
 8005006:	4a1d      	ldr	r2, [pc, #116]	@ (800507c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005008:	fa22 f303 	lsr.w	r3, r2, r3
 800500c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800500e:	e34a      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005010:	2300      	movs	r3, #0
 8005012:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005014:	e347      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8005016:	4b18      	ldr	r3, [pc, #96]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005018:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800501c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005020:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8005022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005024:	2b00      	cmp	r3, #0
 8005026:	d103      	bne.n	8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005028:	f7fe faf6 	bl	8003618 <HAL_RCC_GetPCLK3Freq>
 800502c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800502e:	e33a      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8005030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005036:	d107      	bne.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005038:	f107 030c 	add.w	r3, r7, #12
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff fa91 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005046:	e32e      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8005048:	4b0b      	ldr	r3, [pc, #44]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b02      	cmp	r3, #2
 8005052:	d10d      	bne.n	8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8005054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005056:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800505a:	d109      	bne.n	8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800505c:	4b06      	ldr	r3, [pc, #24]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	08db      	lsrs	r3, r3, #3
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	4a05      	ldr	r2, [pc, #20]	@ (800507c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005068:	fa22 f303 	lsr.w	r3, r2, r3
 800506c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800506e:	e31a      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005074:	e317      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005076:	bf00      	nop
 8005078:	44020c00 	.word	0x44020c00
 800507c:	03d09000 	.word	0x03d09000
 8005080:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005084:	4b9b      	ldr	r3, [pc, #620]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005086:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800508a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800508e:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8005090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005092:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005096:	d044      	beq.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8005098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800509e:	d879      	bhi.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80050a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050a6:	d02d      	beq.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ae:	d871      	bhi.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80050b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b6:	d017      	beq.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050be:	d869      	bhi.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80050c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d004      	beq.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80050c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050cc:	d004      	beq.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80050ce:	e061      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80050d0:	f7fe faa2 	bl	8003618 <HAL_RCC_GetPCLK3Freq>
 80050d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80050d6:	e060      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050d8:	f107 030c 	add.w	r3, r7, #12
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff fa41 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050e6:	e058      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050e8:	4b82      	ldr	r3, [pc, #520]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d103      	bne.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 80050f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80050fc:	e04d      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80050fe:	2300      	movs	r3, #0
 8005100:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005102:	e04a      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005104:	4b7b      	ldr	r3, [pc, #492]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005106:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800510a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800510e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005112:	d103      	bne.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005114:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005118:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800511a:	e03e      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800511c:	2300      	movs	r3, #0
 800511e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005120:	e03b      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005122:	4b74      	ldr	r3, [pc, #464]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005128:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800512c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800512e:	4b71      	ldr	r3, [pc, #452]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	2b02      	cmp	r3, #2
 8005138:	d10c      	bne.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800513a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513c:	2b00      	cmp	r3, #0
 800513e:	d109      	bne.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005140:	4b6c      	ldr	r3, [pc, #432]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	08db      	lsrs	r3, r3, #3
 8005146:	f003 0303 	and.w	r3, r3, #3
 800514a:	4a6b      	ldr	r2, [pc, #428]	@ (80052f8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
 8005150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005152:	e01e      	b.n	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005154:	4b67      	ldr	r3, [pc, #412]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800515c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005160:	d106      	bne.n	8005170 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8005162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005168:	d102      	bne.n	8005170 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800516a:	4b64      	ldr	r3, [pc, #400]	@ (80052fc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 800516c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800516e:	e010      	b.n	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005170:	4b60      	ldr	r3, [pc, #384]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005178:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800517c:	d106      	bne.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005184:	d102      	bne.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005186:	4b5e      	ldr	r3, [pc, #376]	@ (8005300 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005188:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800518a:	e002      	b.n	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800518c:	2300      	movs	r3, #0
 800518e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005190:	e003      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8005192:	e002      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005198:	bf00      	nop
          }
        }
        break;
 800519a:	e284      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800519c:	4b55      	ldr	r3, [pc, #340]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800519e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051a2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80051a6:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80051ae:	d044      	beq.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80051b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80051b6:	d879      	bhi.n	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80051b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051be:	d02d      	beq.n	800521c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80051c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051c6:	d871      	bhi.n	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80051c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051ce:	d017      	beq.n	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051d6:	d869      	bhi.n	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80051d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d004      	beq.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 80051de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051e4:	d004      	beq.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80051e6:	e061      	b.n	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80051e8:	f7fe f9ea 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 80051ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80051ee:	e060      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051f0:	f107 030c 	add.w	r3, r7, #12
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7ff f9b5 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80051fe:	e058      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005200:	4b3c      	ldr	r3, [pc, #240]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005202:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b02      	cmp	r3, #2
 800520c:	d103      	bne.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800520e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005212:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005214:	e04d      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005216:	2300      	movs	r3, #0
 8005218:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800521a:	e04a      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800521c:	4b35      	ldr	r3, [pc, #212]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800521e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005222:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005226:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800522a:	d103      	bne.n	8005234 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 800522c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005230:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005232:	e03e      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005234:	2300      	movs	r3, #0
 8005236:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005238:	e03b      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800523a:	4b2e      	ldr	r3, [pc, #184]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800523c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005240:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005244:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005246:	4b2b      	ldr	r3, [pc, #172]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b02      	cmp	r3, #2
 8005250:	d10c      	bne.n	800526c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8005252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005254:	2b00      	cmp	r3, #0
 8005256:	d109      	bne.n	800526c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005258:	4b26      	ldr	r3, [pc, #152]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	08db      	lsrs	r3, r3, #3
 800525e:	f003 0303 	and.w	r3, r3, #3
 8005262:	4a25      	ldr	r2, [pc, #148]	@ (80052f8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
 8005268:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800526a:	e01e      	b.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800526c:	4b21      	ldr	r3, [pc, #132]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005278:	d106      	bne.n	8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005280:	d102      	bne.n	8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005282:	4b1e      	ldr	r3, [pc, #120]	@ (80052fc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8005284:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005286:	e010      	b.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005288:	4b1a      	ldr	r3, [pc, #104]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005294:	d106      	bne.n	80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8005296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005298:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800529c:	d102      	bne.n	80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800529e:	4b18      	ldr	r3, [pc, #96]	@ (8005300 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80052a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052a2:	e002      	b.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80052a4:	2300      	movs	r3, #0
 80052a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80052a8:	e003      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80052aa:	e002      	b.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052b0:	bf00      	nop
          }
        }
        break;
 80052b2:	e1f8      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80052b4:	4b0f      	ldr	r3, [pc, #60]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052be:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80052c0:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052cc:	d105      	bne.n	80052da <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80052ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d102      	bne.n	80052da <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 80052d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005300 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80052d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80052d8:	e1e5      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80052da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052e0:	d110      	bne.n	8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80052e2:	f107 0318 	add.w	r3, r7, #24
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fe ffd0 	bl	800428c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052f0:	e1d9      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80052f2:	bf00      	nop
 80052f4:	44020c00 	.word	0x44020c00
 80052f8:	03d09000 	.word	0x03d09000
 80052fc:	003d0900 	.word	0x003d0900
 8005300:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800530a:	d107      	bne.n	800531c <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800530c:	f107 030c 	add.w	r3, r7, #12
 8005310:	4618      	mov	r0, r3
 8005312:	f7ff f927 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800531a:	e1c4      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005320:	e1c1      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005322:	4b9d      	ldr	r3, [pc, #628]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800532e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005330:	2b04      	cmp	r3, #4
 8005332:	d859      	bhi.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8005334:	a201      	add	r2, pc, #4	@ (adr r2, 800533c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533a:	bf00      	nop
 800533c:	08005351 	.word	0x08005351
 8005340:	08005361 	.word	0x08005361
 8005344:	080053e9 	.word	0x080053e9
 8005348:	08005371 	.word	0x08005371
 800534c:	08005377 	.word	0x08005377
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005350:	f107 0318 	add.w	r3, r7, #24
 8005354:	4618      	mov	r0, r3
 8005356:	f7fe ff99 	bl	800428c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800535e:	e046      	b.n	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005360:	f107 030c 	add.w	r3, r7, #12
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff f8fd 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800536e:	e03e      	b.n	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005370:	4b8a      	ldr	r3, [pc, #552]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005372:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005374:	e03b      	b.n	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005376:	4b88      	ldr	r3, [pc, #544]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800537c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005380:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005382:	4b85      	ldr	r3, [pc, #532]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b02      	cmp	r3, #2
 800538c:	d10c      	bne.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800538e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005390:	2b00      	cmp	r3, #0
 8005392:	d109      	bne.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005394:	4b80      	ldr	r3, [pc, #512]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	08db      	lsrs	r3, r3, #3
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	4a80      	ldr	r2, [pc, #512]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80053a0:	fa22 f303 	lsr.w	r3, r2, r3
 80053a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053a6:	e01e      	b.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80053a8:	4b7b      	ldr	r3, [pc, #492]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053b4:	d106      	bne.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053bc:	d102      	bne.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80053be:	4b79      	ldr	r3, [pc, #484]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80053c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053c2:	e010      	b.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80053c4:	4b74      	ldr	r3, [pc, #464]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053d0:	d106      	bne.n	80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053d8:	d102      	bne.n	80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80053da:	4b73      	ldr	r3, [pc, #460]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80053dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053de:	e002      	b.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80053e0:	2300      	movs	r3, #0
 80053e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80053e4:	e003      	b.n	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 80053e6:	e002      	b.n	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 80053e8:	2300      	movs	r3, #0
 80053ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053ec:	bf00      	nop
          }
        }
        break;
 80053ee:	e15a      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80053f0:	4b69      	ldr	r3, [pc, #420]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053fa:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80053fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fe:	2b20      	cmp	r3, #32
 8005400:	d022      	beq.n	8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005404:	2b20      	cmp	r3, #32
 8005406:	d858      	bhi.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540a:	2b18      	cmp	r3, #24
 800540c:	d019      	beq.n	8005442 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800540e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005410:	2b18      	cmp	r3, #24
 8005412:	d852      	bhi.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	2b08      	cmp	r3, #8
 800541e:	d008      	beq.n	8005432 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005420:	e04b      	b.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005422:	f107 0318 	add.w	r3, r7, #24
 8005426:	4618      	mov	r0, r3
 8005428:	f7fe ff30 	bl	800428c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005430:	e046      	b.n	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005432:	f107 030c 	add.w	r3, r7, #12
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff f894 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005440:	e03e      	b.n	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005442:	4b56      	ldr	r3, [pc, #344]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005444:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005446:	e03b      	b.n	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005448:	4b53      	ldr	r3, [pc, #332]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800544a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800544e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005452:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005454:	4b50      	ldr	r3, [pc, #320]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b02      	cmp	r3, #2
 800545e:	d10c      	bne.n	800547a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	2b00      	cmp	r3, #0
 8005464:	d109      	bne.n	800547a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005466:	4b4c      	ldr	r3, [pc, #304]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	08db      	lsrs	r3, r3, #3
 800546c:	f003 0303 	and.w	r3, r3, #3
 8005470:	4a4b      	ldr	r2, [pc, #300]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005472:	fa22 f303 	lsr.w	r3, r2, r3
 8005476:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005478:	e01e      	b.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800547a:	4b47      	ldr	r3, [pc, #284]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005482:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005486:	d106      	bne.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8005488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548e:	d102      	bne.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005490:	4b44      	ldr	r3, [pc, #272]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005492:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005494:	e010      	b.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005496:	4b40      	ldr	r3, [pc, #256]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800549e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054a2:	d106      	bne.n	80054b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054aa:	d102      	bne.n	80054b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80054ac:	4b3e      	ldr	r3, [pc, #248]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80054ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054b0:	e002      	b.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80054b2:	2300      	movs	r3, #0
 80054b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80054b6:	e003      	b.n	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80054b8:	e002      	b.n	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80054ba:	2300      	movs	r3, #0
 80054bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054be:	bf00      	nop
          }
        }
        break;
 80054c0:	e0f1      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80054c2:	4b35      	ldr	r3, [pc, #212]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054c8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80054cc:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80054ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054d4:	d023      	beq.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80054d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054dc:	d858      	bhi.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	2bc0      	cmp	r3, #192	@ 0xc0
 80054e2:	d019      	beq.n	8005518 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 80054e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80054e8:	d852      	bhi.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80054ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 80054f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f2:	2b40      	cmp	r3, #64	@ 0x40
 80054f4:	d008      	beq.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 80054f6:	e04b      	b.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80054f8:	f107 0318 	add.w	r3, r7, #24
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fe fec5 	bl	800428c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005506:	e046      	b.n	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005508:	f107 030c 	add.w	r3, r7, #12
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff f829 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005516:	e03e      	b.n	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005518:	4b20      	ldr	r3, [pc, #128]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800551a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800551c:	e03b      	b.n	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800551e:	4b1e      	ldr	r3, [pc, #120]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005524:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005528:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800552a:	4b1b      	ldr	r3, [pc, #108]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0302 	and.w	r3, r3, #2
 8005532:	2b02      	cmp	r3, #2
 8005534:	d10c      	bne.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005538:	2b00      	cmp	r3, #0
 800553a:	d109      	bne.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800553c:	4b16      	ldr	r3, [pc, #88]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	08db      	lsrs	r3, r3, #3
 8005542:	f003 0303 	and.w	r3, r3, #3
 8005546:	4a16      	ldr	r2, [pc, #88]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005548:	fa22 f303 	lsr.w	r3, r2, r3
 800554c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800554e:	e01e      	b.n	800558e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005550:	4b11      	ldr	r3, [pc, #68]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800555c:	d106      	bne.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800555e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005564:	d102      	bne.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005566:	4b0f      	ldr	r3, [pc, #60]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005568:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800556a:	e010      	b.n	800558e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800556c:	4b0a      	ldr	r3, [pc, #40]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005578:	d106      	bne.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800557a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005580:	d102      	bne.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005582:	4b09      	ldr	r3, [pc, #36]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005584:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005586:	e002      	b.n	800558e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005588:	2300      	movs	r3, #0
 800558a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800558c:	e003      	b.n	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800558e:	e002      	b.n	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005594:	bf00      	nop
          }
        }
        break;
 8005596:	e086      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005598:	44020c00 	.word	0x44020c00
 800559c:	00bb8000 	.word	0x00bb8000
 80055a0:	03d09000 	.word	0x03d09000
 80055a4:	003d0900 	.word	0x003d0900
 80055a8:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80055ac:	4b40      	ldr	r3, [pc, #256]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80055b6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80055b8:	4b3d      	ldr	r3, [pc, #244]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c4:	d105      	bne.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80055c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d102      	bne.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80055cc:	4b39      	ldr	r3, [pc, #228]	@ (80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80055ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055d0:	e031      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80055d2:	4b37      	ldr	r3, [pc, #220]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055de:	d10a      	bne.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80055e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e2:	2b10      	cmp	r3, #16
 80055e4:	d107      	bne.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80055e6:	f107 0318 	add.w	r3, r7, #24
 80055ea:	4618      	mov	r0, r3
 80055ec:	f7fe fe4e 	bl	800428c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055f4:	e01f      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80055f6:	4b2e      	ldr	r3, [pc, #184]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b02      	cmp	r3, #2
 8005602:	d106      	bne.n	8005612 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005606:	2b20      	cmp	r3, #32
 8005608:	d103      	bne.n	8005612 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 800560a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800560e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005610:	e011      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005612:	4b27      	ldr	r3, [pc, #156]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005614:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800561c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005620:	d106      	bne.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	2b30      	cmp	r3, #48	@ 0x30
 8005626:	d103      	bne.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8005628:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800562c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800562e:	e002      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005630:	2300      	movs	r3, #0
 8005632:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005634:	e037      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005636:	e036      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005638:	4b1d      	ldr	r3, [pc, #116]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800563a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800563e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005642:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	2b10      	cmp	r3, #16
 8005648:	d107      	bne.n	800565a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800564a:	f107 0318 	add.w	r3, r7, #24
 800564e:	4618      	mov	r0, r3
 8005650:	f7fe fe1c 	bl	800428c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8005658:	e025      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 800565a:	4b15      	ldr	r3, [pc, #84]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005662:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005666:	d10a      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8005668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566a:	2b20      	cmp	r3, #32
 800566c:	d107      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800566e:	f107 030c 	add.w	r3, r7, #12
 8005672:	4618      	mov	r0, r3
 8005674:	f7fe ff76 	bl	8004564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800567c:	e00f      	b.n	800569e <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800567e:	4b0c      	ldr	r3, [pc, #48]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005686:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800568a:	d105      	bne.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	2b30      	cmp	r3, #48	@ 0x30
 8005690:	d102      	bne.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8005692:	4b08      	ldr	r3, [pc, #32]	@ (80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005696:	e002      	b.n	800569e <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8005698:	2300      	movs	r3, #0
 800569a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 800569c:	e003      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800569e:	e002      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80056a4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80056a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3730      	adds	r7, #48	@ 0x30
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	44020c00 	.word	0x44020c00
 80056b4:	02dc6c00 	.word	0x02dc6c00

080056b8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80056c0:	4b48      	ldr	r3, [pc, #288]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a47      	ldr	r2, [pc, #284]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80056c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056ca:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80056cc:	f7fb fcfc 	bl	80010c8 <HAL_GetTick>
 80056d0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80056d2:	e008      	b.n	80056e6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80056d4:	f7fb fcf8 	bl	80010c8 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d901      	bls.n	80056e6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e07a      	b.n	80057dc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80056e6:	4b3f      	ldr	r3, [pc, #252]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1f0      	bne.n	80056d4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80056f2:	4b3c      	ldr	r3, [pc, #240]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80056f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80056fa:	f023 0303 	bic.w	r3, r3, #3
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	6811      	ldr	r1, [r2, #0]
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6852      	ldr	r2, [r2, #4]
 8005706:	0212      	lsls	r2, r2, #8
 8005708:	430a      	orrs	r2, r1
 800570a:	4936      	ldr	r1, [pc, #216]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 800570c:	4313      	orrs	r3, r2
 800570e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	3b01      	subs	r3, #1
 8005716:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	3b01      	subs	r3, #1
 8005720:	025b      	lsls	r3, r3, #9
 8005722:	b29b      	uxth	r3, r3
 8005724:	431a      	orrs	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	3b01      	subs	r3, #1
 800572c:	041b      	lsls	r3, r3, #16
 800572e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005732:	431a      	orrs	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	3b01      	subs	r3, #1
 800573a:	061b      	lsls	r3, r3, #24
 800573c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005740:	4928      	ldr	r1, [pc, #160]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005742:	4313      	orrs	r3, r2
 8005744:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005746:	4b27      	ldr	r3, [pc, #156]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800574a:	f023 020c 	bic.w	r2, r3, #12
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	4924      	ldr	r1, [pc, #144]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005754:	4313      	orrs	r3, r2
 8005756:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005758:	4b22      	ldr	r3, [pc, #136]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	f023 0220 	bic.w	r2, r3, #32
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	69db      	ldr	r3, [r3, #28]
 8005764:	491f      	ldr	r1, [pc, #124]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005766:	4313      	orrs	r3, r2
 8005768:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800576a:	4b1e      	ldr	r3, [pc, #120]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 800576c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005772:	491c      	ldr	r1, [pc, #112]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005774:	4313      	orrs	r3, r2
 8005776:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005778:	4b1a      	ldr	r3, [pc, #104]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 800577a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577c:	4a19      	ldr	r2, [pc, #100]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 800577e:	f023 0310 	bic.w	r3, r3, #16
 8005782:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8005784:	4b17      	ldr	r3, [pc, #92]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800578c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	6a12      	ldr	r2, [r2, #32]
 8005794:	00d2      	lsls	r2, r2, #3
 8005796:	4913      	ldr	r1, [pc, #76]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 8005798:	4313      	orrs	r3, r2
 800579a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800579c:	4b11      	ldr	r3, [pc, #68]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 800579e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a0:	4a10      	ldr	r2, [pc, #64]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80057a2:	f043 0310 	orr.w	r3, r3, #16
 80057a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80057a8:	4b0e      	ldr	r3, [pc, #56]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a0d      	ldr	r2, [pc, #52]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80057ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80057b2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80057b4:	f7fb fc88 	bl	80010c8 <HAL_GetTick>
 80057b8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80057ba:	e008      	b.n	80057ce <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80057bc:	f7fb fc84 	bl	80010c8 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d901      	bls.n	80057ce <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e006      	b.n	80057dc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80057ce:	4b05      	ldr	r3, [pc, #20]	@ (80057e4 <RCCEx_PLL2_Config+0x12c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0f0      	beq.n	80057bc <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80057da:	2300      	movs	r3, #0

}
 80057dc:	4618      	mov	r0, r3
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	44020c00 	.word	0x44020c00

080057e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e042      	b.n	8005880 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005800:	2b00      	cmp	r3, #0
 8005802:	d106      	bne.n	8005812 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7fb f9b9 	bl	8000b84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2224      	movs	r2, #36	@ 0x24
 8005816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0201 	bic.w	r2, r2, #1
 8005828:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582e:	2b00      	cmp	r3, #0
 8005830:	d002      	beq.n	8005838 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fef6 	bl	8006624 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 fd75 	bl	8006328 <UART_SetConfig>
 800583e:	4603      	mov	r3, r0
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e01b      	b.n	8005880 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005856:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689a      	ldr	r2, [r3, #8]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005866:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0201 	orr.w	r2, r2, #1
 8005876:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 ff75 	bl	8006768 <UART_CheckIdleState>
 800587e:	4603      	mov	r3, r0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3708      	adds	r7, #8
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	@ 0x28
 800588c:	af02      	add	r7, sp, #8
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	603b      	str	r3, [r7, #0]
 8005894:	4613      	mov	r3, r2
 8005896:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589e:	2b20      	cmp	r3, #32
 80058a0:	f040 808b 	bne.w	80059ba <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d002      	beq.n	80058b0 <HAL_UART_Transmit+0x28>
 80058aa:	88fb      	ldrh	r3, [r7, #6]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d101      	bne.n	80058b4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e083      	b.n	80059bc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058be:	2b80      	cmp	r3, #128	@ 0x80
 80058c0:	d107      	bne.n	80058d2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058d0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2221      	movs	r2, #33	@ 0x21
 80058de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058e2:	f7fb fbf1 	bl	80010c8 <HAL_GetTick>
 80058e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	88fa      	ldrh	r2, [r7, #6]
 80058ec:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	88fa      	ldrh	r2, [r7, #6]
 80058f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005900:	d108      	bne.n	8005914 <HAL_UART_Transmit+0x8c>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d104      	bne.n	8005914 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800590a:	2300      	movs	r3, #0
 800590c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	61bb      	str	r3, [r7, #24]
 8005912:	e003      	b.n	800591c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005918:	2300      	movs	r3, #0
 800591a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800591c:	e030      	b.n	8005980 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2200      	movs	r2, #0
 8005926:	2180      	movs	r1, #128	@ 0x80
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 ffc7 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d005      	beq.n	8005940 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e03d      	b.n	80059bc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10b      	bne.n	800595e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	881b      	ldrh	r3, [r3, #0]
 800594a:	461a      	mov	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005954:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	3302      	adds	r3, #2
 800595a:	61bb      	str	r3, [r7, #24]
 800595c:	e007      	b.n	800596e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	781a      	ldrb	r2, [r3, #0]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	3301      	adds	r3, #1
 800596c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005974:	b29b      	uxth	r3, r3
 8005976:	3b01      	subs	r3, #1
 8005978:	b29a      	uxth	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005986:	b29b      	uxth	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1c8      	bne.n	800591e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	2200      	movs	r2, #0
 8005994:	2140      	movs	r1, #64	@ 0x40
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 ff90 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d005      	beq.n	80059ae <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2220      	movs	r2, #32
 80059a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e006      	b.n	80059bc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2220      	movs	r2, #32
 80059b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80059b6:	2300      	movs	r3, #0
 80059b8:	e000      	b.n	80059bc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80059ba:	2302      	movs	r3, #2
  }
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3720      	adds	r7, #32
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b094      	sub	sp, #80	@ 0x50
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059dc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80059e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	461a      	mov	r2, r3
 80059e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80059ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059f2:	e841 2300 	strex	r3, r2, [r1]
 80059f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e6      	bne.n	80059cc <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	3308      	adds	r3, #8
 8005a04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8005a14:	f023 0301 	bic.w	r3, r3, #1
 8005a18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3308      	adds	r3, #8
 8005a20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a2a:	e841 2300 	strex	r3, r2, [r1]
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1e3      	bne.n	80059fe <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d118      	bne.n	8005a70 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	e853 3f00 	ldrex	r3, [r3]
 8005a4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f023 0310 	bic.w	r3, r3, #16
 8005a52:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a5c:	61bb      	str	r3, [r7, #24]
 8005a5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a60:	6979      	ldr	r1, [r7, #20]
 8005a62:	69ba      	ldr	r2, [r7, #24]
 8005a64:	e841 2300 	strex	r3, r2, [r1]
 8005a68:	613b      	str	r3, [r7, #16]
   return(result);
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1e6      	bne.n	8005a3e <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a7a:	2b80      	cmp	r3, #128	@ 0x80
 8005a7c:	d11d      	bne.n	8005aba <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d019      	beq.n	8005aba <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fb fe94 	bl	80017c0 <HAL_DMA_Abort>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00d      	beq.n	8005aba <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fc f892 	bl	8001bcc <HAL_DMA_GetError>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b10      	cmp	r3, #16
 8005aac:	d105      	bne.n	8005aba <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2210      	movs	r2, #16
 8005ab2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e059      	b.n	8005b6e <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac4:	2b40      	cmp	r3, #64	@ 0x40
 8005ac6:	d121      	bne.n	8005b0c <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d01c      	beq.n	8005b0c <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ad8:	2200      	movs	r2, #0
 8005ada:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f7fb fe6c 	bl	80017c0 <HAL_DMA_Abort>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00e      	beq.n	8005b0c <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fc f869 	bl	8001bcc <HAL_DMA_GetError>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b10      	cmp	r3, #16
 8005afe:	d105      	bne.n	8005b0c <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2210      	movs	r2, #16
 8005b04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e030      	b.n	8005b6e <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	220f      	movs	r2, #15
 8005b22:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b2c:	d107      	bne.n	8005b3e <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699a      	ldr	r2, [r3, #24]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f042 0210 	orr.w	r2, r2, #16
 8005b3c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	699a      	ldr	r2, [r3, #24]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f042 0208 	orr.w	r2, r2, #8
 8005b4c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3750      	adds	r7, #80	@ 0x50
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b094      	sub	sp, #80	@ 0x50
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ba0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ba4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e6      	bne.n	8005b80 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	e853 3f00 	ldrex	r3, [r3]
 8005bc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bc8:	f023 0301 	bic.w	r3, r3, #1
 8005bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	3308      	adds	r3, #8
 8005bd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1e3      	bne.n	8005bb2 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d118      	bne.n	8005c24 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	e853 3f00 	ldrex	r3, [r3]
 8005bfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f023 0310 	bic.w	r3, r3, #16
 8005c06:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c10:	61bb      	str	r3, [r7, #24]
 8005c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c14:	6979      	ldr	r1, [r7, #20]
 8005c16:	69ba      	ldr	r2, [r7, #24]
 8005c18:	e841 2300 	strex	r3, r2, [r1]
 8005c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1e6      	bne.n	8005bf2 <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c2e:	2b40      	cmp	r3, #64	@ 0x40
 8005c30:	d13a      	bne.n	8005ca8 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d017      	beq.n	8005c6c <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c42:	4a26      	ldr	r2, [pc, #152]	@ (8005cdc <HAL_UART_AbortReceive_IT+0x164>)
 8005c44:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7fb fe33 	bl	80018b8 <HAL_DMA_Abort_IT>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d03c      	beq.n	8005cd2 <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005c66:	4610      	mov	r0, r2
 8005c68:	4798      	blx	r3
 8005c6a:	e032      	b.n	8005cd2 <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	220f      	movs	r2, #15
 8005c80:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	699a      	ldr	r2, [r3, #24]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f042 0208 	orr.w	r2, r2, #8
 8005c90:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2220      	movs	r2, #32
 8005c96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 fb29 	bl	80062f8 <HAL_UART_AbortReceiveCpltCallback>
 8005ca6:	e014      	b.n	8005cd2 <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	220f      	movs	r2, #15
 8005cbc:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 fb13 	bl	80062f8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3750      	adds	r7, #80	@ 0x50
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	08006ccd 	.word	0x08006ccd

08005ce0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b0ae      	sub	sp, #184	@ 0xb8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005d06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d0a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005d0e:	4013      	ands	r3, r2
 8005d10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8005d14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d11b      	bne.n	8005d54 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005d1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d20:	f003 0320 	and.w	r3, r3, #32
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d015      	beq.n	8005d54 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005d28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005d2c:	f003 0320 	and.w	r3, r3, #32
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d105      	bne.n	8005d40 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005d34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d009      	beq.n	8005d54 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f000 82ac 	beq.w	80062a2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	4798      	blx	r3
      }
      return;
 8005d52:	e2a6      	b.n	80062a2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005d54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 80fd 	beq.w	8005f58 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005d5e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d62:	4b7a      	ldr	r3, [pc, #488]	@ (8005f4c <HAL_UART_IRQHandler+0x26c>)
 8005d64:	4013      	ands	r3, r2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d106      	bne.n	8005d78 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005d6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d6e:	4b78      	ldr	r3, [pc, #480]	@ (8005f50 <HAL_UART_IRQHandler+0x270>)
 8005d70:	4013      	ands	r3, r2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 80f0 	beq.w	8005f58 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d011      	beq.n	8005da8 <HAL_UART_IRQHandler+0xc8>
 8005d84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00b      	beq.n	8005da8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2201      	movs	r2, #1
 8005d96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d9e:	f043 0201 	orr.w	r2, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005da8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d011      	beq.n	8005dd8 <HAL_UART_IRQHandler+0xf8>
 8005db4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d00b      	beq.n	8005dd8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dce:	f043 0204 	orr.w	r2, r3, #4
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005dd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ddc:	f003 0304 	and.w	r3, r3, #4
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d011      	beq.n	8005e08 <HAL_UART_IRQHandler+0x128>
 8005de4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d00b      	beq.n	8005e08 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2204      	movs	r2, #4
 8005df6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dfe:	f043 0202 	orr.w	r2, r3, #2
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d017      	beq.n	8005e44 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e18:	f003 0320 	and.w	r3, r3, #32
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d105      	bne.n	8005e2c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005e20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e24:	4b49      	ldr	r3, [pc, #292]	@ (8005f4c <HAL_UART_IRQHandler+0x26c>)
 8005e26:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00b      	beq.n	8005e44 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2208      	movs	r2, #8
 8005e32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e3a:	f043 0208 	orr.w	r2, r3, #8
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005e44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d012      	beq.n	8005e76 <HAL_UART_IRQHandler+0x196>
 8005e50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00c      	beq.n	8005e76 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e6c:	f043 0220 	orr.w	r2, r3, #32
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 8212 	beq.w	80062a6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005e82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e86:	f003 0320 	and.w	r3, r3, #32
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d013      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005e8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e92:	f003 0320 	and.w	r3, r3, #32
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d105      	bne.n	8005ea6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d007      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ebc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eca:	2b40      	cmp	r3, #64	@ 0x40
 8005ecc:	d005      	beq.n	8005eda <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ece:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ed2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d02e      	beq.n	8005f38 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fe7e 	bl	8006bdc <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eea:	2b40      	cmp	r3, #64	@ 0x40
 8005eec:	d120      	bne.n	8005f30 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d017      	beq.n	8005f28 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005efe:	4a15      	ldr	r2, [pc, #84]	@ (8005f54 <HAL_UART_IRQHandler+0x274>)
 8005f00:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fb fcd5 	bl	80018b8 <HAL_DMA_Abort_IT>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d019      	beq.n	8005f48 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005f22:	4610      	mov	r0, r2
 8005f24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f26:	e00f      	b.n	8005f48 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 f9db 	bl	80062e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f2e:	e00b      	b.n	8005f48 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 f9d7 	bl	80062e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f36:	e007      	b.n	8005f48 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 f9d3 	bl	80062e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005f46:	e1ae      	b.n	80062a6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f48:	bf00      	nop
    return;
 8005f4a:	e1ac      	b.n	80062a6 <HAL_UART_IRQHandler+0x5c6>
 8005f4c:	10000001 	.word	0x10000001
 8005f50:	04000120 	.word	0x04000120
 8005f54:	08006ca9 	.word	0x08006ca9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	f040 8142 	bne.w	80061e6 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005f62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005f66:	f003 0310 	and.w	r3, r3, #16
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 813b 	beq.w	80061e6 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f74:	f003 0310 	and.w	r3, r3, #16
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 8134 	beq.w	80061e6 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2210      	movs	r2, #16
 8005f84:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f90:	2b40      	cmp	r3, #64	@ 0x40
 8005f92:	f040 80aa 	bne.w	80060ea <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fa0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8005fa4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 8084 	beq.w	80060b6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005fb4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d27c      	bcs.n	80060b6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005fc2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fce:	2b81      	cmp	r3, #129	@ 0x81
 8005fd0:	d060      	beq.n	8006094 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fda:	e853 3f00 	ldrex	r3, [r3]
 8005fde:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005fe0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fe2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fe6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ff4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ff8:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ffc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006000:	e841 2300 	strex	r3, r2, [r1]
 8006004:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006006:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1e2      	bne.n	8005fd2 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3308      	adds	r3, #8
 8006012:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006016:	e853 3f00 	ldrex	r3, [r3]
 800601a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800601c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800601e:	f023 0301 	bic.w	r3, r3, #1
 8006022:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	3308      	adds	r3, #8
 800602c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006030:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006032:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006034:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006036:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006038:	e841 2300 	strex	r3, r2, [r1]
 800603c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800603e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1e3      	bne.n	800600c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800605a:	e853 3f00 	ldrex	r3, [r3]
 800605e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006060:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006062:	f023 0310 	bic.w	r3, r3, #16
 8006066:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	461a      	mov	r2, r3
 8006070:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006074:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006076:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006078:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800607a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800607c:	e841 2300 	strex	r3, r2, [r1]
 8006080:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1e4      	bne.n	8006052 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800608e:	4618      	mov	r0, r3
 8006090:	f7fb fb96 	bl	80017c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	4619      	mov	r1, r3
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7fa feaa 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80060b4:	e0f9      	b.n	80062aa <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80060bc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80060c0:	429a      	cmp	r2, r3
 80060c2:	f040 80f2 	bne.w	80062aa <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ce:	2b81      	cmp	r3, #129	@ 0x81
 80060d0:	f040 80eb 	bne.w	80062aa <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2202      	movs	r2, #2
 80060d8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80060e0:	4619      	mov	r1, r3
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fa fe90 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
      return;
 80060e8:	e0df      	b.n	80062aa <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006104:	b29b      	uxth	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 80d1 	beq.w	80062ae <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800610c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 80cc 	beq.w	80062ae <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611e:	e853 3f00 	ldrex	r3, [r3]
 8006122:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006126:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800612a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006138:	647b      	str	r3, [r7, #68]	@ 0x44
 800613a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800613e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006140:	e841 2300 	strex	r3, r2, [r1]
 8006144:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1e4      	bne.n	8006116 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3308      	adds	r3, #8
 8006152:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006156:	e853 3f00 	ldrex	r3, [r3]
 800615a:	623b      	str	r3, [r7, #32]
   return(result);
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006162:	f023 0301 	bic.w	r3, r3, #1
 8006166:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3308      	adds	r3, #8
 8006170:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006174:	633a      	str	r2, [r7, #48]	@ 0x30
 8006176:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006178:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800617a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800617c:	e841 2300 	strex	r3, r2, [r1]
 8006180:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e1      	bne.n	800614c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2220      	movs	r2, #32
 800618c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	e853 3f00 	ldrex	r3, [r3]
 80061a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f023 0310 	bic.w	r3, r3, #16
 80061b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	461a      	mov	r2, r3
 80061ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80061be:	61fb      	str	r3, [r7, #28]
 80061c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c2:	69b9      	ldr	r1, [r7, #24]
 80061c4:	69fa      	ldr	r2, [r7, #28]
 80061c6:	e841 2300 	strex	r3, r2, [r1]
 80061ca:	617b      	str	r3, [r7, #20]
   return(result);
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d1e4      	bne.n	800619c <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061d8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80061dc:	4619      	mov	r1, r3
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f7fa fe12 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80061e4:	e063      	b.n	80062ae <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80061e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00e      	beq.n	8006210 <HAL_UART_IRQHandler+0x530>
 80061f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d008      	beq.n	8006210 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006206:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f001 facf 	bl	80077ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800620e:	e051      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006210:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006218:	2b00      	cmp	r3, #0
 800621a:	d014      	beq.n	8006246 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800621c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006224:	2b00      	cmp	r3, #0
 8006226:	d105      	bne.n	8006234 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006228:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800622c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d008      	beq.n	8006246 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006238:	2b00      	cmp	r3, #0
 800623a:	d03a      	beq.n	80062b2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	4798      	blx	r3
    }
    return;
 8006244:	e035      	b.n	80062b2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006246:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800624a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800624e:	2b00      	cmp	r3, #0
 8006250:	d009      	beq.n	8006266 <HAL_UART_IRQHandler+0x586>
 8006252:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 fd59 	bl	8006d16 <UART_EndTransmit_IT>
    return;
 8006264:	e026      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006266:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800626a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <HAL_UART_IRQHandler+0x5a6>
 8006272:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006276:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f001 faa8 	bl	80077d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006284:	e016      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006286:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800628a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d010      	beq.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
 8006292:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006296:	2b00      	cmp	r3, #0
 8006298:	da0c      	bge.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f001 fa90 	bl	80077c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80062a0:	e008      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80062a2:	bf00      	nop
 80062a4:	e006      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
    return;
 80062a6:	bf00      	nop
 80062a8:	e004      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80062aa:	bf00      	nop
 80062ac:	e002      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80062ae:	bf00      	nop
 80062b0:	e000      	b.n	80062b4 <HAL_UART_IRQHandler+0x5d4>
    return;
 80062b2:	bf00      	nop
  }
}
 80062b4:	37b8      	adds	r7, #184	@ 0xb8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop

080062bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800631a:	4618      	mov	r0, r3
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
	...

08006328 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800632c:	b094      	sub	sp, #80	@ 0x50
 800632e:	af00      	add	r7, sp, #0
 8006330:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006332:	2300      	movs	r3, #0
 8006334:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	431a      	orrs	r2, r3
 8006342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006344:	695b      	ldr	r3, [r3, #20]
 8006346:	431a      	orrs	r2, r3
 8006348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634a:	69db      	ldr	r3, [r3, #28]
 800634c:	4313      	orrs	r3, r2
 800634e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	498a      	ldr	r1, [pc, #552]	@ (8006580 <UART_SetConfig+0x258>)
 8006358:	4019      	ands	r1, r3
 800635a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006360:	430b      	orrs	r3, r1
 8006362:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800636e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006370:	68d9      	ldr	r1, [r3, #12]
 8006372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	ea40 0301 	orr.w	r3, r0, r1
 800637a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800637c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	4b7f      	ldr	r3, [pc, #508]	@ (8006584 <UART_SetConfig+0x25c>)
 8006388:	429a      	cmp	r2, r3
 800638a:	d004      	beq.n	8006396 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800638c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800638e:	6a1a      	ldr	r2, [r3, #32]
 8006390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006392:	4313      	orrs	r3, r2
 8006394:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80063a0:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80063a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063aa:	430b      	orrs	r3, r1
 80063ac:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80063ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b4:	f023 000f 	bic.w	r0, r3, #15
 80063b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80063bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	ea40 0301 	orr.w	r3, r0, r1
 80063c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	4b6f      	ldr	r3, [pc, #444]	@ (8006588 <UART_SetConfig+0x260>)
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d102      	bne.n	80063d6 <UART_SetConfig+0xae>
 80063d0:	2301      	movs	r3, #1
 80063d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063d4:	e01a      	b.n	800640c <UART_SetConfig+0xe4>
 80063d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	4b6c      	ldr	r3, [pc, #432]	@ (800658c <UART_SetConfig+0x264>)
 80063dc:	429a      	cmp	r2, r3
 80063de:	d102      	bne.n	80063e6 <UART_SetConfig+0xbe>
 80063e0:	2302      	movs	r3, #2
 80063e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063e4:	e012      	b.n	800640c <UART_SetConfig+0xe4>
 80063e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	4b69      	ldr	r3, [pc, #420]	@ (8006590 <UART_SetConfig+0x268>)
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d102      	bne.n	80063f6 <UART_SetConfig+0xce>
 80063f0:	2304      	movs	r3, #4
 80063f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063f4:	e00a      	b.n	800640c <UART_SetConfig+0xe4>
 80063f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	4b62      	ldr	r3, [pc, #392]	@ (8006584 <UART_SetConfig+0x25c>)
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d103      	bne.n	8006408 <UART_SetConfig+0xe0>
 8006400:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006404:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006406:	e001      	b.n	800640c <UART_SetConfig+0xe4>
 8006408:	2300      	movs	r3, #0
 800640a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800640c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4b5c      	ldr	r3, [pc, #368]	@ (8006584 <UART_SetConfig+0x25c>)
 8006412:	429a      	cmp	r2, r3
 8006414:	d171      	bne.n	80064fa <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006418:	2200      	movs	r2, #0
 800641a:	623b      	str	r3, [r7, #32]
 800641c:	627a      	str	r2, [r7, #36]	@ 0x24
 800641e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006422:	f7fe fa0b 	bl	800483c <HAL_RCCEx_GetPeriphCLKFreq>
 8006426:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006428:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 80e2 	beq.w	80065f4 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006434:	4a57      	ldr	r2, [pc, #348]	@ (8006594 <UART_SetConfig+0x26c>)
 8006436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800643a:	461a      	mov	r2, r3
 800643c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800643e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006442:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	4613      	mov	r3, r2
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	4413      	add	r3, r2
 800644e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006450:	429a      	cmp	r2, r3
 8006452:	d305      	bcc.n	8006460 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800645a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800645c:	429a      	cmp	r2, r3
 800645e:	d903      	bls.n	8006468 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006466:	e0c5      	b.n	80065f4 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800646a:	2200      	movs	r2, #0
 800646c:	61bb      	str	r3, [r7, #24]
 800646e:	61fa      	str	r2, [r7, #28]
 8006470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006474:	4a47      	ldr	r2, [pc, #284]	@ (8006594 <UART_SetConfig+0x26c>)
 8006476:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800647a:	b29b      	uxth	r3, r3
 800647c:	2200      	movs	r2, #0
 800647e:	613b      	str	r3, [r7, #16]
 8006480:	617a      	str	r2, [r7, #20]
 8006482:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006486:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800648a:	f7f9 ff17 	bl	80002bc <__aeabi_uldivmod>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4610      	mov	r0, r2
 8006494:	4619      	mov	r1, r3
 8006496:	f04f 0200 	mov.w	r2, #0
 800649a:	f04f 0300 	mov.w	r3, #0
 800649e:	020b      	lsls	r3, r1, #8
 80064a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80064a4:	0202      	lsls	r2, r0, #8
 80064a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064a8:	6849      	ldr	r1, [r1, #4]
 80064aa:	0849      	lsrs	r1, r1, #1
 80064ac:	2000      	movs	r0, #0
 80064ae:	460c      	mov	r4, r1
 80064b0:	4605      	mov	r5, r0
 80064b2:	eb12 0804 	adds.w	r8, r2, r4
 80064b6:	eb43 0905 	adc.w	r9, r3, r5
 80064ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	60bb      	str	r3, [r7, #8]
 80064c2:	60fa      	str	r2, [r7, #12]
 80064c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064c8:	4640      	mov	r0, r8
 80064ca:	4649      	mov	r1, r9
 80064cc:	f7f9 fef6 	bl	80002bc <__aeabi_uldivmod>
 80064d0:	4602      	mov	r2, r0
 80064d2:	460b      	mov	r3, r1
 80064d4:	4613      	mov	r3, r2
 80064d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064de:	d308      	bcc.n	80064f2 <UART_SetConfig+0x1ca>
 80064e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064e6:	d204      	bcs.n	80064f2 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80064e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80064ee:	60da      	str	r2, [r3, #12]
 80064f0:	e080      	b.n	80065f4 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80064f8:	e07c      	b.n	80065f4 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006502:	d149      	bne.n	8006598 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006504:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006506:	2200      	movs	r2, #0
 8006508:	603b      	str	r3, [r7, #0]
 800650a:	607a      	str	r2, [r7, #4]
 800650c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006510:	f7fe f994 	bl	800483c <HAL_RCCEx_GetPeriphCLKFreq>
 8006514:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006518:	2b00      	cmp	r3, #0
 800651a:	d06b      	beq.n	80065f4 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800651c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006520:	4a1c      	ldr	r2, [pc, #112]	@ (8006594 <UART_SetConfig+0x26c>)
 8006522:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006526:	461a      	mov	r2, r3
 8006528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800652a:	fbb3 f3f2 	udiv	r3, r3, r2
 800652e:	005a      	lsls	r2, r3, #1
 8006530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	085b      	lsrs	r3, r3, #1
 8006536:	441a      	add	r2, r3
 8006538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006540:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006544:	2b0f      	cmp	r3, #15
 8006546:	d916      	bls.n	8006576 <UART_SetConfig+0x24e>
 8006548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800654a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800654e:	d212      	bcs.n	8006576 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006552:	b29b      	uxth	r3, r3
 8006554:	f023 030f 	bic.w	r3, r3, #15
 8006558:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800655a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800655c:	085b      	lsrs	r3, r3, #1
 800655e:	b29b      	uxth	r3, r3
 8006560:	f003 0307 	and.w	r3, r3, #7
 8006564:	b29a      	uxth	r2, r3
 8006566:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006568:	4313      	orrs	r3, r2
 800656a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800656c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006572:	60da      	str	r2, [r3, #12]
 8006574:	e03e      	b.n	80065f4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800657c:	e03a      	b.n	80065f4 <UART_SetConfig+0x2cc>
 800657e:	bf00      	nop
 8006580:	cfff69f3 	.word	0xcfff69f3
 8006584:	44002400 	.word	0x44002400
 8006588:	40013800 	.word	0x40013800
 800658c:	40004400 	.word	0x40004400
 8006590:	40004800 	.word	0x40004800
 8006594:	080094bc 	.word	0x080094bc
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006598:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800659a:	2200      	movs	r2, #0
 800659c:	469a      	mov	sl, r3
 800659e:	4693      	mov	fp, r2
 80065a0:	4650      	mov	r0, sl
 80065a2:	4659      	mov	r1, fp
 80065a4:	f7fe f94a 	bl	800483c <HAL_RCCEx_GetPeriphCLKFreq>
 80065a8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80065aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d021      	beq.n	80065f4 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b4:	4a1a      	ldr	r2, [pc, #104]	@ (8006620 <UART_SetConfig+0x2f8>)
 80065b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065ba:	461a      	mov	r2, r3
 80065bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065be:	fbb3 f2f2 	udiv	r2, r3, r2
 80065c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	085b      	lsrs	r3, r3, #1
 80065c8:	441a      	add	r2, r3
 80065ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d6:	2b0f      	cmp	r3, #15
 80065d8:	d909      	bls.n	80065ee <UART_SetConfig+0x2c6>
 80065da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065e0:	d205      	bcs.n	80065ee <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e4:	b29a      	uxth	r2, r3
 80065e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	60da      	str	r2, [r3, #12]
 80065ec:	e002      	b.n	80065f4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80065f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f6:	2201      	movs	r2, #1
 80065f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80065fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fe:	2201      	movs	r2, #1
 8006600:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006606:	2200      	movs	r2, #0
 8006608:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800660a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660c:	2200      	movs	r2, #0
 800660e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006610:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006614:	4618      	mov	r0, r3
 8006616:	3750      	adds	r7, #80	@ 0x50
 8006618:	46bd      	mov	sp, r7
 800661a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800661e:	bf00      	nop
 8006620:	080094bc 	.word	0x080094bc

08006624 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006630:	f003 0308 	and.w	r3, r3, #8
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00a      	beq.n	800664e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00a      	beq.n	8006670 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	430a      	orrs	r2, r1
 800666e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00a      	beq.n	8006692 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006696:	f003 0304 	and.w	r3, r3, #4
 800669a:	2b00      	cmp	r3, #0
 800669c:	d00a      	beq.n	80066b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	430a      	orrs	r2, r1
 80066b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b8:	f003 0310 	and.w	r3, r3, #16
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00a      	beq.n	80066d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	430a      	orrs	r2, r1
 80066d4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066da:	f003 0320 	and.w	r3, r3, #32
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00a      	beq.n	80066f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	430a      	orrs	r2, r1
 80066f6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006700:	2b00      	cmp	r3, #0
 8006702:	d01a      	beq.n	800673a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	430a      	orrs	r2, r1
 8006718:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006722:	d10a      	bne.n	800673a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	430a      	orrs	r2, r1
 8006738:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00a      	beq.n	800675c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	605a      	str	r2, [r3, #4]
  }
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b098      	sub	sp, #96	@ 0x60
 800676c:	af02      	add	r7, sp, #8
 800676e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006778:	f7fa fca6 	bl	80010c8 <HAL_GetTick>
 800677c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0308 	and.w	r3, r3, #8
 8006788:	2b08      	cmp	r3, #8
 800678a:	d12f      	bne.n	80067ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800678c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006790:	9300      	str	r3, [sp, #0]
 8006792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006794:	2200      	movs	r2, #0
 8006796:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f88e 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d022      	beq.n	80067ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	461a      	mov	r2, r3
 80067c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80067c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067cc:	e841 2300 	strex	r3, r2, [r1]
 80067d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1e6      	bne.n	80067a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2220      	movs	r2, #32
 80067dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e063      	b.n	80068b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0304 	and.w	r3, r3, #4
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	d149      	bne.n	800688e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006802:	2200      	movs	r2, #0
 8006804:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 f857 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d03c      	beq.n	800688e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681c:	e853 3f00 	ldrex	r3, [r3]
 8006820:	623b      	str	r3, [r7, #32]
   return(result);
 8006822:	6a3b      	ldr	r3, [r7, #32]
 8006824:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006828:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	461a      	mov	r2, r3
 8006830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006832:	633b      	str	r3, [r7, #48]	@ 0x30
 8006834:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006836:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006838:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800683a:	e841 2300 	strex	r3, r2, [r1]
 800683e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1e6      	bne.n	8006814 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	3308      	adds	r3, #8
 800684c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	e853 3f00 	ldrex	r3, [r3]
 8006854:	60fb      	str	r3, [r7, #12]
   return(result);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f023 0301 	bic.w	r3, r3, #1
 800685c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3308      	adds	r3, #8
 8006864:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006866:	61fa      	str	r2, [r7, #28]
 8006868:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686a:	69b9      	ldr	r1, [r7, #24]
 800686c:	69fa      	ldr	r2, [r7, #28]
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	617b      	str	r3, [r7, #20]
   return(result);
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1e5      	bne.n	8006846 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2220      	movs	r2, #32
 800687e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	e012      	b.n	80068b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2220      	movs	r2, #32
 8006892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2220      	movs	r2, #32
 800689a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3758      	adds	r7, #88	@ 0x58
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	603b      	str	r3, [r7, #0]
 80068c8:	4613      	mov	r3, r2
 80068ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068cc:	e04f      	b.n	800696e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068d4:	d04b      	beq.n	800696e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068d6:	f7fa fbf7 	bl	80010c8 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d302      	bcc.n	80068ec <UART_WaitOnFlagUntilTimeout+0x30>
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d101      	bne.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e04e      	b.n	800698e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0304 	and.w	r3, r3, #4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d037      	beq.n	800696e <UART_WaitOnFlagUntilTimeout+0xb2>
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2b80      	cmp	r3, #128	@ 0x80
 8006902:	d034      	beq.n	800696e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	2b40      	cmp	r3, #64	@ 0x40
 8006908:	d031      	beq.n	800696e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69db      	ldr	r3, [r3, #28]
 8006910:	f003 0308 	and.w	r3, r3, #8
 8006914:	2b08      	cmp	r3, #8
 8006916:	d110      	bne.n	800693a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2208      	movs	r2, #8
 800691e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 f95b 	bl	8006bdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2208      	movs	r2, #8
 800692a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e029      	b.n	800698e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69db      	ldr	r3, [r3, #28]
 8006940:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006944:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006948:	d111      	bne.n	800696e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006952:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f000 f941 	bl	8006bdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2220      	movs	r2, #32
 800695e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e00f      	b.n	800698e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69da      	ldr	r2, [r3, #28]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	4013      	ands	r3, r2
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	429a      	cmp	r2, r3
 800697c:	bf0c      	ite	eq
 800697e:	2301      	moveq	r3, #1
 8006980:	2300      	movne	r3, #0
 8006982:	b2db      	uxtb	r3, r3
 8006984:	461a      	mov	r2, r3
 8006986:	79fb      	ldrb	r3, [r7, #7]
 8006988:	429a      	cmp	r2, r3
 800698a:	d0a0      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
	...

08006998 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006998:	b480      	push	{r7}
 800699a:	b0a3      	sub	sp, #140	@ 0x8c
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	4613      	mov	r3, r2
 80069a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	88fa      	ldrh	r2, [r7, #6]
 80069b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069ca:	d10e      	bne.n	80069ea <UART_Start_Receive_IT+0x52>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d105      	bne.n	80069e0 <UART_Start_Receive_IT+0x48>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80069da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80069de:	e02d      	b.n	8006a3c <UART_Start_Receive_IT+0xa4>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	22ff      	movs	r2, #255	@ 0xff
 80069e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80069e8:	e028      	b.n	8006a3c <UART_Start_Receive_IT+0xa4>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10d      	bne.n	8006a0e <UART_Start_Receive_IT+0x76>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	691b      	ldr	r3, [r3, #16]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d104      	bne.n	8006a04 <UART_Start_Receive_IT+0x6c>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	22ff      	movs	r2, #255	@ 0xff
 80069fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006a02:	e01b      	b.n	8006a3c <UART_Start_Receive_IT+0xa4>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	227f      	movs	r2, #127	@ 0x7f
 8006a08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006a0c:	e016      	b.n	8006a3c <UART_Start_Receive_IT+0xa4>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a16:	d10d      	bne.n	8006a34 <UART_Start_Receive_IT+0x9c>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	691b      	ldr	r3, [r3, #16]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d104      	bne.n	8006a2a <UART_Start_Receive_IT+0x92>
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	227f      	movs	r2, #127	@ 0x7f
 8006a24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006a28:	e008      	b.n	8006a3c <UART_Start_Receive_IT+0xa4>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	223f      	movs	r2, #63	@ 0x3f
 8006a2e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006a32:	e003      	b.n	8006a3c <UART_Start_Receive_IT+0xa4>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2222      	movs	r2, #34	@ 0x22
 8006a48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	3308      	adds	r3, #8
 8006a52:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a56:	e853 3f00 	ldrex	r3, [r3]
 8006a5a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006a5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a5e:	f043 0301 	orr.w	r3, r3, #1
 8006a62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3308      	adds	r3, #8
 8006a6c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006a70:	673a      	str	r2, [r7, #112]	@ 0x70
 8006a72:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a74:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006a76:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006a78:	e841 2300 	strex	r3, r2, [r1]
 8006a7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006a7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d1e3      	bne.n	8006a4c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a8c:	d14f      	bne.n	8006b2e <UART_Start_Receive_IT+0x196>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006a94:	88fa      	ldrh	r2, [r7, #6]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d349      	bcc.n	8006b2e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aa2:	d107      	bne.n	8006ab4 <UART_Start_Receive_IT+0x11c>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d103      	bne.n	8006ab4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4a47      	ldr	r2, [pc, #284]	@ (8006bcc <UART_Start_Receive_IT+0x234>)
 8006ab0:	675a      	str	r2, [r3, #116]	@ 0x74
 8006ab2:	e002      	b.n	8006aba <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	4a46      	ldr	r2, [pc, #280]	@ (8006bd0 <UART_Start_Receive_IT+0x238>)
 8006ab8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d01a      	beq.n	8006af8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006aca:	e853 3f00 	ldrex	r3, [r3]
 8006ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006ad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ad6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ae6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006aea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006aec:	e841 2300 	strex	r3, r2, [r1]
 8006af0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006af2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e4      	bne.n	8006ac2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3308      	adds	r3, #8
 8006afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3308      	adds	r3, #8
 8006b16:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006b18:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006b1a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006b1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e5      	bne.n	8006af8 <UART_Start_Receive_IT+0x160>
 8006b2c:	e046      	b.n	8006bbc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b36:	d107      	bne.n	8006b48 <UART_Start_Receive_IT+0x1b0>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d103      	bne.n	8006b48 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	4a24      	ldr	r2, [pc, #144]	@ (8006bd4 <UART_Start_Receive_IT+0x23c>)
 8006b44:	675a      	str	r2, [r3, #116]	@ 0x74
 8006b46:	e002      	b.n	8006b4e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	4a23      	ldr	r2, [pc, #140]	@ (8006bd8 <UART_Start_Receive_IT+0x240>)
 8006b4c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d019      	beq.n	8006b8a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5e:	e853 3f00 	ldrex	r3, [r3]
 8006b62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b66:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006b6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	461a      	mov	r2, r3
 8006b72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b74:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b76:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b7c:	e841 2300 	strex	r3, r2, [r1]
 8006b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d1e6      	bne.n	8006b56 <UART_Start_Receive_IT+0x1be>
 8006b88:	e018      	b.n	8006bbc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	e853 3f00 	ldrex	r3, [r3]
 8006b96:	613b      	str	r3, [r7, #16]
   return(result);
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	f043 0320 	orr.w	r3, r3, #32
 8006b9e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ba8:	623b      	str	r3, [r7, #32]
 8006baa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bac:	69f9      	ldr	r1, [r7, #28]
 8006bae:	6a3a      	ldr	r2, [r7, #32]
 8006bb0:	e841 2300 	strex	r3, r2, [r1]
 8006bb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1e6      	bne.n	8006b8a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	378c      	adds	r7, #140	@ 0x8c
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	08007441 	.word	0x08007441
 8006bd0:	080070dd 	.word	0x080070dd
 8006bd4:	08006f25 	.word	0x08006f25
 8006bd8:	08006d6d 	.word	0x08006d6d

08006bdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b095      	sub	sp, #84	@ 0x54
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	461a      	mov	r2, r3
 8006c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c02:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e6      	bne.n	8006be4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	6a3b      	ldr	r3, [r7, #32]
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c2c:	f023 0301 	bic.w	r3, r3, #1
 8006c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3308      	adds	r3, #8
 8006c38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c42:	e841 2300 	strex	r3, r2, [r1]
 8006c46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1e3      	bne.n	8006c16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d118      	bne.n	8006c88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	e853 3f00 	ldrex	r3, [r3]
 8006c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f023 0310 	bic.w	r3, r3, #16
 8006c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	461a      	mov	r2, r3
 8006c72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c74:	61bb      	str	r3, [r7, #24]
 8006c76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c78:	6979      	ldr	r1, [r7, #20]
 8006c7a:	69ba      	ldr	r2, [r7, #24]
 8006c7c:	e841 2300 	strex	r3, r2, [r1]
 8006c80:	613b      	str	r3, [r7, #16]
   return(result);
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d1e6      	bne.n	8006c56 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006c9c:	bf00      	nop
 8006c9e:	3754      	adds	r7, #84	@ 0x54
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f7ff fb10 	bl	80062e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cc4:	bf00      	nop
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cd8:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	220f      	movs	r2, #15
 8006ce8:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	699a      	ldr	r2, [r3, #24]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f042 0208 	orr.w	r2, r2, #8
 8006cf8:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f7ff faf5 	bl	80062f8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d0e:	bf00      	nop
 8006d10:	3710      	adds	r7, #16
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b088      	sub	sp, #32
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	e853 3f00 	ldrex	r3, [r3]
 8006d2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d32:	61fb      	str	r3, [r7, #28]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	461a      	mov	r2, r3
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	61bb      	str	r3, [r7, #24]
 8006d3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d40:	6979      	ldr	r1, [r7, #20]
 8006d42:	69ba      	ldr	r2, [r7, #24]
 8006d44:	e841 2300 	strex	r3, r2, [r1]
 8006d48:	613b      	str	r3, [r7, #16]
   return(result);
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1e6      	bne.n	8006d1e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2220      	movs	r2, #32
 8006d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7ff faac 	bl	80062bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d64:	bf00      	nop
 8006d66:	3720      	adds	r7, #32
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b09c      	sub	sp, #112	@ 0x70
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006d7a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d84:	2b22      	cmp	r3, #34	@ 0x22
 8006d86:	f040 80be 	bne.w	8006f06 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d90:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006d94:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006d98:	b2d9      	uxtb	r1, r3
 8006d9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006da4:	400a      	ands	r2, r1
 8006da6:	b2d2      	uxtb	r2, r2
 8006da8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 80a1 	bne.w	8006f16 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ddc:	e853 3f00 	ldrex	r3, [r3]
 8006de0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006de4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006de8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	461a      	mov	r2, r3
 8006df0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006df2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006df4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006df8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dfa:	e841 2300 	strex	r3, r2, [r1]
 8006dfe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1e6      	bne.n	8006dd4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	3308      	adds	r3, #8
 8006e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e10:	e853 3f00 	ldrex	r3, [r3]
 8006e14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e18:	f023 0301 	bic.w	r3, r3, #1
 8006e1c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	3308      	adds	r3, #8
 8006e24:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e26:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e2e:	e841 2300 	strex	r3, r2, [r1]
 8006e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1e5      	bne.n	8006e06 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2220      	movs	r2, #32
 8006e3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a33      	ldr	r2, [pc, #204]	@ (8006f20 <UART_RxISR_8BIT+0x1b4>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d01f      	beq.n	8006e98 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d018      	beq.n	8006e98 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6e:	e853 3f00 	ldrex	r3, [r3]
 8006e72:	623b      	str	r3, [r7, #32]
   return(result);
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	461a      	mov	r2, r3
 8006e82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e8c:	e841 2300 	strex	r3, r2, [r1]
 8006e90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1e6      	bne.n	8006e66 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d12e      	bne.n	8006efe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	e853 3f00 	ldrex	r3, [r3]
 8006eb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0310 	bic.w	r3, r3, #16
 8006eba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec8:	69b9      	ldr	r1, [r7, #24]
 8006eca:	69fa      	ldr	r2, [r7, #28]
 8006ecc:	e841 2300 	strex	r3, r2, [r1]
 8006ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e6      	bne.n	8006ea6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	69db      	ldr	r3, [r3, #28]
 8006ede:	f003 0310 	and.w	r3, r3, #16
 8006ee2:	2b10      	cmp	r3, #16
 8006ee4:	d103      	bne.n	8006eee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2210      	movs	r2, #16
 8006eec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7f9 ff86 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006efc:	e00b      	b.n	8006f16 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7ff f9e6 	bl	80062d0 <HAL_UART_RxCpltCallback>
}
 8006f04:	e007      	b.n	8006f16 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	699a      	ldr	r2, [r3, #24]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f042 0208 	orr.w	r2, r2, #8
 8006f14:	619a      	str	r2, [r3, #24]
}
 8006f16:	bf00      	nop
 8006f18:	3770      	adds	r7, #112	@ 0x70
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	44002400 	.word	0x44002400

08006f24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b09c      	sub	sp, #112	@ 0x70
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006f32:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f3c:	2b22      	cmp	r3, #34	@ 0x22
 8006f3e:	f040 80be 	bne.w	80070be <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f50:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006f52:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006f56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f60:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f66:	1c9a      	adds	r2, r3, #2
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f040 80a1 	bne.w	80070ce <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006f9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fa0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006faa:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006fb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006fb2:	e841 2300 	strex	r3, r2, [r1]
 8006fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1e6      	bne.n	8006f8c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	3308      	adds	r3, #8
 8006fc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd0:	f023 0301 	bic.w	r3, r3, #1
 8006fd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	3308      	adds	r3, #8
 8006fdc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006fde:	643a      	str	r2, [r7, #64]	@ 0x40
 8006fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fe4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fe6:	e841 2300 	strex	r3, r2, [r1]
 8006fea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1e5      	bne.n	8006fbe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a33      	ldr	r2, [pc, #204]	@ (80070d8 <UART_RxISR_16BIT+0x1b4>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d01f      	beq.n	8007050 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d018      	beq.n	8007050 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007024:	6a3b      	ldr	r3, [r7, #32]
 8007026:	e853 3f00 	ldrex	r3, [r3]
 800702a:	61fb      	str	r3, [r7, #28]
   return(result);
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007032:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	461a      	mov	r2, r3
 800703a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800703c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800703e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007042:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007044:	e841 2300 	strex	r3, r2, [r1]
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800704a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704c:	2b00      	cmp	r3, #0
 800704e:	d1e6      	bne.n	800701e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007054:	2b01      	cmp	r3, #1
 8007056:	d12e      	bne.n	80070b6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	e853 3f00 	ldrex	r3, [r3]
 800706a:	60bb      	str	r3, [r7, #8]
   return(result);
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	f023 0310 	bic.w	r3, r3, #16
 8007072:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800707c:	61bb      	str	r3, [r7, #24]
 800707e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007080:	6979      	ldr	r1, [r7, #20]
 8007082:	69ba      	ldr	r2, [r7, #24]
 8007084:	e841 2300 	strex	r3, r2, [r1]
 8007088:	613b      	str	r3, [r7, #16]
   return(result);
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1e6      	bne.n	800705e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	f003 0310 	and.w	r3, r3, #16
 800709a:	2b10      	cmp	r3, #16
 800709c:	d103      	bne.n	80070a6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2210      	movs	r2, #16
 80070a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070ac:	4619      	mov	r1, r3
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7f9 feaa 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80070b4:	e00b      	b.n	80070ce <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7ff f90a 	bl	80062d0 <HAL_UART_RxCpltCallback>
}
 80070bc:	e007      	b.n	80070ce <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	699a      	ldr	r2, [r3, #24]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f042 0208 	orr.w	r2, r2, #8
 80070cc:	619a      	str	r2, [r3, #24]
}
 80070ce:	bf00      	nop
 80070d0:	3770      	adds	r7, #112	@ 0x70
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	44002400 	.word	0x44002400

080070dc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b0ac      	sub	sp, #176	@ 0xb0
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80070ea:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007112:	2b22      	cmp	r3, #34	@ 0x22
 8007114:	f040 8183 	bne.w	800741e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800711e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007122:	e126      	b.n	8007372 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800712e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007132:	b2d9      	uxtb	r1, r3
 8007134:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007138:	b2da      	uxtb	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800713e:	400a      	ands	r2, r1
 8007140:	b2d2      	uxtb	r2, r2
 8007142:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007148:	1c5a      	adds	r2, r3, #1
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007154:	b29b      	uxth	r3, r3
 8007156:	3b01      	subs	r3, #1
 8007158:	b29a      	uxth	r2, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800716a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800716e:	f003 0307 	and.w	r3, r3, #7
 8007172:	2b00      	cmp	r3, #0
 8007174:	d053      	beq.n	800721e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b00      	cmp	r3, #0
 8007180:	d011      	beq.n	80071a6 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007182:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00b      	beq.n	80071a6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2201      	movs	r2, #1
 8007194:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800719c:	f043 0201 	orr.w	r2, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071aa:	f003 0302 	and.w	r3, r3, #2
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d011      	beq.n	80071d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80071b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071b6:	f003 0301 	and.w	r3, r3, #1
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00b      	beq.n	80071d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2202      	movs	r2, #2
 80071c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071cc:	f043 0204 	orr.w	r2, r3, #4
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071da:	f003 0304 	and.w	r3, r3, #4
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d011      	beq.n	8007206 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80071e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00b      	beq.n	8007206 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2204      	movs	r2, #4
 80071f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071fc:	f043 0202 	orr.w	r2, r3, #2
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800720c:	2b00      	cmp	r3, #0
 800720e:	d006      	beq.n	800721e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f7ff f867 	bl	80062e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007224:	b29b      	uxth	r3, r3
 8007226:	2b00      	cmp	r3, #0
 8007228:	f040 80a3 	bne.w	8007372 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007232:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007234:	e853 3f00 	ldrex	r3, [r3]
 8007238:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800723a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800723c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007240:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	461a      	mov	r2, r3
 800724a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800724e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007250:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007252:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007254:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007256:	e841 2300 	strex	r3, r2, [r1]
 800725a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800725c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1e4      	bne.n	800722c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3308      	adds	r3, #8
 8007268:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800726c:	e853 3f00 	ldrex	r3, [r3]
 8007270:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007272:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007274:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3308      	adds	r3, #8
 8007286:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800728a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800728c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007290:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007292:	e841 2300 	strex	r3, r2, [r1]
 8007296:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007298:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1e1      	bne.n	8007262 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2220      	movs	r2, #32
 80072a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a60      	ldr	r2, [pc, #384]	@ (8007438 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d021      	beq.n	8007300 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d01a      	beq.n	8007300 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072d2:	e853 3f00 	ldrex	r3, [r3]
 80072d6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80072d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	461a      	mov	r2, r3
 80072e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80072ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80072ee:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80072f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80072f4:	e841 2300 	strex	r3, r2, [r1]
 80072f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80072fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d1e4      	bne.n	80072ca <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007304:	2b01      	cmp	r3, #1
 8007306:	d130      	bne.n	800736a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007316:	e853 3f00 	ldrex	r3, [r3]
 800731a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	f023 0310 	bic.w	r3, r3, #16
 8007322:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	461a      	mov	r2, r3
 800732c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007330:	643b      	str	r3, [r7, #64]	@ 0x40
 8007332:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007334:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007336:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007338:	e841 2300 	strex	r3, r2, [r1]
 800733c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800733e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1e4      	bne.n	800730e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	f003 0310 	and.w	r3, r3, #16
 800734e:	2b10      	cmp	r3, #16
 8007350:	d103      	bne.n	800735a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2210      	movs	r2, #16
 8007358:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007360:	4619      	mov	r1, r3
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7f9 fd50 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007368:	e00e      	b.n	8007388 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f7fe ffb0 	bl	80062d0 <HAL_UART_RxCpltCallback>
        break;
 8007370:	e00a      	b.n	8007388 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007372:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007376:	2b00      	cmp	r3, #0
 8007378:	d006      	beq.n	8007388 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800737a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800737e:	f003 0320 	and.w	r3, r3, #32
 8007382:	2b00      	cmp	r3, #0
 8007384:	f47f aece 	bne.w	8007124 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800738e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007392:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007396:	2b00      	cmp	r3, #0
 8007398:	d049      	beq.n	800742e <UART_RxISR_8BIT_FIFOEN+0x352>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80073a0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d242      	bcs.n	800742e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	3308      	adds	r3, #8
 80073ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b0:	6a3b      	ldr	r3, [r7, #32]
 80073b2:	e853 3f00 	ldrex	r3, [r3]
 80073b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	3308      	adds	r3, #8
 80073c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80073cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80073ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073d4:	e841 2300 	strex	r3, r2, [r1]
 80073d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1e3      	bne.n	80073a8 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a16      	ldr	r2, [pc, #88]	@ (800743c <UART_RxISR_8BIT_FIFOEN+0x360>)
 80073e4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	f043 0320 	orr.w	r3, r3, #32
 80073fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007408:	61bb      	str	r3, [r7, #24]
 800740a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	6979      	ldr	r1, [r7, #20]
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	e841 2300 	strex	r3, r2, [r1]
 8007414:	613b      	str	r3, [r7, #16]
   return(result);
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e4      	bne.n	80073e6 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800741c:	e007      	b.n	800742e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	699a      	ldr	r2, [r3, #24]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f042 0208 	orr.w	r2, r2, #8
 800742c:	619a      	str	r2, [r3, #24]
}
 800742e:	bf00      	nop
 8007430:	37b0      	adds	r7, #176	@ 0xb0
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	44002400 	.word	0x44002400
 800743c:	08006d6d 	.word	0x08006d6d

08007440 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b0ae      	sub	sp, #184	@ 0xb8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800744e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69db      	ldr	r3, [r3, #28]
 8007458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007476:	2b22      	cmp	r3, #34	@ 0x22
 8007478:	f040 8187 	bne.w	800778a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007482:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007486:	e12a      	b.n	80076de <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800749a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800749e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80074a2:	4013      	ands	r3, r2
 80074a4:	b29a      	uxth	r2, r3
 80074a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074b0:	1c9a      	adds	r2, r3, #2
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074bc:	b29b      	uxth	r3, r3
 80074be:	3b01      	subs	r3, #1
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80074d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80074d6:	f003 0307 	and.w	r3, r3, #7
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d053      	beq.n	8007586 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80074de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d011      	beq.n	800750e <UART_RxISR_16BIT_FIFOEN+0xce>
 80074ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00b      	beq.n	800750e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2201      	movs	r2, #1
 80074fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007504:	f043 0201 	orr.w	r2, r3, #1
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800750e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007512:	f003 0302 	and.w	r3, r3, #2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d011      	beq.n	800753e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800751a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800751e:	f003 0301 	and.w	r3, r3, #1
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00b      	beq.n	800753e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2202      	movs	r2, #2
 800752c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007534:	f043 0204 	orr.w	r2, r3, #4
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800753e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007542:	f003 0304 	and.w	r3, r3, #4
 8007546:	2b00      	cmp	r3, #0
 8007548:	d011      	beq.n	800756e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800754a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00b      	beq.n	800756e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2204      	movs	r2, #4
 800755c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007564:	f043 0202 	orr.w	r2, r3, #2
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007574:	2b00      	cmp	r3, #0
 8007576:	d006      	beq.n	8007586 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f7fe feb3 	bl	80062e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800758c:	b29b      	uxth	r3, r3
 800758e:	2b00      	cmp	r3, #0
 8007590:	f040 80a5 	bne.w	80076de <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800759c:	e853 3f00 	ldrex	r3, [r3]
 80075a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	461a      	mov	r2, r3
 80075b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80075b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075c2:	e841 2300 	strex	r3, r2, [r1]
 80075c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1e2      	bne.n	8007594 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3308      	adds	r3, #8
 80075d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075d8:	e853 3f00 	ldrex	r3, [r3]
 80075dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075e4:	f023 0301 	bic.w	r3, r3, #1
 80075e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	3308      	adds	r3, #8
 80075f2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80075f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075fe:	e841 2300 	strex	r3, r2, [r1]
 8007602:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007604:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1e1      	bne.n	80075ce <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2220      	movs	r2, #32
 800760e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a60      	ldr	r2, [pc, #384]	@ (80077a4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d021      	beq.n	800766c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d01a      	beq.n	800766c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007646:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800764a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	461a      	mov	r2, r3
 8007654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007658:	65bb      	str	r3, [r7, #88]	@ 0x58
 800765a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800765e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e4      	bne.n	8007636 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007670:	2b01      	cmp	r3, #1
 8007672:	d130      	bne.n	80076d6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007682:	e853 3f00 	ldrex	r3, [r3]
 8007686:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800768a:	f023 0310 	bic.w	r3, r3, #16
 800768e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800769c:	647b      	str	r3, [r7, #68]	@ 0x44
 800769e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076a4:	e841 2300 	strex	r3, r2, [r1]
 80076a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1e4      	bne.n	800767a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	f003 0310 	and.w	r3, r3, #16
 80076ba:	2b10      	cmp	r3, #16
 80076bc:	d103      	bne.n	80076c6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2210      	movs	r2, #16
 80076c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076cc:	4619      	mov	r1, r3
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7f9 fb9a 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80076d4:	e00e      	b.n	80076f4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7fe fdfa 	bl	80062d0 <HAL_UART_RxCpltCallback>
        break;
 80076dc:	e00a      	b.n	80076f4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80076de:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d006      	beq.n	80076f4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80076e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80076ea:	f003 0320 	and.w	r3, r3, #32
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f47f aeca 	bne.w	8007488 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076fa:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80076fe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007702:	2b00      	cmp	r3, #0
 8007704:	d049      	beq.n	800779a <UART_RxISR_16BIT_FIFOEN+0x35a>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800770c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007710:	429a      	cmp	r2, r3
 8007712:	d242      	bcs.n	800779a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771e:	e853 3f00 	ldrex	r3, [r3]
 8007722:	623b      	str	r3, [r7, #32]
   return(result);
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800772a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3308      	adds	r3, #8
 8007734:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007738:	633a      	str	r2, [r7, #48]	@ 0x30
 800773a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800773e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007740:	e841 2300 	strex	r3, r2, [r1]
 8007744:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e3      	bne.n	8007714 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a16      	ldr	r2, [pc, #88]	@ (80077a8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007750:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f043 0320 	orr.w	r3, r3, #32
 8007766:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007774:	61fb      	str	r3, [r7, #28]
 8007776:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	69b9      	ldr	r1, [r7, #24]
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	617b      	str	r3, [r7, #20]
   return(result);
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e4      	bne.n	8007752 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007788:	e007      	b.n	800779a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	699a      	ldr	r2, [r3, #24]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f042 0208 	orr.w	r2, r2, #8
 8007798:	619a      	str	r2, [r3, #24]
}
 800779a:	bf00      	nop
 800779c:	37b8      	adds	r7, #184	@ 0xb8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	44002400 	.word	0x44002400
 80077a8:	08006f25 	.word	0x08006f25

080077ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80077b4:	bf00      	nop
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80077c8:	bf00      	nop
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d101      	bne.n	80077fe <HAL_UARTEx_EnableFifoMode+0x16>
 80077fa:	2302      	movs	r3, #2
 80077fc:	e02b      	b.n	8007856 <HAL_UARTEx_EnableFifoMode+0x6e>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2201      	movs	r2, #1
 8007802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2224      	movs	r2, #36	@ 0x24
 800780a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f022 0201 	bic.w	r2, r2, #1
 8007824:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800782c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007834:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fa06 	bl	8007c50 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2220      	movs	r2, #32
 8007848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b084      	sub	sp, #16
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
 8007866:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800786e:	2b01      	cmp	r3, #1
 8007870:	d101      	bne.n	8007876 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007872:	2302      	movs	r3, #2
 8007874:	e02d      	b.n	80078d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2201      	movs	r2, #1
 800787a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2224      	movs	r2, #36	@ 0x24
 8007882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0201 	bic.w	r2, r2, #1
 800789c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 f9cc 	bl	8007c50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b084      	sub	sp, #16
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
 80078e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d101      	bne.n	80078f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80078ee:	2302      	movs	r3, #2
 80078f0:	e02d      	b.n	800794e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2224      	movs	r2, #36	@ 0x24
 80078fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f022 0201 	bic.w	r2, r2, #1
 8007918:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	430a      	orrs	r2, r1
 800792c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f98e 	bl	8007c50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2220      	movs	r2, #32
 8007940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b088      	sub	sp, #32
 800795a:	af00      	add	r7, sp, #0
 800795c:	60f8      	str	r0, [r7, #12]
 800795e:	60b9      	str	r1, [r7, #8]
 8007960:	603b      	str	r3, [r7, #0]
 8007962:	4613      	mov	r3, r2
 8007964:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800796c:	2b20      	cmp	r3, #32
 800796e:	f040 80fe 	bne.w	8007b6e <HAL_UARTEx_ReceiveToIdle+0x218>
  {
    if ((pData == NULL) || (Size == 0U))
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d002      	beq.n	800797e <HAL_UARTEx_ReceiveToIdle+0x28>
 8007978:	88fb      	ldrh	r3, [r7, #6]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d101      	bne.n	8007982 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e0f6      	b.n	8007b70 <HAL_UARTEx_ReceiveToIdle+0x21a>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800798c:	2b40      	cmp	r3, #64	@ 0x40
 800798e:	d107      	bne.n	80079a0 <HAL_UARTEx_ReceiveToIdle+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	689a      	ldr	r2, [r3, #8]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800799e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2222      	movs	r2, #34	@ 0x22
 80079ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2200      	movs	r2, #0
 80079ba:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80079bc:	f7f9 fb84 	bl	80010c8 <HAL_GetTick>
 80079c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	88fa      	ldrh	r2, [r7, #6]
 80079c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	88fa      	ldrh	r2, [r7, #6]
 80079ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079da:	d10e      	bne.n	80079fa <HAL_UARTEx_ReceiveToIdle+0xa4>
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d105      	bne.n	80079f0 <HAL_UARTEx_ReceiveToIdle+0x9a>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80079ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80079ee:	e02d      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle+0xf6>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	22ff      	movs	r2, #255	@ 0xff
 80079f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80079f8:	e028      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle+0xf6>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10d      	bne.n	8007a1e <HAL_UARTEx_ReceiveToIdle+0xc8>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d104      	bne.n	8007a14 <HAL_UARTEx_ReceiveToIdle+0xbe>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	22ff      	movs	r2, #255	@ 0xff
 8007a0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007a12:	e01b      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	227f      	movs	r2, #127	@ 0x7f
 8007a18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007a1c:	e016      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a26:	d10d      	bne.n	8007a44 <HAL_UARTEx_ReceiveToIdle+0xee>
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d104      	bne.n	8007a3a <HAL_UARTEx_ReceiveToIdle+0xe4>
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	227f      	movs	r2, #127	@ 0x7f
 8007a34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007a38:	e008      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	223f      	movs	r2, #63	@ 0x3f
 8007a3e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007a42:	e003      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007a52:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a5c:	d108      	bne.n	8007a70 <HAL_UARTEx_ReceiveToIdle+0x11a>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	691b      	ldr	r3, [r3, #16]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d104      	bne.n	8007a70 <HAL_UARTEx_ReceiveToIdle+0x11a>
    {
      pdata8bits  = NULL;
 8007a66:	2300      	movs	r3, #0
 8007a68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	e003      	b.n	8007a78 <HAL_UARTEx_ReceiveToIdle+0x122>
    }
    else
    {
      pdata8bits  = pData;
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a74:	2300      	movs	r3, #0
 8007a76:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007a7e:	e05f      	b.n	8007b40 <HAL_UARTEx_ReceiveToIdle+0x1ea>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	69db      	ldr	r3, [r3, #28]
 8007a86:	f003 0310 	and.w	r3, r3, #16
 8007a8a:	2b10      	cmp	r3, #16
 8007a8c:	d110      	bne.n	8007ab0 <HAL_UARTEx_ReceiveToIdle+0x15a>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	2210      	movs	r2, #16
 8007a94:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	881b      	ldrh	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d008      	beq.n	8007ab0 <HAL_UARTEx_ReceiveToIdle+0x15a>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2202      	movs	r2, #2
 8007aa2:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2220      	movs	r2, #32
 8007aa8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
 8007aac:	2300      	movs	r3, #0
 8007aae:	e05f      	b.n	8007b70 <HAL_UARTEx_ReceiveToIdle+0x21a>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	69db      	ldr	r3, [r3, #28]
 8007ab6:	f003 0320 	and.w	r3, r3, #32
 8007aba:	2b20      	cmp	r3, #32
 8007abc:	d12b      	bne.n	8007b16 <HAL_UARTEx_ReceiveToIdle+0x1c0>
      {
        if (pdata8bits == NULL)
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d10c      	bne.n	8007ade <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	8a7b      	ldrh	r3, [r7, #18]
 8007ace:	4013      	ands	r3, r2
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	3302      	adds	r3, #2
 8007ada:	61bb      	str	r3, [r7, #24]
 8007adc:	e00c      	b.n	8007af8 <HAL_UARTEx_ReceiveToIdle+0x1a2>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae4:	b2da      	uxtb	r2, r3
 8007ae6:	8a7b      	ldrh	r3, [r7, #18]
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	4013      	ands	r3, r2
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	3301      	adds	r3, #1
 8007af6:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	881b      	ldrh	r3, [r3, #0]
 8007afc:	3301      	adds	r3, #1
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b1c:	d010      	beq.n	8007b40 <HAL_UARTEx_ReceiveToIdle+0x1ea>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007b1e:	f7f9 fad3 	bl	80010c8 <HAL_GetTick>
 8007b22:	4602      	mov	r2, r0
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	1ad3      	subs	r3, r2, r3
 8007b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d302      	bcc.n	8007b34 <HAL_UARTEx_ReceiveToIdle+0x1de>
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d105      	bne.n	8007b40 <HAL_UARTEx_ReceiveToIdle+0x1ea>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
 8007b3c:	2303      	movs	r3, #3
 8007b3e:	e017      	b.n	8007b70 <HAL_UARTEx_ReceiveToIdle+0x21a>
    while (huart->RxXferCount > 0U)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d199      	bne.n	8007a80 <HAL_UARTEx_ReceiveToIdle+0x12a>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	1ad3      	subs	r3, r2, r3
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2220      	movs	r2, #32
 8007b66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e000      	b.n	8007b70 <HAL_UARTEx_ReceiveToIdle+0x21a>
  }
  else
  {
    return HAL_BUSY;
 8007b6e:	2302      	movs	r3, #2
  }
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3720      	adds	r7, #32
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08c      	sub	sp, #48	@ 0x30
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	4613      	mov	r3, r2
 8007b84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8007b86:	2300      	movs	r3, #0
 8007b88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b92:	2b20      	cmp	r3, #32
 8007b94:	d14a      	bne.n	8007c2c <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d002      	beq.n	8007ba2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8007b9c:	88fb      	ldrh	r3, [r7, #6]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d101      	bne.n	8007ba6 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e043      	b.n	8007c2e <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bb0:	2b40      	cmp	r3, #64	@ 0x40
 8007bb2:	d107      	bne.n	8007bc4 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689a      	ldr	r2, [r3, #8]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bc2:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8007bd0:	88fb      	ldrh	r3, [r7, #6]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	68b9      	ldr	r1, [r7, #8]
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f7fe fede 	bl	8006998 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d11d      	bne.n	8007c20 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2210      	movs	r2, #16
 8007bea:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	617b      	str	r3, [r7, #20]
   return(result);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f043 0310 	orr.w	r3, r3, #16
 8007c00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	461a      	mov	r2, r3
 8007c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c0c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0e:	6a39      	ldr	r1, [r7, #32]
 8007c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c18:	69fb      	ldr	r3, [r7, #28]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1e6      	bne.n	8007bec <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 8007c1e:	e002      	b.n	8007c26 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007c26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c2a:	e000      	b.n	8007c2e <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007c2c:	2302      	movs	r3, #2
  }
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3730      	adds	r7, #48	@ 0x30
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	370c      	adds	r7, #12
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
	...

08007c50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b085      	sub	sp, #20
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d108      	bne.n	8007c72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c70:	e031      	b.n	8007cd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c72:	2308      	movs	r3, #8
 8007c74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c76:	2308      	movs	r3, #8
 8007c78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	0e5b      	lsrs	r3, r3, #25
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	f003 0307 	and.w	r3, r3, #7
 8007c88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	0f5b      	lsrs	r3, r3, #29
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	f003 0307 	and.w	r3, r3, #7
 8007c98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c9a:	7bbb      	ldrb	r3, [r7, #14]
 8007c9c:	7b3a      	ldrb	r2, [r7, #12]
 8007c9e:	4911      	ldr	r1, [pc, #68]	@ (8007ce4 <UARTEx_SetNbDataToProcess+0x94>)
 8007ca0:	5c8a      	ldrb	r2, [r1, r2]
 8007ca2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007ca6:	7b3a      	ldrb	r2, [r7, #12]
 8007ca8:	490f      	ldr	r1, [pc, #60]	@ (8007ce8 <UARTEx_SetNbDataToProcess+0x98>)
 8007caa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cac:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
 8007cba:	7b7a      	ldrb	r2, [r7, #13]
 8007cbc:	4909      	ldr	r1, [pc, #36]	@ (8007ce4 <UARTEx_SetNbDataToProcess+0x94>)
 8007cbe:	5c8a      	ldrb	r2, [r1, r2]
 8007cc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007cc4:	7b7a      	ldrb	r2, [r7, #13]
 8007cc6:	4908      	ldr	r1, [pc, #32]	@ (8007ce8 <UARTEx_SetNbDataToProcess+0x98>)
 8007cc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cca:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007cd6:	bf00      	nop
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	080094d4 	.word	0x080094d4
 8007ce8:	080094dc 	.word	0x080094dc

08007cec <Int2Str>:
  * @param  str: The string
  * @param  intnum: The intger to be converted
  * @retval None
  */
void Int2Str(uint8_t* str, int32_t intnum)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b087      	sub	sp, #28
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 8007cf6:	4b26      	ldr	r3, [pc, #152]	@ (8007d90 <Int2Str+0xa4>)
 8007cf8:	613b      	str	r3, [r7, #16]
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	60fb      	str	r3, [r7, #12]
 8007cfe:	2300      	movs	r3, #0
 8007d00:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 8007d02:	2300      	movs	r3, #0
 8007d04:	617b      	str	r3, [r7, #20]
 8007d06:	e038      	b.n	8007d7a <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 8007d08:	683a      	ldr	r2, [r7, #0]
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	1c59      	adds	r1, r3, #1
 8007d16:	60f9      	str	r1, [r7, #12]
 8007d18:	6879      	ldr	r1, [r7, #4]
 8007d1a:	440b      	add	r3, r1
 8007d1c:	3230      	adds	r2, #48	@ 0x30
 8007d1e:	b2d2      	uxtb	r2, r2
 8007d20:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d2a:	6939      	ldr	r1, [r7, #16]
 8007d2c:	fb01 f202 	mul.w	r2, r1, r2
 8007d30:	1a9b      	subs	r3, r3, r2
 8007d32:	603b      	str	r3, [r7, #0]
		Div /= 10;
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	4a17      	ldr	r2, [pc, #92]	@ (8007d94 <Int2Str+0xa8>)
 8007d38:	fba2 2303 	umull	r2, r3, r2, r3
 8007d3c:	08db      	lsrs	r3, r3, #3
 8007d3e:	613b      	str	r3, [r7, #16]
		if ((str[j-1] == '0') & (Status == 0))
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3b01      	subs	r3, #1
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	4413      	add	r3, r2
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	2b30      	cmp	r3, #48	@ 0x30
 8007d4c:	bf0c      	ite	eq
 8007d4e:	2301      	moveq	r3, #1
 8007d50:	2300      	movne	r3, #0
 8007d52:	b2da      	uxtb	r2, r3
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	bf0c      	ite	eq
 8007d5a:	2301      	moveq	r3, #1
 8007d5c:	2300      	movne	r3, #0
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	4013      	ands	r3, r2
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <Int2Str+0x82>
		{
			j = 0;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	60fb      	str	r3, [r7, #12]
 8007d6c:	e002      	b.n	8007d74 <Int2Str+0x88>
		}
		else
		{
			Status++;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	3301      	adds	r3, #1
 8007d72:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	3301      	adds	r3, #1
 8007d78:	617b      	str	r3, [r7, #20]
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	2b09      	cmp	r3, #9
 8007d7e:	d9c3      	bls.n	8007d08 <Int2Str+0x1c>
		}
	}
}
 8007d80:	bf00      	nop
 8007d82:	bf00      	nop
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	3b9aca00 	.word	0x3b9aca00
 8007d94:	cccccccd 	.word	0xcccccccd

08007d98 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  s: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *s)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
	// while (*s != '\0')
	// {
	// 	SerialPutChar(*s);
	// 	s++;
	// }
	HAL_UART_Transmit(&huart1, s, strlen((const char*)s),1000);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f7f8 fa83 	bl	80002ac <strlen>
 8007da6:	4603      	mov	r3, r0
 8007da8:	b29a      	uxth	r2, r3
 8007daa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007dae:	6879      	ldr	r1, [r7, #4]
 8007db0:	4803      	ldr	r0, [pc, #12]	@ (8007dc0 <Serial_PutString+0x28>)
 8007db2:	f7fd fd69 	bl	8005888 <HAL_UART_Transmit>
#endif
}
 8007db6:	bf00      	nop
 8007db8:	3708      	adds	r7, #8
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	bf00      	nop
 8007dc0:	2000004c 	.word	0x2000004c

08007dc4 <FLASH_PagesMask>:
  * @brief  Calculate the number of pages
  * @param  Size: The image size
  * @retval The number of pages
  */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d004      	beq.n	8007de8 <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	0b5b      	lsrs	r3, r3, #13
 8007de2:	3301      	adds	r3, #1
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	e002      	b.n	8007dee <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	0b5b      	lsrs	r3, r3, #13
 8007dec:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 8007dee:	68fb      	ldr	r3, [r7, #12]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3714      	adds	r7, #20
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b08e      	sub	sp, #56	@ 0x38
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	70fb      	strb	r3, [r7, #3]
	   uint32_t EraseCounter = 0x0;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	637b      	str	r3, [r7, #52]	@ 0x34
	    uint8_t erase_cont[3] = {0};
 8007e0c:	f107 031c 	add.w	r3, r7, #28
 8007e10:	2100      	movs	r1, #0
 8007e12:	460a      	mov	r2, r1
 8007e14:	801a      	strh	r2, [r3, #0]
 8007e16:	460a      	mov	r2, r1
 8007e18:	709a      	strb	r2, [r3, #2]
	    HAL_StatusTypeDef status = HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    FLASH_EraseInitTypeDef EraseInitStruct;
	    uint32_t SectorError = 0;
 8007e20:	2300      	movs	r3, #0
 8007e22:	60bb      	str	r3, [r7, #8]

	    // 计算全局起始扇区和总扇区数
	    uint32_t global_start_sector = (ApplicationAddress - FLASH_BASE) / PAGE_SIZE;  // = 6
 8007e24:	2306      	movs	r3, #6
 8007e26:	62bb      	str	r3, [r7, #40]	@ 0x28
	    uint32_t total_sectors = FLASH_PagesMask(size);  // 例如 = 4
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7ff ffca 	bl	8007dc4 <FLASH_PagesMask>
 8007e30:	62f8      	str	r0, [r7, #44]	@ 0x2c

	    uint32_t sectors_per_bank = 8;  // 每个 Bank 8 个扇区
 8007e32:	2308      	movs	r3, #8
 8007e34:	627b      	str	r3, [r7, #36]	@ 0x24

	    HAL_FLASH_Unlock();
 8007e36:	f7fa f8ab 	bl	8001f90 <HAL_FLASH_Unlock>
	    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007e3a:	2304      	movs	r3, #4
 8007e3c:	60fb      	str	r3, [r7, #12]

	    // Bank 1 擦除（如果起始在 Bank 1）
	    if (global_start_sector < sectors_per_bank) {
 8007e3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d220      	bcs.n	8007e88 <EraseSomePages+0x8c>
	        // 计算 Bank 1 能擦除的扇区数
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 8007e46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4a:	4413      	add	r3, r2
	                                 ? total_sectors
	                                 : (sectors_per_bank - global_start_sector);
 8007e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e4e:	429a      	cmp	r2, r3
 8007e50:	d203      	bcs.n	8007e5a <EraseSomePages+0x5e>
 8007e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	e000      	b.n	8007e5c <EraseSomePages+0x60>
 8007e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 8007e5c:	623b      	str	r3, [r7, #32]

	        EraseInitStruct.Banks = FLASH_BANK_1;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = global_start_sector;  // Bank 1 的扇区 6
 8007e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e64:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = bank1_sectors;
 8007e66:	6a3b      	ldr	r3, [r7, #32]
 8007e68:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8007e6a:	f107 0208 	add.w	r2, r7, #8
 8007e6e:	f107 030c 	add.w	r3, r7, #12
 8007e72:	4611      	mov	r1, r2
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7fa f971 	bl	800215c <HAL_FLASHEx_Erase>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	        total_sectors -= bank1_sectors;
 8007e80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	1ad3      	subs	r3, r2, r3
 8007e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    }

	    // Bank 2 擦除（如果还有剩余扇区）
	    if (total_sectors > 0 && status == HAL_OK) {
 8007e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d014      	beq.n	8007eb8 <EraseSomePages+0xbc>
 8007e8e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d110      	bne.n	8007eb8 <EraseSomePages+0xbc>
	        EraseInitStruct.Banks = FLASH_BANK_2;
 8007e96:	2302      	movs	r3, #2
 8007e98:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = 0;  // Bank 2 从扇区 0 开始
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = total_sectors;
 8007e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea0:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8007ea2:	f107 0208 	add.w	r2, r7, #8
 8007ea6:	f107 030c 	add.w	r3, r7, #12
 8007eaa:	4611      	mov	r1, r2
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7fa f955 	bl	800215c <HAL_FLASHEx_Erase>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	if(status == HAL_OK)
 8007eb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d11d      	bne.n	8007efc <EraseSomePages+0x100>
	{
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ec4:	e016      	b.n	8007ef4 <EraseSomePages+0xf8>
		{
			if(outPutCont == 1)
 8007ec6:	78fb      	ldrb	r3, [r7, #3]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d110      	bne.n	8007eee <EraseSomePages+0xf2>
			{
				Int2Str(erase_cont, EraseCounter + 1);
 8007ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ece:	3301      	adds	r3, #1
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	f107 031c 	add.w	r3, r7, #28
 8007ed6:	4611      	mov	r1, r2
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7ff ff07 	bl	8007cec <Int2Str>
				SerialPutString(erase_cont);
 8007ede:	f107 031c 	add.w	r3, r7, #28
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7ff ff58 	bl	8007d98 <Serial_PutString>
				SerialPutString("@");
 8007ee8:	480b      	ldr	r0, [pc, #44]	@ (8007f18 <EraseSomePages+0x11c>)
 8007eea:	f7ff ff55 	bl	8007d98 <Serial_PutString>
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 8007eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ef4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d3e4      	bcc.n	8007ec6 <EraseSomePages+0xca>
			}
		}
	}

	HAL_FLASH_Lock();
 8007efc:	f7fa f86e 	bl	8001fdc <HAL_FLASH_Lock>

	if(status != HAL_OK)
 8007f00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <EraseSomePages+0x110>
	{
		return 0;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	e000      	b.n	8007f0e <EraseSomePages+0x112>
	}
	return 1;
 8007f0c:	2301      	movs	r3, #1
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3738      	adds	r7, #56	@ 0x38
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	080091ac 	.word	0x080091ac

08007f1c <FLASH_DisableWriteProtectionPages>:


/************************************************************************/

static void FLASH_DisableWriteProtectionPages(void)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	af00      	add	r7, sp, #0
	SerialPutString("Write protection control is not supported in this implementation.\r\n");
 8007f20:	4802      	ldr	r0, [pc, #8]	@ (8007f2c <FLASH_DisableWriteProtectionPages+0x10>)
 8007f22:	f7ff ff39 	bl	8007d98 <Serial_PutString>
}
 8007f26:	bf00      	nop
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	080091b0 	.word	0x080091b0

08007f30 <IAP_WriteFlag>:


/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b082      	sub	sp, #8
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	4603      	mov	r3, r0
 8007f38:	80fb      	strh	r3, [r7, #6]
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 8007f3a:	1dbb      	adds	r3, r7, #6
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	4619      	mov	r1, r3
 8007f40:	4803      	ldr	r0, [pc, #12]	@ (8007f50 <IAP_WriteFlag+0x20>)
 8007f42:	f000 ffa5 	bl	8008e90 <STMFLASH_Write>
#else 
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
#endif 	
}
 8007f46:	bf00      	nop
 8007f48:	3708      	adds	r7, #8
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	0800a000 	.word	0x0800a000

08007f54 <IAP_ReadFlag>:

/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	af00      	add	r7, sp, #0
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
 8007f58:	4802      	ldr	r0, [pc, #8]	@ (8007f64 <IAP_ReadFlag+0x10>)
 8007f5a:	f000 fe6f 	bl	8008c3c <STMFLASH_ReadHalfWord>
 8007f5e:	4603      	mov	r3, r0
#else
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
#endif 	
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	0800a000 	.word	0x0800a000

08007f68 <IAP_UART_Init>:


/************************************************************************/
void IAP_UART_Init(void)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	af00      	add	r7, sp, #0
    // USART initialization is handled by MX_USART1_UART_Init() in main.c
}
 8007f6c:	bf00      	nop
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <IAP_Init>:

void IAP_Init(void)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	af00      	add	r7, sp, #0
    IAP_UART_Init();
 8007f7a:	f7ff fff5 	bl	8007f68 <IAP_UART_Init>
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
#endif
}
 8007f7e:	bf00      	nop
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <IAP_RunApp>:
/************************************************************************/
extern UART_HandleTypeDef huart1;
int8_t IAP_RunApp(void)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
		// 读取应用程序的初始栈指针
	uint32_t sp = (*(__IO uint32_t*)ApplicationAddress);
 8007f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8008038 <IAP_RunApp+0xb4>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	60bb      	str	r3, [r7, #8]
	
	// 验证栈指针是否有效 (STM32H503 SRAM: 0x20000000-0x20008000, 32KB)
	// 栈指针应该在 SRAM 起始地址和结束地址之间（含结束地址）
	if (sp >= 0x20000000 && sp <= 0x20008000)
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f96:	d345      	bcc.n	8008024 <IAP_RunApp+0xa0>
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	4a28      	ldr	r2, [pc, #160]	@ (800803c <IAP_RunApp+0xb8>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d841      	bhi.n	8008024 <IAP_RunApp+0xa0>
	{   
		SerialPutString("\r\n Run to app.\r\n");
 8007fa0:	4827      	ldr	r0, [pc, #156]	@ (8008040 <IAP_RunApp+0xbc>)
 8007fa2:	f7ff fef9 	bl	8007d98 <Serial_PutString>
  __ASM volatile ("cpsid i" : : : "memory");
 8007fa6:	b672      	cpsid	i
}
 8007fa8:	bf00      	nop
		
		// 1. 关闭全局中断
		__disable_irq();
		
		// 2. 去初始化外设
		HAL_UART_MspDeInit(&huart1);
 8007faa:	4826      	ldr	r0, [pc, #152]	@ (8008044 <IAP_RunApp+0xc0>)
 8007fac:	f7f8 fefe 	bl	8000dac <HAL_UART_MspDeInit>
		HAL_DeInit();
 8007fb0:	f7f8 ffbc 	bl	8000f2c <HAL_DeInit>
		
		// 3. 关闭 SysTick
		SysTick->CTRL = 0;
 8007fb4:	4b24      	ldr	r3, [pc, #144]	@ (8008048 <IAP_RunApp+0xc4>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 8007fba:	4b23      	ldr	r3, [pc, #140]	@ (8008048 <IAP_RunApp+0xc4>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
 8007fc0:	4b21      	ldr	r3, [pc, #132]	@ (8008048 <IAP_RunApp+0xc4>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	609a      	str	r2, [r3, #8]
		
		// 4. 清除所有挂起的中断
		for (uint8_t i = 0; i < 8; i++)
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	73fb      	strb	r3, [r7, #15]
 8007fca:	e010      	b.n	8007fee <IAP_RunApp+0x6a>
		{
			NVIC->ICER[i] = 0xFFFFFFFF;
 8007fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800804c <IAP_RunApp+0xc8>)
 8007fce:	7bfb      	ldrb	r3, [r7, #15]
 8007fd0:	3320      	adds	r3, #32
 8007fd2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007fd6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NVIC->ICPR[i] = 0xFFFFFFFF;
 8007fda:	4a1c      	ldr	r2, [pc, #112]	@ (800804c <IAP_RunApp+0xc8>)
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
 8007fde:	3360      	adds	r3, #96	@ 0x60
 8007fe0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007fe4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint8_t i = 0; i < 8; i++)
 8007fe8:	7bfb      	ldrb	r3, [r7, #15]
 8007fea:	3301      	adds	r3, #1
 8007fec:	73fb      	strb	r3, [r7, #15]
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
 8007ff0:	2b07      	cmp	r3, #7
 8007ff2:	d9eb      	bls.n	8007fcc <IAP_RunApp+0x48>
		}
		
		// 5. 设置向量表偏移到应用程序地址
		SCB->VTOR = ApplicationAddress;
 8007ff4:	4b16      	ldr	r3, [pc, #88]	@ (8008050 <IAP_RunApp+0xcc>)
 8007ff6:	4a10      	ldr	r2, [pc, #64]	@ (8008038 <IAP_RunApp+0xb4>)
 8007ff8:	609a      	str	r2, [r3, #8]
		SCB_CleanInvalidateDCache();
		SCB_DisableDCache();
		#endif
		
		// 7. 设置主栈指针
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 8007ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8008038 <IAP_RunApp+0xb4>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f383 8808 	msr	MSP, r3
}
 8008006:	bf00      	nop
		
		// 8. 获取复位向量地址并跳转
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8008008:	4b12      	ldr	r3, [pc, #72]	@ (8008054 <IAP_RunApp+0xd0>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a12      	ldr	r2, [pc, #72]	@ (8008058 <IAP_RunApp+0xd4>)
 800800e:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8008010:	4b11      	ldr	r3, [pc, #68]	@ (8008058 <IAP_RunApp+0xd4>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	461a      	mov	r2, r3
 8008016:	4b11      	ldr	r3, [pc, #68]	@ (800805c <IAP_RunApp+0xd8>)
 8008018:	601a      	str	r2, [r3, #0]
		
		// 9. 跳转到应用程序
		Jump_To_Application();
 800801a:	4b10      	ldr	r3, [pc, #64]	@ (800805c <IAP_RunApp+0xd8>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4798      	blx	r3
		
		return 0;
 8008020:	2300      	movs	r3, #0
 8008022:	e004      	b.n	800802e <IAP_RunApp+0xaa>
	}
	else
	{
		SerialPutString("\r\n Run to app error.\r\n");
 8008024:	480e      	ldr	r0, [pc, #56]	@ (8008060 <IAP_RunApp+0xdc>)
 8008026:	f7ff feb7 	bl	8007d98 <Serial_PutString>
		return -1;
 800802a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 800802e:	4618      	mov	r0, r3
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
 8008036:	bf00      	nop
 8008038:	0800c000 	.word	0x0800c000
 800803c:	20008000 	.word	0x20008000
 8008040:	080091f4 	.word	0x080091f4
 8008044:	2000004c 	.word	0x2000004c
 8008048:	e000e010 	.word	0xe000e010
 800804c:	e000e100 	.word	0xe000e100
 8008050:	e000ed00 	.word	0xe000ed00
 8008054:	0800c004 	.word	0x0800c004
 8008058:	200001dc 	.word	0x200001dc
 800805c:	200001d8 	.word	0x200001d8
 8008060:	08009208 	.word	0x08009208

08008064 <IAP_Main_Menu>:
/************************************************************************/
extern uint8_t UART1_flag;
extern UART_HandleTypeDef huart1;
uint8_t cmdStr[CMD_STRING_SIZE] = {0};
void IAP_Main_Menu(void)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	af00      	add	r7, sp, #0

	// 打印菜单一次，避免循环反复刷屏
	SerialPutString("\r\n IAP Main Menu (V 0.2.0)\r\n");
 8008068:	4837      	ldr	r0, [pc, #220]	@ (8008148 <IAP_Main_Menu+0xe4>)
 800806a:	f7ff fe95 	bl	8007d98 <Serial_PutString>
	SerialPutString(" update\r\n");
 800806e:	4837      	ldr	r0, [pc, #220]	@ (800814c <IAP_Main_Menu+0xe8>)
 8008070:	f7ff fe92 	bl	8007d98 <Serial_PutString>
	SerialPutString(" upload\r\n");
 8008074:	4836      	ldr	r0, [pc, #216]	@ (8008150 <IAP_Main_Menu+0xec>)
 8008076:	f7ff fe8f 	bl	8007d98 <Serial_PutString>
	SerialPutString(" erase\r\n");
 800807a:	4836      	ldr	r0, [pc, #216]	@ (8008154 <IAP_Main_Menu+0xf0>)
 800807c:	f7ff fe8c 	bl	8007d98 <Serial_PutString>
	SerialPutString(" menu\r\n");
 8008080:	4835      	ldr	r0, [pc, #212]	@ (8008158 <IAP_Main_Menu+0xf4>)
 8008082:	f7ff fe89 	bl	8007d98 <Serial_PutString>
	SerialPutString(" runapp\r\n");
 8008086:	4835      	ldr	r0, [pc, #212]	@ (800815c <IAP_Main_Menu+0xf8>)
 8008088:	f7ff fe86 	bl	8007d98 <Serial_PutString>
	SerialPutString(" cmd> ");
 800808c:	4834      	ldr	r0, [pc, #208]	@ (8008160 <IAP_Main_Menu+0xfc>)
 800808e:	f7ff fe83 	bl	8007d98 <Serial_PutString>
	while (1)
	{

//		GetInputString(cmdStr);
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 8008092:	2280      	movs	r2, #128	@ 0x80
 8008094:	4933      	ldr	r1, [pc, #204]	@ (8008164 <IAP_Main_Menu+0x100>)
 8008096:	4834      	ldr	r0, [pc, #208]	@ (8008168 <IAP_Main_Menu+0x104>)
 8008098:	f7ff fd6e 	bl	8007b78 <HAL_UARTEx_ReceiveToIdle_IT>
		if(UART1_flag){
 800809c:	4b33      	ldr	r3, [pc, #204]	@ (800816c <IAP_Main_Menu+0x108>)
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d0f6      	beq.n	8008092 <IAP_Main_Menu+0x2e>
			UART1_flag=0;
 80080a4:	4b31      	ldr	r3, [pc, #196]	@ (800816c <IAP_Main_Menu+0x108>)
 80080a6:	2200      	movs	r2, #0
 80080a8:	701a      	strb	r2, [r3, #0]
			if(strcmp((char *)cmdStr, CMD_UPDATE_STR) == 0)
 80080aa:	4931      	ldr	r1, [pc, #196]	@ (8008170 <IAP_Main_Menu+0x10c>)
 80080ac:	482d      	ldr	r0, [pc, #180]	@ (8008164 <IAP_Main_Menu+0x100>)
 80080ae:	f7f8 f8f3 	bl	8000298 <strcmp>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d104      	bne.n	80080c2 <IAP_Main_Menu+0x5e>
			{
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 80080b8:	f64e 60ee 	movw	r0, #61166	@ 0xeeee
 80080bc:	f7ff ff38 	bl	8007f30 <IAP_WriteFlag>
				return;
 80080c0:	e041      	b.n	8008146 <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_UPLOAD_STR) == 0)
 80080c2:	492c      	ldr	r1, [pc, #176]	@ (8008174 <IAP_Main_Menu+0x110>)
 80080c4:	4827      	ldr	r0, [pc, #156]	@ (8008164 <IAP_Main_Menu+0x100>)
 80080c6:	f7f8 f8e7 	bl	8000298 <strcmp>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d104      	bne.n	80080da <IAP_Main_Menu+0x76>
			{
				IAP_WriteFlag(UPLOAD_FLAG_DATA);
 80080d0:	f64d 50dd 	movw	r0, #56797	@ 0xdddd
 80080d4:	f7ff ff2c 	bl	8007f30 <IAP_WriteFlag>
				return;
 80080d8:	e035      	b.n	8008146 <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_ERASE_STR) == 0)
 80080da:	4927      	ldr	r1, [pc, #156]	@ (8008178 <IAP_Main_Menu+0x114>)
 80080dc:	4821      	ldr	r0, [pc, #132]	@ (8008164 <IAP_Main_Menu+0x100>)
 80080de:	f7f8 f8db 	bl	8000298 <strcmp>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d104      	bne.n	80080f2 <IAP_Main_Menu+0x8e>
			{
				IAP_WriteFlag(ERASE_FLAG_DATA);
 80080e8:	f64c 40cc 	movw	r0, #52428	@ 0xcccc
 80080ec:	f7ff ff20 	bl	8007f30 <IAP_WriteFlag>
				return;
 80080f0:	e029      	b.n	8008146 <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_MENU_STR) == 0)
 80080f2:	4922      	ldr	r1, [pc, #136]	@ (800817c <IAP_Main_Menu+0x118>)
 80080f4:	481b      	ldr	r0, [pc, #108]	@ (8008164 <IAP_Main_Menu+0x100>)
 80080f6:	f7f8 f8cf 	bl	8000298 <strcmp>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d103      	bne.n	8008108 <IAP_Main_Menu+0xa4>
			{
				IAP_WriteFlag(INIT_FLAG_DATA);
 8008100:	2000      	movs	r0, #0
 8008102:	f7ff ff15 	bl	8007f30 <IAP_WriteFlag>
 8008106:	e018      	b.n	800813a <IAP_Main_Menu+0xd6>
			}
			else if(strcmp((char *)cmdStr, CMD_RUNAPP_STR) == 0)
 8008108:	491d      	ldr	r1, [pc, #116]	@ (8008180 <IAP_Main_Menu+0x11c>)
 800810a:	4816      	ldr	r0, [pc, #88]	@ (8008164 <IAP_Main_Menu+0x100>)
 800810c:	f7f8 f8c4 	bl	8000298 <strcmp>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d104      	bne.n	8008120 <IAP_Main_Menu+0xbc>
			{
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 8008116:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 800811a:	f7ff ff09 	bl	8007f30 <IAP_WriteFlag>
				return;
 800811e:	e012      	b.n	8008146 <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_DISWP_STR) == 0)
 8008120:	4918      	ldr	r1, [pc, #96]	@ (8008184 <IAP_Main_Menu+0x120>)
 8008122:	4810      	ldr	r0, [pc, #64]	@ (8008164 <IAP_Main_Menu+0x100>)
 8008124:	f7f8 f8b8 	bl	8000298 <strcmp>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d102      	bne.n	8008134 <IAP_Main_Menu+0xd0>
			{
				FLASH_DisableWriteProtectionPages();
 800812e:	f7ff fef5 	bl	8007f1c <FLASH_DisableWriteProtectionPages>
 8008132:	e002      	b.n	800813a <IAP_Main_Menu+0xd6>
			}
			else
			{
				SerialPutString(" Invalid CMD !\r\n");
 8008134:	4814      	ldr	r0, [pc, #80]	@ (8008188 <IAP_Main_Menu+0x124>)
 8008136:	f7ff fe2f 	bl	8007d98 <Serial_PutString>
			}
			memset(cmdStr,0,CMD_STRING_SIZE);
 800813a:	2280      	movs	r2, #128	@ 0x80
 800813c:	2100      	movs	r1, #0
 800813e:	4809      	ldr	r0, [pc, #36]	@ (8008164 <IAP_Main_Menu+0x100>)
 8008140:	f000 ffcc 	bl	80090dc <memset>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 8008144:	e7a5      	b.n	8008092 <IAP_Main_Menu+0x2e>
		}
	}
}
 8008146:	bd80      	pop	{r7, pc}
 8008148:	08009220 	.word	0x08009220
 800814c:	08009240 	.word	0x08009240
 8008150:	0800924c 	.word	0x0800924c
 8008154:	08009258 	.word	0x08009258
 8008158:	08009264 	.word	0x08009264
 800815c:	0800926c 	.word	0x0800926c
 8008160:	08009278 	.word	0x08009278
 8008164:	200001e0 	.word	0x200001e0
 8008168:	2000004c 	.word	0x2000004c
 800816c:	200001d0 	.word	0x200001d0
 8008170:	08009280 	.word	0x08009280
 8008174:	08009288 	.word	0x08009288
 8008178:	08009290 	.word	0x08009290
 800817c:	08009298 	.word	0x08009298
 8008180:	080092a0 	.word	0x080092a0
 8008184:	080092a8 	.word	0x080092a8
 8008188:	080092b0 	.word	0x080092b0

0800818c <IAP_Update>:

// 基于协议的固件更新（新版本）
extern uint8_t UART1_in_update_mode;  // 声明外部变量

int8_t IAP_Update(void)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b08a      	sub	sp, #40	@ 0x28
 8008190:	af02      	add	r7, sp, #8
    uint16_t rx_len = 0;
 8008192:	2300      	movs	r3, #0
 8008194:	81fb      	strh	r3, [r7, #14]
    uint32_t start_time;
//    uint32_t last_progress = 0;
    HAL_StatusTypeDef status;
    
    // 设置标志：进入 Update 模式
    UART1_in_update_mode = 1;
 8008196:	4b72      	ldr	r3, [pc, #456]	@ (8008360 <IAP_Update+0x1d4>)
 8008198:	2201      	movs	r2, #1
 800819a:	701a      	strb	r2, [r3, #0]
    
    // 关键修复：禁用UART中断，防止中断干扰阻塞式接收
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800819c:	203a      	movs	r0, #58	@ 0x3a
 800819e:	f7f9 f8c7 	bl	8001330 <HAL_NVIC_DisableIRQ>
    
    // 1. 初始化协议层
    Protocol_IAP_Init();
 80081a2:	f000 fa29 	bl	80085f8 <Protocol_IAP_Init>
    
    // 2. 擦除Flash
    SerialPutString("\r\n=== IAP Update Mode ===\r\n");
 80081a6:	486f      	ldr	r0, [pc, #444]	@ (8008364 <IAP_Update+0x1d8>)
 80081a8:	f7ff fdf6 	bl	8007d98 <Serial_PutString>
    SerialPutString("Erasing flash...\r\n");
 80081ac:	486e      	ldr	r0, [pc, #440]	@ (8008368 <IAP_Update+0x1dc>)
 80081ae:	f7ff fdf3 	bl	8007d98 <Serial_PutString>
    if (!EraseSomePages(FLASH_IMAGE_SIZE, 1))
 80081b2:	2101      	movs	r1, #1
 80081b4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80081b8:	f7ff fe20 	bl	8007dfc <EraseSomePages>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d10b      	bne.n	80081da <IAP_Update+0x4e>
    {
        SerialPutString("Erase failed!\r\n");
 80081c2:	486a      	ldr	r0, [pc, #424]	@ (800836c <IAP_Update+0x1e0>)
 80081c4:	f7ff fde8 	bl	8007d98 <Serial_PutString>
        UART1_in_update_mode = 0;
 80081c8:	4b65      	ldr	r3, [pc, #404]	@ (8008360 <IAP_Update+0x1d4>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 80081ce:	203a      	movs	r0, #58	@ 0x3a
 80081d0:	f7f9 f8a0 	bl	8001314 <HAL_NVIC_EnableIRQ>
        return -1;
 80081d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80081d8:	e0be      	b.n	8008358 <IAP_Update+0x1cc>
    }
    
    start_time = HAL_GetTick();
 80081da:	f7f8 ff75 	bl	80010c8 <HAL_GetTick>
 80081de:	61f8      	str	r0, [r7, #28]

    // 3. 主循环：使用 ReceiveToIdle 一次接收多个字节
    while (1)
    {
        // 检查总超时 (30秒)
        if ((HAL_GetTick() - start_time) > 30000)
 80081e0:	f7f8 ff72 	bl	80010c8 <HAL_GetTick>
 80081e4:	4602      	mov	r2, r0
 80081e6:	69fb      	ldr	r3, [r7, #28]
 80081e8:	1ad3      	subs	r3, r2, r3
 80081ea:	f247 5230 	movw	r2, #30000	@ 0x7530
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d90b      	bls.n	800820a <IAP_Update+0x7e>
        {
            SerialPutString("\r\n=== Update Timeout! ===\r\n");
 80081f2:	485f      	ldr	r0, [pc, #380]	@ (8008370 <IAP_Update+0x1e4>)
 80081f4:	f7ff fdd0 	bl	8007d98 <Serial_PutString>
            UART1_in_update_mode = 0;  // 退出 Update 模式
 80081f8:	4b59      	ldr	r3, [pc, #356]	@ (8008360 <IAP_Update+0x1d4>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	701a      	strb	r2, [r3, #0]
            HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 80081fe:	203a      	movs	r0, #58	@ 0x3a
 8008200:	f7f9 f888 	bl	8001314 <HAL_NVIC_EnableIRQ>
            return -2;
 8008204:	f06f 0301 	mvn.w	r3, #1
 8008208:	e0a6      	b.n	8008358 <IAP_Update+0x1cc>
        }
        memset(rx_buffer,0,MAX_FRAME_SIZE);
 800820a:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800820e:	2100      	movs	r1, #0
 8008210:	4858      	ldr	r0, [pc, #352]	@ (8008374 <IAP_Update+0x1e8>)
 8008212:	f000 ff63 	bl	80090dc <memset>
        rx_len=0;
 8008216:	2300      	movs	r3, #0
 8008218:	81fb      	strh	r3, [r7, #14]
        // 清除之前可能的错误标志
        __HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);
 800821a:	4b57      	ldr	r3, [pc, #348]	@ (8008378 <IAP_Update+0x1ec>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2208      	movs	r2, #8
 8008220:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);
 8008222:	4b55      	ldr	r3, [pc, #340]	@ (8008378 <IAP_Update+0x1ec>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	2202      	movs	r2, #2
 8008228:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);
 800822a:	4b53      	ldr	r3, [pc, #332]	@ (8008378 <IAP_Update+0x1ec>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2204      	movs	r2, #4
 8008230:	621a      	str	r2, [r3, #32]
        
        // 使用 ReceiveToIdle 接收数据，遇到总线空闲或缓冲区满就返回
        // 超时设置为5秒，如果5秒内没有数据开始接收则超时
        status = HAL_UARTEx_ReceiveToIdle(&huart1, rx_buffer, sizeof(rx_buffer), &rx_len,10000);
 8008232:	f107 030e 	add.w	r3, r7, #14
 8008236:	f242 7210 	movw	r2, #10000	@ 0x2710
 800823a:	9200      	str	r2, [sp, #0]
 800823c:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8008240:	494c      	ldr	r1, [pc, #304]	@ (8008374 <IAP_Update+0x1e8>)
 8008242:	484d      	ldr	r0, [pc, #308]	@ (8008378 <IAP_Update+0x1ec>)
 8008244:	f7ff fb87 	bl	8007956 <HAL_UARTEx_ReceiveToIdle>
 8008248:	4603      	mov	r3, r0
 800824a:	76fb      	strb	r3, [r7, #27]

		if (status == HAL_OK && rx_len>0)
 800824c:	7efb      	ldrb	r3, [r7, #27]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d108      	bne.n	8008264 <IAP_Update+0xd8>
 8008252:	89fb      	ldrh	r3, [r7, #14]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d005      	beq.n	8008264 <IAP_Update+0xd8>
		{
			// 收到数据，调用协议解析
			Protocol_Receive(rx_buffer, rx_len);
 8008258:	89fb      	ldrh	r3, [r7, #14]
 800825a:	4619      	mov	r1, r3
 800825c:	4845      	ldr	r0, [pc, #276]	@ (8008374 <IAP_Update+0x1e8>)
 800825e:	f000 fbbd 	bl	80089dc <Protocol_Receive>
 8008262:	e075      	b.n	8008350 <IAP_Update+0x1c4>
		}
		else if (status == HAL_TIMEOUT)
 8008264:	7efb      	ldrb	r3, [r7, #27]
 8008266:	2b03      	cmp	r3, #3
 8008268:	d124      	bne.n	80082b4 <IAP_Update+0x128>
		{
			SerialPutString("\r\n[DEBUG] HAL_TIMEOUT detected\r\n");
 800826a:	4844      	ldr	r0, [pc, #272]	@ (800837c <IAP_Update+0x1f0>)
 800826c:	f7ff fd94 	bl	8007d98 <Serial_PutString>
			// 如果已经接收过数据，超时认为传输完成
			uint32_t total_received = Protocol_IAP_GetProgress();
 8008270:	f000 fa1a 	bl	80086a8 <Protocol_IAP_GetProgress>
 8008274:	6138      	str	r0, [r7, #16]
			if (total_received > 0)
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d017      	beq.n	80082ac <IAP_Update+0x120>
			{
				SerialPutString("\r\n=== Update Successful! ===\r\n");
 800827c:	4840      	ldr	r0, [pc, #256]	@ (8008380 <IAP_Update+0x1f4>)
 800827e:	f7ff fd8b 	bl	8007d98 <Serial_PutString>
				uint8_t size_str[12];
				Int2Str(size_str, total_received);
 8008282:	693a      	ldr	r2, [r7, #16]
 8008284:	463b      	mov	r3, r7
 8008286:	4611      	mov	r1, r2
 8008288:	4618      	mov	r0, r3
 800828a:	f7ff fd2f 	bl	8007cec <Int2Str>
				SerialPutString("Total received: ");
 800828e:	483d      	ldr	r0, [pc, #244]	@ (8008384 <IAP_Update+0x1f8>)
 8008290:	f7ff fd82 	bl	8007d98 <Serial_PutString>
				SerialPutString(size_str);
 8008294:	463b      	mov	r3, r7
 8008296:	4618      	mov	r0, r3
 8008298:	f7ff fd7e 	bl	8007d98 <Serial_PutString>
				UART1_in_update_mode = 0;  // 退出 Update 模式
 800829c:	4b30      	ldr	r3, [pc, #192]	@ (8008360 <IAP_Update+0x1d4>)
 800829e:	2200      	movs	r2, #0
 80082a0:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 80082a2:	203a      	movs	r0, #58	@ 0x3a
 80082a4:	f7f9 f836 	bl	8001314 <HAL_NVIC_EnableIRQ>
				return 0;
 80082a8:	2300      	movs	r3, #0
 80082aa:	e055      	b.n	8008358 <IAP_Update+0x1cc>
			}
			// 如果还没有接收任何数据，继续等待
			SerialPutString("\r\n[DEBUG] No data received yet, continue waiting...\r\n");
 80082ac:	4836      	ldr	r0, [pc, #216]	@ (8008388 <IAP_Update+0x1fc>)
 80082ae:	f7ff fd73 	bl	8007d98 <Serial_PutString>
 80082b2:	e04d      	b.n	8008350 <IAP_Update+0x1c4>
		}
		else if (status == HAL_OK && rx_len == 0)
 80082b4:	7efb      	ldrb	r3, [r7, #27]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d106      	bne.n	80082c8 <IAP_Update+0x13c>
 80082ba:	89fb      	ldrh	r3, [r7, #14]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d103      	bne.n	80082c8 <IAP_Update+0x13c>
		{
			// 收到 IDLE 但没有数据（可能是残留的 IDLE 标志）
			SerialPutString("\r\n[DEBUG] Received IDLE with no data, continue...\r\n");
 80082c0:	4832      	ldr	r0, [pc, #200]	@ (800838c <IAP_Update+0x200>)
 80082c2:	f7ff fd69 	bl	8007d98 <Serial_PutString>
 80082c6:	e043      	b.n	8008350 <IAP_Update+0x1c4>
			// 继续循环，不退出
		}
		else
		{
			// 其他错误
			SerialPutString("\r\nUART receive error! Status: ");
 80082c8:	4831      	ldr	r0, [pc, #196]	@ (8008390 <IAP_Update+0x204>)
 80082ca:	f7ff fd65 	bl	8007d98 <Serial_PutString>
			if (status == HAL_ERROR) SerialPutString("HAL_ERROR");
 80082ce:	7efb      	ldrb	r3, [r7, #27]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d103      	bne.n	80082dc <IAP_Update+0x150>
 80082d4:	482f      	ldr	r0, [pc, #188]	@ (8008394 <IAP_Update+0x208>)
 80082d6:	f7ff fd5f 	bl	8007d98 <Serial_PutString>
 80082da:	e009      	b.n	80082f0 <IAP_Update+0x164>
			else if (status == HAL_BUSY) SerialPutString("HAL_BUSY");
 80082dc:	7efb      	ldrb	r3, [r7, #27]
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d103      	bne.n	80082ea <IAP_Update+0x15e>
 80082e2:	482d      	ldr	r0, [pc, #180]	@ (8008398 <IAP_Update+0x20c>)
 80082e4:	f7ff fd58 	bl	8007d98 <Serial_PutString>
 80082e8:	e002      	b.n	80082f0 <IAP_Update+0x164>
			else SerialPutString("UNKNOWN");
 80082ea:	482c      	ldr	r0, [pc, #176]	@ (800839c <IAP_Update+0x210>)
 80082ec:	f7ff fd54 	bl	8007d98 <Serial_PutString>
			
			// 检查 UART 错误标志
			uint32_t error = HAL_UART_GetError(&huart1);
 80082f0:	4821      	ldr	r0, [pc, #132]	@ (8008378 <IAP_Update+0x1ec>)
 80082f2:	f7fe f80b 	bl	800630c <HAL_UART_GetError>
 80082f6:	6178      	str	r0, [r7, #20]
			if (error & HAL_UART_ERROR_ORE) SerialPutString(" ORE(Overrun)");
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	f003 0308 	and.w	r3, r3, #8
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <IAP_Update+0x17c>
 8008302:	4827      	ldr	r0, [pc, #156]	@ (80083a0 <IAP_Update+0x214>)
 8008304:	f7ff fd48 	bl	8007d98 <Serial_PutString>
			if (error & HAL_UART_ERROR_FE) SerialPutString(" FE(Frame)");
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	f003 0304 	and.w	r3, r3, #4
 800830e:	2b00      	cmp	r3, #0
 8008310:	d002      	beq.n	8008318 <IAP_Update+0x18c>
 8008312:	4824      	ldr	r0, [pc, #144]	@ (80083a4 <IAP_Update+0x218>)
 8008314:	f7ff fd40 	bl	8007d98 <Serial_PutString>
			if (error & HAL_UART_ERROR_NE) SerialPutString(" NE(Noise)");
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	f003 0302 	and.w	r3, r3, #2
 800831e:	2b00      	cmp	r3, #0
 8008320:	d002      	beq.n	8008328 <IAP_Update+0x19c>
 8008322:	4821      	ldr	r0, [pc, #132]	@ (80083a8 <IAP_Update+0x21c>)
 8008324:	f7ff fd38 	bl	8007d98 <Serial_PutString>
			if (error & HAL_UART_ERROR_PE) SerialPutString(" PE(Parity)");
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	f003 0301 	and.w	r3, r3, #1
 800832e:	2b00      	cmp	r3, #0
 8008330:	d002      	beq.n	8008338 <IAP_Update+0x1ac>
 8008332:	481e      	ldr	r0, [pc, #120]	@ (80083ac <IAP_Update+0x220>)
 8008334:	f7ff fd30 	bl	8007d98 <Serial_PutString>
			SerialPutString("\r\n");
 8008338:	481d      	ldr	r0, [pc, #116]	@ (80083b0 <IAP_Update+0x224>)
 800833a:	f7ff fd2d 	bl	8007d98 <Serial_PutString>
			
			UART1_in_update_mode = 0;  // 退出 Update 模式
 800833e:	4b08      	ldr	r3, [pc, #32]	@ (8008360 <IAP_Update+0x1d4>)
 8008340:	2200      	movs	r2, #0
 8008342:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 8008344:	203a      	movs	r0, #58	@ 0x3a
 8008346:	f7f8 ffe5 	bl	8001314 <HAL_NVIC_EnableIRQ>
			return -1;
 800834a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800834e:	e003      	b.n	8008358 <IAP_Update+0x1cc>
		}

		HAL_Delay(10);
 8008350:	200a      	movs	r0, #10
 8008352:	f7f8 fec5 	bl	80010e0 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 30000)
 8008356:	e743      	b.n	80081e0 <IAP_Update+0x54>

    }
}
 8008358:	4618      	mov	r0, r3
 800835a:	3720      	adds	r7, #32
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	200001d1 	.word	0x200001d1
 8008364:	080092c4 	.word	0x080092c4
 8008368:	080092e0 	.word	0x080092e0
 800836c:	080092f4 	.word	0x080092f4
 8008370:	08009304 	.word	0x08009304
 8008374:	20002a74 	.word	0x20002a74
 8008378:	2000004c 	.word	0x2000004c
 800837c:	08009320 	.word	0x08009320
 8008380:	08009344 	.word	0x08009344
 8008384:	08009364 	.word	0x08009364
 8008388:	08009378 	.word	0x08009378
 800838c:	080093b0 	.word	0x080093b0
 8008390:	080093e4 	.word	0x080093e4
 8008394:	08009404 	.word	0x08009404
 8008398:	08009410 	.word	0x08009410
 800839c:	0800941c 	.word	0x0800941c
 80083a0:	08009424 	.word	0x08009424
 80083a4:	08009434 	.word	0x08009434
 80083a8:	08009440 	.word	0x08009440
 80083ac:	0800944c 	.word	0x0800944c
 80083b0:	08009458 	.word	0x08009458

080083b4 <IAP_Erase>:


/************************************************************************/
int8_t IAP_Erase(void)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] = {0};
 80083ba:	1d3b      	adds	r3, r7, #4
 80083bc:	2100      	movs	r1, #0
 80083be:	460a      	mov	r2, r1
 80083c0:	801a      	strh	r2, [r3, #0]
 80083c2:	460a      	mov	r2, r1
 80083c4:	709a      	strb	r2, [r3, #2]
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 80083c6:	1d3b      	adds	r3, r7, #4
 80083c8:	2104      	movs	r1, #4
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7ff fc8e 	bl	8007cec <Int2Str>
	SerialPutString(" @");//?�????���bug
 80083d0:	480c      	ldr	r0, [pc, #48]	@ (8008404 <IAP_Erase+0x50>)
 80083d2:	f7ff fce1 	bl	8007d98 <Serial_PutString>
	SerialPutString(erase_cont);
 80083d6:	1d3b      	adds	r3, r7, #4
 80083d8:	4618      	mov	r0, r3
 80083da:	f7ff fcdd 	bl	8007d98 <Serial_PutString>
	SerialPutString("@");
 80083de:	480a      	ldr	r0, [pc, #40]	@ (8008408 <IAP_Erase+0x54>)
 80083e0:	f7ff fcda 	bl	8007d98 <Serial_PutString>
	if(EraseSomePages(FLASH_IMAGE_SIZE, 1))
 80083e4:	2101      	movs	r1, #1
 80083e6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80083ea:	f7ff fd07 	bl	8007dfc <EraseSomePages>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d001      	beq.n	80083f8 <IAP_Erase+0x44>
		return 0;
 80083f4:	2300      	movs	r3, #0
 80083f6:	e001      	b.n	80083fc <IAP_Erase+0x48>
	else
		return -1;
 80083f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3708      	adds	r7, #8
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	0800945c 	.word	0x0800945c
 8008408:	08009460 	.word	0x08009460

0800840c <crc32_calc>:
		0xB3667A2E, 0xC4614AB8,  0x5D681B02, 0x2A6F2B94,   0xB40BBE37, 0xC30C8EA1,  0x5A05DF1B, 0x2D02EF8D
};
// 计算缓冲区的CRC32值（多项式0x04C11DB7，标准CRC32）
// 参数：data-数据缓冲区，len-数据长度，init_crc-初始值（通常传0xFFFFFFFF）
// 返回：最终CRC32值（如需标准输出，需异或0xFFFFFFFF）
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
 800840c:	b480      	push	{r7}
 800840e:	b087      	sub	sp, #28
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
    uint32_t crc = init_crc;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	617b      	str	r3, [r7, #20]
    while (len--) {
 800841c:	e00d      	b.n	800843a <crc32_calc+0x2e>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	0a1a      	lsrs	r2, r3, #8
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	b2d9      	uxtb	r1, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	1c58      	adds	r0, r3, #1
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	404b      	eors	r3, r1
 8008430:	4908      	ldr	r1, [pc, #32]	@ (8008454 <crc32_calc+0x48>)
 8008432:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008436:	4053      	eors	r3, r2
 8008438:	617b      	str	r3, [r7, #20]
    while (len--) {
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	1e5a      	subs	r2, r3, #1
 800843e:	60ba      	str	r2, [r7, #8]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1ec      	bne.n	800841e <crc32_calc+0x12>
    }
    return crc;
 8008444:	697b      	ldr	r3, [r7, #20]
}
 8008446:	4618      	mov	r0, r3
 8008448:	371c      	adds	r7, #28
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	080094e4 	.word	0x080094e4

08008458 <crc32_c>:
// 简化接口：直接计算标准CRC32（初始值0xFFFFFFFF，结果异或0xFFFFFFFF）
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 8008462:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008466:	6839      	ldr	r1, [r7, #0]
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7ff ffcf 	bl	800840c <crc32_calc>
 800846e:	4603      	mov	r3, r0
 8008470:	43db      	mvns	r3, r3
}
 8008472:	4618      	mov	r0, r3
 8008474:	3708      	adds	r7, #8
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <decode_escape>:
// 转义解码函数
// original	escaped
// 0x7E	0x7A 0x55
// 0x7A	0x7A 0xAA
uint32_t decode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 800847a:	b480      	push	{r7}
 800847c:	b087      	sub	sp, #28
 800847e:	af00      	add	r7, sp, #0
 8008480:	60f8      	str	r0, [r7, #12]
 8008482:	60b9      	str	r1, [r7, #8]
 8008484:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 8008486:	2300      	movs	r3, #0
 8008488:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++)
 800848a:	2300      	movs	r3, #0
 800848c:	613b      	str	r3, [r7, #16]
 800848e:	e04b      	b.n	8008528 <decode_escape+0xae>
    {
    	// only treat interior bytes (not the first/last few header/footer bytes) as candidates for escape sequences
    	if( i>=5 && i < src_len-5 )
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	2b04      	cmp	r3, #4
 8008494:	d939      	bls.n	800850a <decode_escape+0x90>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	3b05      	subs	r3, #5
 800849a:	693a      	ldr	r2, [r7, #16]
 800849c:	429a      	cmp	r2, r3
 800849e:	d234      	bcs.n	800850a <decode_escape+0x90>
    	{
			if (src[i] == ESCAPE_FLAG)
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	4413      	add	r3, r2
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	2b7a      	cmp	r3, #122	@ 0x7a
 80084aa:	d123      	bne.n	80084f4 <decode_escape+0x7a>
			{
				if (src[i+1] == ESCAPE_7E)
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	3301      	adds	r3, #1
 80084b0:	68ba      	ldr	r2, [r7, #8]
 80084b2:	4413      	add	r3, r2
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	2b55      	cmp	r3, #85	@ 0x55
 80084b8:	d10a      	bne.n	80084d0 <decode_escape+0x56>
				{
					dst[dst_idx++] = START_END_FLAG;
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	1c5a      	adds	r2, r3, #1
 80084be:	617a      	str	r2, [r7, #20]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	4413      	add	r3, r2
 80084c4:	227e      	movs	r2, #126	@ 0x7e
 80084c6:	701a      	strb	r2, [r3, #0]
					i++;
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	3301      	adds	r3, #1
 80084cc:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 80084ce:	e027      	b.n	8008520 <decode_escape+0xa6>
				}
				else if (src[i+1] == ESCAPE_7A) {
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	3301      	adds	r3, #1
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	4413      	add	r3, r2
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	2baa      	cmp	r3, #170	@ 0xaa
 80084dc:	d120      	bne.n	8008520 <decode_escape+0xa6>
					dst[dst_idx++] = ESCAPE_FLAG;
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	1c5a      	adds	r2, r3, #1
 80084e2:	617a      	str	r2, [r7, #20]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	4413      	add	r3, r2
 80084e8:	227a      	movs	r2, #122	@ 0x7a
 80084ea:	701a      	strb	r2, [r3, #0]
					i++;
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	3301      	adds	r3, #1
 80084f0:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 80084f2:	e015      	b.n	8008520 <decode_escape+0xa6>
	//				dst[dst_idx++] = src[i]; // 未知转义？直接输出
	//			}
			}
			else
			{
				dst[dst_idx++] = src[i];
 80084f4:	68ba      	ldr	r2, [r7, #8]
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	441a      	add	r2, r3
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	1c59      	adds	r1, r3, #1
 80084fe:	6179      	str	r1, [r7, #20]
 8008500:	68f9      	ldr	r1, [r7, #12]
 8008502:	440b      	add	r3, r1
 8008504:	7812      	ldrb	r2, [r2, #0]
 8008506:	701a      	strb	r2, [r3, #0]
			if (src[i] == ESCAPE_FLAG)
 8008508:	e00a      	b.n	8008520 <decode_escape+0xa6>
			}
    	}
    	else
    	{
			dst[dst_idx++] = src[i];
 800850a:	68ba      	ldr	r2, [r7, #8]
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	441a      	add	r2, r3
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	1c59      	adds	r1, r3, #1
 8008514:	6179      	str	r1, [r7, #20]
 8008516:	68f9      	ldr	r1, [r7, #12]
 8008518:	440b      	add	r3, r1
 800851a:	7812      	ldrb	r2, [r2, #0]
 800851c:	701a      	strb	r2, [r3, #0]
 800851e:	e000      	b.n	8008522 <decode_escape+0xa8>
			if (src[i] == ESCAPE_FLAG)
 8008520:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++)
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	3301      	adds	r3, #1
 8008526:	613b      	str	r3, [r7, #16]
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	429a      	cmp	r2, r3
 800852e:	d3af      	bcc.n	8008490 <decode_escape+0x16>
		}
    }
    return dst_idx; // 返回解码后长度
 8008530:	697b      	ldr	r3, [r7, #20]
}
 8008532:	4618      	mov	r0, r3
 8008534:	371c      	adds	r7, #28
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr

0800853e <encode_escape>:
// 实现转义编码
uint32_t encode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 800853e:	b480      	push	{r7}
 8008540:	b087      	sub	sp, #28
 8008542:	af00      	add	r7, sp, #0
 8008544:	60f8      	str	r0, [r7, #12]
 8008546:	60b9      	str	r1, [r7, #8]
 8008548:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 800854a:	2300      	movs	r3, #0
 800854c:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++) {
 800854e:	2300      	movs	r3, #0
 8008550:	613b      	str	r3, [r7, #16]
 8008552:	e046      	b.n	80085e2 <encode_escape+0xa4>
    	// 只有起始和结束的0x7E标志位不转义（第0字节和最后1字节）
    	if( i<5 || i>=src_len-5 )
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	2b04      	cmp	r3, #4
 8008558:	d904      	bls.n	8008564 <encode_escape+0x26>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	3b05      	subs	r3, #5
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	429a      	cmp	r2, r3
 8008562:	d30a      	bcc.n	800857a <encode_escape+0x3c>
    	{
    		dst[dst_idx++] = src[i];
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	441a      	add	r2, r3
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	1c59      	adds	r1, r3, #1
 800856e:	6179      	str	r1, [r7, #20]
 8008570:	68f9      	ldr	r1, [r7, #12]
 8008572:	440b      	add	r3, r1
 8008574:	7812      	ldrb	r2, [r2, #0]
 8008576:	701a      	strb	r2, [r3, #0]
 8008578:	e030      	b.n	80085dc <encode_escape+0x9e>
    	}
    	else{
			switch (src[i]) {
 800857a:	68ba      	ldr	r2, [r7, #8]
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	4413      	add	r3, r2
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	2b7a      	cmp	r3, #122	@ 0x7a
 8008584:	d010      	beq.n	80085a8 <encode_escape+0x6a>
 8008586:	2b7e      	cmp	r3, #126	@ 0x7e
 8008588:	d11d      	bne.n	80085c6 <encode_escape+0x88>
				case START_END_FLAG:  // 0x7E → 0x7A 0x55
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	1c5a      	adds	r2, r3, #1
 800858e:	617a      	str	r2, [r7, #20]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	4413      	add	r3, r2
 8008594:	227a      	movs	r2, #122	@ 0x7a
 8008596:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	1c5a      	adds	r2, r3, #1
 800859c:	617a      	str	r2, [r7, #20]
 800859e:	68fa      	ldr	r2, [r7, #12]
 80085a0:	4413      	add	r3, r2
 80085a2:	2255      	movs	r2, #85	@ 0x55
 80085a4:	701a      	strb	r2, [r3, #0]
					break;
 80085a6:	e019      	b.n	80085dc <encode_escape+0x9e>
				case ESCAPE_FLAG:     // 0x7A → 0x7A 0xAA
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	1c5a      	adds	r2, r3, #1
 80085ac:	617a      	str	r2, [r7, #20]
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	4413      	add	r3, r2
 80085b2:	227a      	movs	r2, #122	@ 0x7a
 80085b4:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	1c5a      	adds	r2, r3, #1
 80085ba:	617a      	str	r2, [r7, #20]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	4413      	add	r3, r2
 80085c0:	22aa      	movs	r2, #170	@ 0xaa
 80085c2:	701a      	strb	r2, [r3, #0]
					break;
 80085c4:	e00a      	b.n	80085dc <encode_escape+0x9e>
				default:
					dst[dst_idx++] = src[i];
 80085c6:	68ba      	ldr	r2, [r7, #8]
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	441a      	add	r2, r3
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	1c59      	adds	r1, r3, #1
 80085d0:	6179      	str	r1, [r7, #20]
 80085d2:	68f9      	ldr	r1, [r7, #12]
 80085d4:	440b      	add	r3, r1
 80085d6:	7812      	ldrb	r2, [r2, #0]
 80085d8:	701a      	strb	r2, [r3, #0]
					break;
 80085da:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++) {
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	3301      	adds	r3, #1
 80085e0:	613b      	str	r3, [r7, #16]
 80085e2:	693a      	ldr	r2, [r7, #16]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d3b4      	bcc.n	8008554 <encode_escape+0x16>
			}
    	}
    }
    return dst_idx;
 80085ea:	697b      	ldr	r3, [r7, #20]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	371c      	adds	r7, #28
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <Protocol_IAP_Init>:

// ==================== IAP公共接口 ====================
extern UART_HandleTypeDef huart1;
void Protocol_IAP_Init(void)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	af00      	add	r7, sp, #0
    iap_started = 0;
 80085fc:	4b22      	ldr	r3, [pc, #136]	@ (8008688 <Protocol_IAP_Init+0x90>)
 80085fe:	2200      	movs	r2, #0
 8008600:	701a      	strb	r2, [r3, #0]
    iap_write_addr = ApplicationAddress;
 8008602:	4b22      	ldr	r3, [pc, #136]	@ (800868c <Protocol_IAP_Init+0x94>)
 8008604:	4a22      	ldr	r2, [pc, #136]	@ (8008690 <Protocol_IAP_Init+0x98>)
 8008606:	601a      	str	r2, [r3, #0]
    iap_buf_idx = 0;
 8008608:	4b22      	ldr	r3, [pc, #136]	@ (8008694 <Protocol_IAP_Init+0x9c>)
 800860a:	2200      	movs	r2, #0
 800860c:	801a      	strh	r2, [r3, #0]
    iap_total_received = 0;
 800860e:	4b22      	ldr	r3, [pc, #136]	@ (8008698 <Protocol_IAP_Init+0xa0>)
 8008610:	2200      	movs	r2, #0
 8008612:	601a      	str	r2, [r3, #0]
    
    SerialPutString("IAP Init OK\r\n");
 8008614:	4821      	ldr	r0, [pc, #132]	@ (800869c <Protocol_IAP_Init+0xa4>)
 8008616:	f7ff fbbf 	bl	8007d98 <Serial_PutString>

	// 1. 终止所有正在进行的 UART 操作
	HAL_UART_AbortReceive_IT(&huart1);
 800861a:	4821      	ldr	r0, [pc, #132]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 800861c:	f7fd faac 	bl	8005b78 <HAL_UART_AbortReceive_IT>
	HAL_UART_Abort(&huart1);
 8008620:	481f      	ldr	r0, [pc, #124]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008622:	f7fd f9cf 	bl	80059c4 <HAL_UART_Abort>
	
	// 2. 清除所有 UART 错误标志
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 8008626:	4b1e      	ldr	r3, [pc, #120]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2201      	movs	r2, #1
 800862c:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 800862e:	4b1c      	ldr	r3, [pc, #112]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2202      	movs	r2, #2
 8008634:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 8008636:	4b1a      	ldr	r3, [pc, #104]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2204      	movs	r2, #4
 800863c:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 800863e:	4b18      	ldr	r3, [pc, #96]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2208      	movs	r2, #8
 8008644:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 8008646:	4b16      	ldr	r3, [pc, #88]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2210      	movs	r2, #16
 800864c:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 800864e:	4b14      	ldr	r3, [pc, #80]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008656:	621a      	str	r2, [r3, #32]
	
	// 3. 清空接收 FIFO（读取所有数据）
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8008658:	e002      	b.n	8008660 <Protocol_IAP_Init+0x68>
	{
		(void)huart1.Instance->RDR;  // 读取并丢弃
 800865a:	4b11      	ldr	r3, [pc, #68]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8008660:	4b0f      	ldr	r3, [pc, #60]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	69db      	ldr	r3, [r3, #28]
 8008666:	f003 0320 	and.w	r3, r3, #32
 800866a:	2b20      	cmp	r3, #32
 800866c:	d0f5      	beq.n	800865a <Protocol_IAP_Init+0x62>
	}
	
	// 4. 重置 UART 错误代码
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 800866e:	4b0c      	ldr	r3, [pc, #48]	@ (80086a0 <Protocol_IAP_Init+0xa8>)
 8008670:	2200      	movs	r2, #0
 8008672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	
	// 5. 等待状态完全恢复
	HAL_Delay(10);
 8008676:	200a      	movs	r0, #10
 8008678:	f7f8 fd32 	bl	80010e0 <HAL_Delay>
	
	SerialPutString("UART fully reset\r\n");
 800867c:	4809      	ldr	r0, [pc, #36]	@ (80086a4 <Protocol_IAP_Init+0xac>)
 800867e:	f7ff fb8b 	bl	8007d98 <Serial_PutString>
}
 8008682:	bf00      	nop
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	20005279 	.word	0x20005279
 800868c:	20000028 	.word	0x20000028
 8008690:	0800c000 	.word	0x0800c000
 8008694:	2000527a 	.word	0x2000527a
 8008698:	2000527c 	.word	0x2000527c
 800869c:	08009464 	.word	0x08009464
 80086a0:	2000004c 	.word	0x2000004c
 80086a4:	08009474 	.word	0x08009474

080086a8 <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
 80086a8:	b480      	push	{r7}
 80086aa:	af00      	add	r7, sp, #0
    return iap_total_received;
 80086ac:	4b03      	ldr	r3, [pc, #12]	@ (80086bc <Protocol_IAP_GetProgress+0x14>)
 80086ae:	681b      	ldr	r3, [r3, #0]
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	2000527c 	.word	0x2000527c

080086c0 <parse_byte>:
// 帧格式：
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];
uint8_t boot_to_FPGA_UL1[8];
void parse_byte(uint8_t byte)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b086      	sub	sp, #24
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	4603      	mov	r3, r0
 80086c8:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 80086ca:	4b9a      	ldr	r3, [pc, #616]	@ (8008934 <parse_byte+0x274>)
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	2b04      	cmp	r3, #4
 80086d0:	f200 817c 	bhi.w	80089cc <parse_byte+0x30c>
 80086d4:	a201      	add	r2, pc, #4	@ (adr r2, 80086dc <parse_byte+0x1c>)
 80086d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086da:	bf00      	nop
 80086dc:	080086f1 	.word	0x080086f1
 80086e0:	08008713 	.word	0x08008713
 80086e4:	0800875d 	.word	0x0800875d
 80086e8:	080087a9 	.word	0x080087a9
 80086ec:	080087f1 	.word	0x080087f1
        case STATE_WAIT_START:
            if (byte == START_END_FLAG) {
 80086f0:	79fb      	ldrb	r3, [r7, #7]
 80086f2:	2b7e      	cmp	r3, #126	@ 0x7e
 80086f4:	f040 8163 	bne.w	80089be <parse_byte+0x2fe>
                state = STATE_READ_LEN;
 80086f8:	4b8e      	ldr	r3, [pc, #568]	@ (8008934 <parse_byte+0x274>)
 80086fa:	2201      	movs	r2, #1
 80086fc:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 80086fe:	4b8e      	ldr	r3, [pc, #568]	@ (8008938 <parse_byte+0x278>)
 8008700:	2200      	movs	r2, #0
 8008702:	601a      	str	r2, [r3, #0]
                body_offset = 0;
 8008704:	4b8d      	ldr	r3, [pc, #564]	@ (800893c <parse_byte+0x27c>)
 8008706:	2200      	movs	r2, #0
 8008708:	601a      	str	r2, [r3, #0]
                body_len = 0;
 800870a:	4b8d      	ldr	r3, [pc, #564]	@ (8008940 <parse_byte+0x280>)
 800870c:	2200      	movs	r2, #0
 800870e:	601a      	str	r2, [r3, #0]
            }
            break;
 8008710:	e155      	b.n	80089be <parse_byte+0x2fe>

        case STATE_READ_LEN:
            ((uint8_t*)&body_len)[recv_count] = byte;
 8008712:	4b89      	ldr	r3, [pc, #548]	@ (8008938 <parse_byte+0x278>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a8a      	ldr	r2, [pc, #552]	@ (8008940 <parse_byte+0x280>)
 8008718:	4413      	add	r3, r2
 800871a:	79fa      	ldrb	r2, [r7, #7]
 800871c:	701a      	strb	r2, [r3, #0]
            recv_count++;
 800871e:	4b86      	ldr	r3, [pc, #536]	@ (8008938 <parse_byte+0x278>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3301      	adds	r3, #1
 8008724:	4a84      	ldr	r2, [pc, #528]	@ (8008938 <parse_byte+0x278>)
 8008726:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8008728:	4b83      	ldr	r3, [pc, #524]	@ (8008938 <parse_byte+0x278>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2b04      	cmp	r3, #4
 800872e:	f040 8148 	bne.w	80089c2 <parse_byte+0x302>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 8008732:	4b83      	ldr	r3, [pc, #524]	@ (8008940 <parse_byte+0x280>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2b02      	cmp	r3, #2
 8008738:	d905      	bls.n	8008746 <parse_byte+0x86>
 800873a:	4b81      	ldr	r3, [pc, #516]	@ (8008940 <parse_byte+0x280>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f242 72f6 	movw	r2, #10230	@ 0x27f6
 8008742:	4293      	cmp	r3, r2
 8008744:	d903      	bls.n	800874e <parse_byte+0x8e>
                    state = STATE_WAIT_START;
 8008746:	4b7b      	ldr	r3, [pc, #492]	@ (8008934 <parse_byte+0x274>)
 8008748:	2200      	movs	r2, #0
 800874a:	701a      	strb	r2, [r3, #0]
                    break;
 800874c:	e13e      	b.n	80089cc <parse_byte+0x30c>
                }
                state = STATE_READ_BODY;
 800874e:	4b79      	ldr	r3, [pc, #484]	@ (8008934 <parse_byte+0x274>)
 8008750:	2202      	movs	r2, #2
 8008752:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8008754:	4b78      	ldr	r3, [pc, #480]	@ (8008938 <parse_byte+0x278>)
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]
            }
            break;
 800875a:	e132      	b.n	80089c2 <parse_byte+0x302>

        case STATE_READ_BODY:
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 800875c:	4b77      	ldr	r3, [pc, #476]	@ (800893c <parse_byte+0x27c>)
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	4b77      	ldr	r3, [pc, #476]	@ (8008940 <parse_byte+0x280>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	429a      	cmp	r2, r3
 8008766:	d20c      	bcs.n	8008782 <parse_byte+0xc2>
 8008768:	4b74      	ldr	r3, [pc, #464]	@ (800893c <parse_byte+0x27c>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008770:	d207      	bcs.n	8008782 <parse_byte+0xc2>
				frame_buf[body_offset++] = byte;
 8008772:	4b72      	ldr	r3, [pc, #456]	@ (800893c <parse_byte+0x27c>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	4970      	ldr	r1, [pc, #448]	@ (800893c <parse_byte+0x27c>)
 800877a:	600a      	str	r2, [r1, #0]
 800877c:	4971      	ldr	r1, [pc, #452]	@ (8008944 <parse_byte+0x284>)
 800877e:	79fa      	ldrb	r2, [r7, #7]
 8008780:	54ca      	strb	r2, [r1, r3]
			}
			if (body_offset == body_len) {
 8008782:	4b6e      	ldr	r3, [pc, #440]	@ (800893c <parse_byte+0x27c>)
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	4b6e      	ldr	r3, [pc, #440]	@ (8008940 <parse_byte+0x280>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	429a      	cmp	r2, r3
 800878c:	f040 811b 	bne.w	80089c6 <parse_byte+0x306>
				state = STATE_READ_CRC;
 8008790:	4b68      	ldr	r3, [pc, #416]	@ (8008934 <parse_byte+0x274>)
 8008792:	2203      	movs	r2, #3
 8008794:	701a      	strb	r2, [r3, #0]
				recv_count = 0;
 8008796:	4b68      	ldr	r3, [pc, #416]	@ (8008938 <parse_byte+0x278>)
 8008798:	2200      	movs	r2, #0
 800879a:	601a      	str	r2, [r3, #0]
				memset(crc_bytes, 0, 4);  // 清零 CRC 缓冲区
 800879c:	2204      	movs	r2, #4
 800879e:	2100      	movs	r1, #0
 80087a0:	4869      	ldr	r0, [pc, #420]	@ (8008948 <parse_byte+0x288>)
 80087a2:	f000 fc9b 	bl	80090dc <memset>
			}
            break;
 80087a6:	e10e      	b.n	80089c6 <parse_byte+0x306>

        case STATE_READ_CRC:

            crc_bytes[recv_count] = byte;
 80087a8:	4b63      	ldr	r3, [pc, #396]	@ (8008938 <parse_byte+0x278>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4966      	ldr	r1, [pc, #408]	@ (8008948 <parse_byte+0x288>)
 80087ae:	79fa      	ldrb	r2, [r7, #7]
 80087b0:	54ca      	strb	r2, [r1, r3]
            recv_count++;
 80087b2:	4b61      	ldr	r3, [pc, #388]	@ (8008938 <parse_byte+0x278>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	3301      	adds	r3, #1
 80087b8:	4a5f      	ldr	r2, [pc, #380]	@ (8008938 <parse_byte+0x278>)
 80087ba:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 80087bc:	4b5e      	ldr	r3, [pc, #376]	@ (8008938 <parse_byte+0x278>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2b04      	cmp	r3, #4
 80087c2:	f040 8102 	bne.w	80089ca <parse_byte+0x30a>
                // 显式小端组合
                recv_crc = (uint32_t)crc_bytes[0] |
 80087c6:	4b60      	ldr	r3, [pc, #384]	@ (8008948 <parse_byte+0x288>)
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	461a      	mov	r2, r3
                           ((uint32_t)crc_bytes[1] << 8) |
 80087cc:	4b5e      	ldr	r3, [pc, #376]	@ (8008948 <parse_byte+0x288>)
 80087ce:	785b      	ldrb	r3, [r3, #1]
 80087d0:	021b      	lsls	r3, r3, #8
                recv_crc = (uint32_t)crc_bytes[0] |
 80087d2:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[2] << 16) |
 80087d4:	4b5c      	ldr	r3, [pc, #368]	@ (8008948 <parse_byte+0x288>)
 80087d6:	789b      	ldrb	r3, [r3, #2]
 80087d8:	041b      	lsls	r3, r3, #16
                           ((uint32_t)crc_bytes[1] << 8) |
 80087da:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[3] << 24);
 80087dc:	4b5a      	ldr	r3, [pc, #360]	@ (8008948 <parse_byte+0x288>)
 80087de:	78db      	ldrb	r3, [r3, #3]
 80087e0:	061b      	lsls	r3, r3, #24
                           ((uint32_t)crc_bytes[2] << 16) |
 80087e2:	4313      	orrs	r3, r2
                recv_crc = (uint32_t)crc_bytes[0] |
 80087e4:	4a59      	ldr	r2, [pc, #356]	@ (800894c <parse_byte+0x28c>)
 80087e6:	6013      	str	r3, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 80087e8:	4b52      	ldr	r3, [pc, #328]	@ (8008934 <parse_byte+0x274>)
 80087ea:	2204      	movs	r2, #4
 80087ec:	701a      	strb	r2, [r3, #0]
            }
            break;
 80087ee:	e0ec      	b.n	80089ca <parse_byte+0x30a>
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 80087f0:	79fb      	ldrb	r3, [r7, #7]
 80087f2:	2b7e      	cmp	r3, #126	@ 0x7e
 80087f4:	f040 80df 	bne.w	80089b6 <parse_byte+0x2f6>
				// 构造 CRC 输入：[body_length(4)] + [frame_buf(body_len)]
				crc_input[0] = (uint8_t)(body_len >> 0);
 80087f8:	4b51      	ldr	r3, [pc, #324]	@ (8008940 <parse_byte+0x280>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	4b54      	ldr	r3, [pc, #336]	@ (8008950 <parse_byte+0x290>)
 8008800:	701a      	strb	r2, [r3, #0]
				crc_input[1] = (uint8_t)(body_len >> 8);
 8008802:	4b4f      	ldr	r3, [pc, #316]	@ (8008940 <parse_byte+0x280>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	0a1b      	lsrs	r3, r3, #8
 8008808:	b2da      	uxtb	r2, r3
 800880a:	4b51      	ldr	r3, [pc, #324]	@ (8008950 <parse_byte+0x290>)
 800880c:	705a      	strb	r2, [r3, #1]
				crc_input[2] = (uint8_t)(body_len >> 16);
 800880e:	4b4c      	ldr	r3, [pc, #304]	@ (8008940 <parse_byte+0x280>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	0c1b      	lsrs	r3, r3, #16
 8008814:	b2da      	uxtb	r2, r3
 8008816:	4b4e      	ldr	r3, [pc, #312]	@ (8008950 <parse_byte+0x290>)
 8008818:	709a      	strb	r2, [r3, #2]
				crc_input[3] = (uint8_t)(body_len >> 24);
 800881a:	4b49      	ldr	r3, [pc, #292]	@ (8008940 <parse_byte+0x280>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	0e1b      	lsrs	r3, r3, #24
 8008820:	b2da      	uxtb	r2, r3
 8008822:	4b4b      	ldr	r3, [pc, #300]	@ (8008950 <parse_byte+0x290>)
 8008824:	70da      	strb	r2, [r3, #3]
				memcpy(&crc_input[4], frame_buf, body_len);
 8008826:	4b46      	ldr	r3, [pc, #280]	@ (8008940 <parse_byte+0x280>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	461a      	mov	r2, r3
 800882c:	4945      	ldr	r1, [pc, #276]	@ (8008944 <parse_byte+0x284>)
 800882e:	4849      	ldr	r0, [pc, #292]	@ (8008954 <parse_byte+0x294>)
 8008830:	f000 fc80 	bl	8009134 <memcpy>

				// CRC 校验
				uint32_t calc_crc = crc32_c(crc_input, 4 + body_len);
 8008834:	4b42      	ldr	r3, [pc, #264]	@ (8008940 <parse_byte+0x280>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	3304      	adds	r3, #4
 800883a:	4619      	mov	r1, r3
 800883c:	4844      	ldr	r0, [pc, #272]	@ (8008950 <parse_byte+0x290>)
 800883e:	f7ff fe0b 	bl	8008458 <crc32_c>
 8008842:	6178      	str	r0, [r7, #20]
				
				if (calc_crc == recv_crc) {
 8008844:	4b41      	ldr	r3, [pc, #260]	@ (800894c <parse_byte+0x28c>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	429a      	cmp	r2, r3
 800884c:	f040 80a1 	bne.w	8008992 <parse_byte+0x2d2>
					// CRC OK! 提取固件数据（跳过version, receiver, sender这3个字节）
//					uint8_t receive=frame_buf[1];
					uint8_t *firmware_data = &frame_buf[7];
 8008850:	4b41      	ldr	r3, [pc, #260]	@ (8008958 <parse_byte+0x298>)
 8008852:	613b      	str	r3, [r7, #16]
					uint32_t data_len = body_len - 7;
 8008854:	4b3a      	ldr	r3, [pc, #232]	@ (8008940 <parse_byte+0x280>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3b07      	subs	r3, #7
 800885a:	60fb      	str	r3, [r7, #12]
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 800885c:	4b39      	ldr	r3, [pc, #228]	@ (8008944 <parse_byte+0x284>)
 800885e:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8008862:	461a      	mov	r2, r3
 8008864:	4b3d      	ldr	r3, [pc, #244]	@ (800895c <parse_byte+0x29c>)
 8008866:	601a      	str	r2, [r3, #0]
					if ( data_len > 0)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 80a3 	beq.w	80089b6 <parse_byte+0x2f6>
					{
						// 将数据拷贝到缓冲区
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 8008870:	4b3b      	ldr	r3, [pc, #236]	@ (8008960 <parse_byte+0x2a0>)
 8008872:	881b      	ldrh	r3, [r3, #0]
 8008874:	461a      	mov	r2, r3
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	4413      	add	r3, r2
 800887a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800887e:	d875      	bhi.n	800896c <parse_byte+0x2ac>
						{
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8008880:	4b37      	ldr	r3, [pc, #220]	@ (8008960 <parse_byte+0x2a0>)
 8008882:	881b      	ldrh	r3, [r3, #0]
 8008884:	461a      	mov	r2, r3
 8008886:	4b2f      	ldr	r3, [pc, #188]	@ (8008944 <parse_byte+0x284>)
 8008888:	4413      	add	r3, r2
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	6939      	ldr	r1, [r7, #16]
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fc50 	bl	8009134 <memcpy>
							iap_buf_idx += data_len;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	b29a      	uxth	r2, r3
 8008898:	4b31      	ldr	r3, [pc, #196]	@ (8008960 <parse_byte+0x2a0>)
 800889a:	881b      	ldrh	r3, [r3, #0]
 800889c:	4413      	add	r3, r2
 800889e:	b29a      	uxth	r2, r3
 80088a0:	4b2f      	ldr	r3, [pc, #188]	@ (8008960 <parse_byte+0x2a0>)
 80088a2:	801a      	strh	r2, [r3, #0]
							
							// 当缓冲区有足够数据时写入Flash（必须半字对齐）
							if (iap_buf_idx >= 2)
 80088a4:	4b2e      	ldr	r3, [pc, #184]	@ (8008960 <parse_byte+0x2a0>)
 80088a6:	881b      	ldrh	r3, [r3, #0]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d92f      	bls.n	800890c <parse_byte+0x24c>
							{
								uint16_t write_count = iap_buf_idx / 2;
 80088ac:	4b2c      	ldr	r3, [pc, #176]	@ (8008960 <parse_byte+0x2a0>)
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	085b      	lsrs	r3, r3, #1
 80088b2:	817b      	strh	r3, [r7, #10]
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 80088b4:	4b2b      	ldr	r3, [pc, #172]	@ (8008964 <parse_byte+0x2a4>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	897a      	ldrh	r2, [r7, #10]
 80088ba:	4922      	ldr	r1, [pc, #136]	@ (8008944 <parse_byte+0x284>)
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 fae7 	bl	8008e90 <STMFLASH_Write>
								
								iap_write_addr += write_count * 2;
 80088c2:	897b      	ldrh	r3, [r7, #10]
 80088c4:	005b      	lsls	r3, r3, #1
 80088c6:	461a      	mov	r2, r3
 80088c8:	4b26      	ldr	r3, [pc, #152]	@ (8008964 <parse_byte+0x2a4>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4413      	add	r3, r2
 80088ce:	4a25      	ldr	r2, [pc, #148]	@ (8008964 <parse_byte+0x2a4>)
 80088d0:	6013      	str	r3, [r2, #0]
								iap_total_received += write_count * 2;
 80088d2:	897b      	ldrh	r3, [r7, #10]
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	461a      	mov	r2, r3
 80088d8:	4b23      	ldr	r3, [pc, #140]	@ (8008968 <parse_byte+0x2a8>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4413      	add	r3, r2
 80088de:	4a22      	ldr	r2, [pc, #136]	@ (8008968 <parse_byte+0x2a8>)
 80088e0:	6013      	str	r3, [r2, #0]
								
								// 保留未对齐的字节
								if (iap_buf_idx % 2)
 80088e2:	4b1f      	ldr	r3, [pc, #124]	@ (8008960 <parse_byte+0x2a0>)
 80088e4:	881b      	ldrh	r3, [r3, #0]
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d00a      	beq.n	8008906 <parse_byte+0x246>
								{
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 80088f0:	4b1b      	ldr	r3, [pc, #108]	@ (8008960 <parse_byte+0x2a0>)
 80088f2:	881b      	ldrh	r3, [r3, #0]
 80088f4:	3b01      	subs	r3, #1
 80088f6:	4a13      	ldr	r2, [pc, #76]	@ (8008944 <parse_byte+0x284>)
 80088f8:	5cd2      	ldrb	r2, [r2, r3]
 80088fa:	4b12      	ldr	r3, [pc, #72]	@ (8008944 <parse_byte+0x284>)
 80088fc:	701a      	strb	r2, [r3, #0]
									iap_buf_idx = 1;
 80088fe:	4b18      	ldr	r3, [pc, #96]	@ (8008960 <parse_byte+0x2a0>)
 8008900:	2201      	movs	r2, #1
 8008902:	801a      	strh	r2, [r3, #0]
 8008904:	e002      	b.n	800890c <parse_byte+0x24c>
								}
								else
								{
									iap_buf_idx = 0;
 8008906:	4b16      	ldr	r3, [pc, #88]	@ (8008960 <parse_byte+0x2a0>)
 8008908:	2200      	movs	r2, #0
 800890a:	801a      	strh	r2, [r3, #0]
//								{
//									SerialPutString((const uint8_t*)".");
//								}
							}
							//OK
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 800890c:	4b13      	ldr	r3, [pc, #76]	@ (800895c <parse_byte+0x29c>)
 800890e:	2200      	movs	r2, #0
 8008910:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x00 >> 8);
 8008912:	4b12      	ldr	r3, [pc, #72]	@ (800895c <parse_byte+0x29c>)
 8008914:	2200      	movs	r2, #0
 8008916:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x00 >> 16);
 8008918:	4b10      	ldr	r3, [pc, #64]	@ (800895c <parse_byte+0x29c>)
 800891a:	2200      	movs	r2, #0
 800891c:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x00 >> 24);
 800891e:	4b0f      	ldr	r3, [pc, #60]	@ (800895c <parse_byte+0x29c>)
 8008920:	2200      	movs	r2, #0
 8008922:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008924:	2308      	movs	r3, #8
 8008926:	4a0d      	ldr	r2, [pc, #52]	@ (800895c <parse_byte+0x29c>)
 8008928:	2100      	movs	r1, #0
 800892a:	2001      	movs	r0, #1
 800892c:	f000 f8d4 	bl	8008ad8 <send_protocol_frame>
 8008930:	e041      	b.n	80089b6 <parse_byte+0x2f6>
 8008932:	bf00      	nop
 8008934:	20000260 	.word	0x20000260
 8008938:	2000026c 	.word	0x2000026c
 800893c:	20000268 	.word	0x20000268
 8008940:	20000264 	.word	0x20000264
 8008944:	20000274 	.word	0x20000274
 8008948:	20005280 	.word	0x20005280
 800894c:	20000270 	.word	0x20000270
 8008950:	20002a74 	.word	0x20002a74
 8008954:	20002a78 	.word	0x20002a78
 8008958:	2000027b 	.word	0x2000027b
 800895c:	20005284 	.word	0x20005284
 8008960:	2000527a 	.word	0x2000527a
 8008964:	20000028 	.word	0x20000028
 8008968:	2000527c 	.word	0x2000527c
						}
						else//length error
						{
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 800896c:	4b19      	ldr	r3, [pc, #100]	@ (80089d4 <parse_byte+0x314>)
 800896e:	2201      	movs	r2, #1
 8008970:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8008972:	4b18      	ldr	r3, [pc, #96]	@ (80089d4 <parse_byte+0x314>)
 8008974:	2200      	movs	r2, #0
 8008976:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8008978:	4b16      	ldr	r3, [pc, #88]	@ (80089d4 <parse_byte+0x314>)
 800897a:	2200      	movs	r2, #0
 800897c:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 800897e:	4b15      	ldr	r3, [pc, #84]	@ (80089d4 <parse_byte+0x314>)
 8008980:	2200      	movs	r2, #0
 8008982:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008984:	2308      	movs	r3, #8
 8008986:	4a13      	ldr	r2, [pc, #76]	@ (80089d4 <parse_byte+0x314>)
 8008988:	2100      	movs	r1, #0
 800898a:	2001      	movs	r0, #1
 800898c:	f000 f8a4 	bl	8008ad8 <send_protocol_frame>
 8008990:	e011      	b.n	80089b6 <parse_byte+0x2f6>
						}
					}
				} else {//CRC error
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8008992:	4b10      	ldr	r3, [pc, #64]	@ (80089d4 <parse_byte+0x314>)
 8008994:	2201      	movs	r2, #1
 8008996:	711a      	strb	r2, [r3, #4]
					boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8008998:	4b0e      	ldr	r3, [pc, #56]	@ (80089d4 <parse_byte+0x314>)
 800899a:	2200      	movs	r2, #0
 800899c:	715a      	strb	r2, [r3, #5]
					boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 800899e:	4b0d      	ldr	r3, [pc, #52]	@ (80089d4 <parse_byte+0x314>)
 80089a0:	2200      	movs	r2, #0
 80089a2:	719a      	strb	r2, [r3, #6]
					boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 80089a4:	4b0b      	ldr	r3, [pc, #44]	@ (80089d4 <parse_byte+0x314>)
 80089a6:	2200      	movs	r2, #0
 80089a8:	71da      	strb	r2, [r3, #7]
					send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 80089aa:	2308      	movs	r3, #8
 80089ac:	4a09      	ldr	r2, [pc, #36]	@ (80089d4 <parse_byte+0x314>)
 80089ae:	2100      	movs	r1, #0
 80089b0:	2001      	movs	r0, #1
 80089b2:	f000 f891 	bl	8008ad8 <send_protocol_frame>
				}
            }
            state = STATE_WAIT_START;
 80089b6:	4b08      	ldr	r3, [pc, #32]	@ (80089d8 <parse_byte+0x318>)
 80089b8:	2200      	movs	r2, #0
 80089ba:	701a      	strb	r2, [r3, #0]
            break;
 80089bc:	e006      	b.n	80089cc <parse_byte+0x30c>
            break;
 80089be:	bf00      	nop
 80089c0:	e004      	b.n	80089cc <parse_byte+0x30c>
            break;
 80089c2:	bf00      	nop
 80089c4:	e002      	b.n	80089cc <parse_byte+0x30c>
            break;
 80089c6:	bf00      	nop
 80089c8:	e000      	b.n	80089cc <parse_byte+0x30c>
            break;
 80089ca:	bf00      	nop
    }
}
 80089cc:	bf00      	nop
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	20005284 	.word	0x20005284
 80089d8:	20000260 	.word	0x20000260

080089dc <Protocol_Receive>:
// 协议接收函数
// 参数：buf - 接收缓冲区，len - 接收数据长度
// 返回：0 成功，-1 失败
int32_t Protocol_Receive(uint8_t *buf, uint32_t len)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 80089e6:	2300      	movs	r3, #0
 80089e8:	617b      	str	r3, [r7, #20]
 80089ea:	e060      	b.n	8008aae <Protocol_Receive+0xd2>
	{
		uint8_t byte = buf[i];
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	4413      	add	r3, r2
 80089f2:	781b      	ldrb	r3, [r3, #0]
 80089f4:	73fb      	strb	r3, [r7, #15]
		
		if (!in_frame)
 80089f6:	4b32      	ldr	r3, [pc, #200]	@ (8008ac0 <Protocol_Receive+0xe4>)
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d114      	bne.n	8008a28 <Protocol_Receive+0x4c>
		{
			// 寻找帧头 0x7E
			if (byte == 0x7E)
 80089fe:	7bfb      	ldrb	r3, [r7, #15]
 8008a00:	2b7e      	cmp	r3, #126	@ 0x7e
 8008a02:	d151      	bne.n	8008aa8 <Protocol_Receive+0xcc>
			{
				in_frame = 1;
 8008a04:	4b2e      	ldr	r3, [pc, #184]	@ (8008ac0 <Protocol_Receive+0xe4>)
 8008a06:	2201      	movs	r2, #1
 8008a08:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8008a0a:	4b2e      	ldr	r3, [pc, #184]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	601a      	str	r2, [r3, #0]
				frame_buffer[frame_pos++] = byte;
 8008a10:	4b2c      	ldr	r3, [pc, #176]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	1c5a      	adds	r2, r3, #1
 8008a16:	492b      	ldr	r1, [pc, #172]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a18:	600a      	str	r2, [r1, #0]
 8008a1a:	492b      	ldr	r1, [pc, #172]	@ (8008ac8 <Protocol_Receive+0xec>)
 8008a1c:	7bfa      	ldrb	r2, [r7, #15]
 8008a1e:	54ca      	strb	r2, [r1, r3]
				state=STATE_WAIT_START;
 8008a20:	4b2a      	ldr	r3, [pc, #168]	@ (8008acc <Protocol_Receive+0xf0>)
 8008a22:	2200      	movs	r2, #0
 8008a24:	701a      	strb	r2, [r3, #0]
 8008a26:	e03f      	b.n	8008aa8 <Protocol_Receive+0xcc>
			}
		}
		else
		{
			// 已进入帧，继续收集
			if (frame_pos < MAX_FRAME_SIZE)
 8008a28:	4b26      	ldr	r3, [pc, #152]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008a30:	d22e      	bcs.n	8008a90 <Protocol_Receive+0xb4>
			{
				frame_buffer[frame_pos++] = byte;
 8008a32:	4b24      	ldr	r3, [pc, #144]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	1c5a      	adds	r2, r3, #1
 8008a38:	4922      	ldr	r1, [pc, #136]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a3a:	600a      	str	r2, [r1, #0]
 8008a3c:	4922      	ldr	r1, [pc, #136]	@ (8008ac8 <Protocol_Receive+0xec>)
 8008a3e:	7bfa      	ldrb	r2, [r7, #15]
 8008a40:	54ca      	strb	r2, [r1, r3]
				// 检查是否到达帧尾
				if (byte == 0x7E && frame_pos >= 13)
 8008a42:	7bfb      	ldrb	r3, [r7, #15]
 8008a44:	2b7e      	cmp	r3, #126	@ 0x7e
 8008a46:	d12f      	bne.n	8008aa8 <Protocol_Receive+0xcc>
 8008a48:	4b1e      	ldr	r3, [pc, #120]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2b0c      	cmp	r3, #12
 8008a4e:	d92b      	bls.n	8008aa8 <Protocol_Receive+0xcc>
				{
					// 收到完整帧！进行转义解码
					uint32_t decoded_len = decode_escape(decode_data, frame_buffer, frame_pos);
 8008a50:	4b1c      	ldr	r3, [pc, #112]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	461a      	mov	r2, r3
 8008a56:	491c      	ldr	r1, [pc, #112]	@ (8008ac8 <Protocol_Receive+0xec>)
 8008a58:	481d      	ldr	r0, [pc, #116]	@ (8008ad0 <Protocol_Receive+0xf4>)
 8008a5a:	f7ff fd0e 	bl	800847a <decode_escape>
 8008a5e:	60b8      	str	r0, [r7, #8]
					
					// 逐字节解析协议
					for (uint32_t j = 0; j < decoded_len; j++)
 8008a60:	2300      	movs	r3, #0
 8008a62:	613b      	str	r3, [r7, #16]
 8008a64:	e009      	b.n	8008a7a <Protocol_Receive+0x9e>
					{
						parse_byte(decode_data[j]);
 8008a66:	4a1a      	ldr	r2, [pc, #104]	@ (8008ad0 <Protocol_Receive+0xf4>)
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	4413      	add	r3, r2
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7ff fe26 	bl	80086c0 <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	3301      	adds	r3, #1
 8008a78:	613b      	str	r3, [r7, #16]
 8008a7a:	693a      	ldr	r2, [r7, #16]
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d3f1      	bcc.n	8008a66 <Protocol_Receive+0x8a>
					}
					
					// 重置帧状态，准备接收下一帧
					in_frame = 0;
 8008a82:	4b0f      	ldr	r3, [pc, #60]	@ (8008ac0 <Protocol_Receive+0xe4>)
 8008a84:	2200      	movs	r2, #0
 8008a86:	701a      	strb	r2, [r3, #0]
					frame_pos = 0;
 8008a88:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	e00b      	b.n	8008aa8 <Protocol_Receive+0xcc>
				}
			}
			else
			{
				// 缓冲区溢出，重置状态
				SerialPutString((const uint8_t*)"Frame buffer overflow!\r\n");
 8008a90:	4810      	ldr	r0, [pc, #64]	@ (8008ad4 <Protocol_Receive+0xf8>)
 8008a92:	f7ff f981 	bl	8007d98 <Serial_PutString>
				in_frame = 0;
 8008a96:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac0 <Protocol_Receive+0xe4>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8008a9c:	4b09      	ldr	r3, [pc, #36]	@ (8008ac4 <Protocol_Receive+0xe8>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	601a      	str	r2, [r3, #0]
				return -1;
 8008aa2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008aa6:	e007      	b.n	8008ab8 <Protocol_Receive+0xdc>
	for (uint32_t i = 0; i < len; i++)
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	617b      	str	r3, [r7, #20]
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d39a      	bcc.n	80089ec <Protocol_Receive+0x10>
			}
		}
	}
	return 0;
 8008ab6:	2300      	movs	r3, #0
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3718      	adds	r7, #24
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	20005278 	.word	0x20005278
 8008ac4:	20005274 	.word	0x20005274
 8008ac8:	20002a74 	.word	0x20002a74
 8008acc:	20000260 	.word	0x20000260
 8008ad0:	20000274 	.word	0x20000274
 8008ad4:	08009488 	.word	0x08009488

08008ad8 <send_protocol_frame>:
uint8_t raw_frame[21]; // 转义前的数据
uint8_t escaped_buf[40];// 预留足够空间用于转义后膨胀
//[0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
//[cmd (2,LSB)] [page_index (2,LSB)] [status (4,LSB)]
void send_protocol_frame(uint8_t receiver, uint8_t sender, const uint8_t *data, uint32_t data_len)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b088      	sub	sp, #32
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60ba      	str	r2, [r7, #8]
 8008ae0:	607b      	str	r3, [r7, #4]
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	73fb      	strb	r3, [r7, #15]
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	73bb      	strb	r3, [r7, #14]
    // 帧体 = version(1) + receiver(1) + sender(1) + data(data_len)
    uint32_t body_len = 3 + data_len;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	3303      	adds	r3, #3
 8008aee:	61fb      	str	r3, [r7, #28]

    body[0] = 0x01;           // version
 8008af0:	4b4b      	ldr	r3, [pc, #300]	@ (8008c20 <send_protocol_frame+0x148>)
 8008af2:	2201      	movs	r2, #1
 8008af4:	701a      	strb	r2, [r3, #0]
    body[1] = receiver;
 8008af6:	4a4a      	ldr	r2, [pc, #296]	@ (8008c20 <send_protocol_frame+0x148>)
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
 8008afa:	7053      	strb	r3, [r2, #1]
    body[2] = sender;
 8008afc:	4a48      	ldr	r2, [pc, #288]	@ (8008c20 <send_protocol_frame+0x148>)
 8008afe:	7bbb      	ldrb	r3, [r7, #14]
 8008b00:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	68b9      	ldr	r1, [r7, #8]
 8008b06:	4847      	ldr	r0, [pc, #284]	@ (8008c24 <send_protocol_frame+0x14c>)
 8008b08:	f000 fb14 	bl	8009134 <memcpy>

    // 计算 CRC 输入: [body_len(小端4字节)] + body
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	b2da      	uxtb	r2, r3
 8008b10:	4b45      	ldr	r3, [pc, #276]	@ (8008c28 <send_protocol_frame+0x150>)
 8008b12:	701a      	strb	r2, [r3, #0]
    crc_input_send[1] = (uint8_t)(body_len >> 8);
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	0a1b      	lsrs	r3, r3, #8
 8008b18:	b2da      	uxtb	r2, r3
 8008b1a:	4b43      	ldr	r3, [pc, #268]	@ (8008c28 <send_protocol_frame+0x150>)
 8008b1c:	705a      	strb	r2, [r3, #1]
    crc_input_send[2] = (uint8_t)(body_len >> 16);
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	0c1b      	lsrs	r3, r3, #16
 8008b22:	b2da      	uxtb	r2, r3
 8008b24:	4b40      	ldr	r3, [pc, #256]	@ (8008c28 <send_protocol_frame+0x150>)
 8008b26:	709a      	strb	r2, [r3, #2]
    crc_input_send[3] = (uint8_t)(body_len >> 24);
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	0e1b      	lsrs	r3, r3, #24
 8008b2c:	b2da      	uxtb	r2, r3
 8008b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8008c28 <send_protocol_frame+0x150>)
 8008b30:	70da      	strb	r2, [r3, #3]
    memcpy(&crc_input_send[4], body, body_len);
 8008b32:	69fa      	ldr	r2, [r7, #28]
 8008b34:	493a      	ldr	r1, [pc, #232]	@ (8008c20 <send_protocol_frame+0x148>)
 8008b36:	483d      	ldr	r0, [pc, #244]	@ (8008c2c <send_protocol_frame+0x154>)
 8008b38:	f000 fafc 	bl	8009134 <memcpy>

    uint32_t calc_crc = crc32_c(crc_input_send, 4 + body_len);
 8008b3c:	69fb      	ldr	r3, [r7, #28]
 8008b3e:	3304      	adds	r3, #4
 8008b40:	4619      	mov	r1, r3
 8008b42:	4839      	ldr	r0, [pc, #228]	@ (8008c28 <send_protocol_frame+0x150>)
 8008b44:	f7ff fc88 	bl	8008458 <crc32_c>
 8008b48:	61b8      	str	r0, [r7, #24]

    // 构造未转义的原始帧
    int pos = 0;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	617b      	str	r3, [r7, #20]

    raw_frame[pos++] = 0x7E;  // start flag
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	1c5a      	adds	r2, r3, #1
 8008b52:	617a      	str	r2, [r7, #20]
 8008b54:	4a36      	ldr	r2, [pc, #216]	@ (8008c30 <send_protocol_frame+0x158>)
 8008b56:	217e      	movs	r1, #126	@ 0x7e
 8008b58:	54d1      	strb	r1, [r2, r3]

    // 写入 length (小端)
    raw_frame[pos++] = (uint8_t)(body_len >> 0);
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	1c5a      	adds	r2, r3, #1
 8008b5e:	617a      	str	r2, [r7, #20]
 8008b60:	69fa      	ldr	r2, [r7, #28]
 8008b62:	b2d1      	uxtb	r1, r2
 8008b64:	4a32      	ldr	r2, [pc, #200]	@ (8008c30 <send_protocol_frame+0x158>)
 8008b66:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 8);
 8008b68:	69fb      	ldr	r3, [r7, #28]
 8008b6a:	0a19      	lsrs	r1, r3, #8
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	1c5a      	adds	r2, r3, #1
 8008b70:	617a      	str	r2, [r7, #20]
 8008b72:	b2c9      	uxtb	r1, r1
 8008b74:	4a2e      	ldr	r2, [pc, #184]	@ (8008c30 <send_protocol_frame+0x158>)
 8008b76:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 16);
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	0c19      	lsrs	r1, r3, #16
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	1c5a      	adds	r2, r3, #1
 8008b80:	617a      	str	r2, [r7, #20]
 8008b82:	b2c9      	uxtb	r1, r1
 8008b84:	4a2a      	ldr	r2, [pc, #168]	@ (8008c30 <send_protocol_frame+0x158>)
 8008b86:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	0e19      	lsrs	r1, r3, #24
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	1c5a      	adds	r2, r3, #1
 8008b90:	617a      	str	r2, [r7, #20]
 8008b92:	b2c9      	uxtb	r1, r1
 8008b94:	4a26      	ldr	r2, [pc, #152]	@ (8008c30 <send_protocol_frame+0x158>)
 8008b96:	54d1      	strb	r1, [r2, r3]

    // 写入 body
    memcpy(&raw_frame[pos], body, body_len);
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	4a25      	ldr	r2, [pc, #148]	@ (8008c30 <send_protocol_frame+0x158>)
 8008b9c:	4413      	add	r3, r2
 8008b9e:	69fa      	ldr	r2, [r7, #28]
 8008ba0:	491f      	ldr	r1, [pc, #124]	@ (8008c20 <send_protocol_frame+0x148>)
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fac6 	bl	8009134 <memcpy>
    pos += body_len;
 8008ba8:	697a      	ldr	r2, [r7, #20]
 8008baa:	69fb      	ldr	r3, [r7, #28]
 8008bac:	4413      	add	r3, r2
 8008bae:	617b      	str	r3, [r7, #20]

    // 写入 CRC (小端)
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	1c5a      	adds	r2, r3, #1
 8008bb4:	617a      	str	r2, [r7, #20]
 8008bb6:	69ba      	ldr	r2, [r7, #24]
 8008bb8:	b2d1      	uxtb	r1, r2
 8008bba:	4a1d      	ldr	r2, [pc, #116]	@ (8008c30 <send_protocol_frame+0x158>)
 8008bbc:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 8);
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	0a19      	lsrs	r1, r3, #8
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	1c5a      	adds	r2, r3, #1
 8008bc6:	617a      	str	r2, [r7, #20]
 8008bc8:	b2c9      	uxtb	r1, r1
 8008bca:	4a19      	ldr	r2, [pc, #100]	@ (8008c30 <send_protocol_frame+0x158>)
 8008bcc:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 16);
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	0c19      	lsrs	r1, r3, #16
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	1c5a      	adds	r2, r3, #1
 8008bd6:	617a      	str	r2, [r7, #20]
 8008bd8:	b2c9      	uxtb	r1, r1
 8008bda:	4a15      	ldr	r2, [pc, #84]	@ (8008c30 <send_protocol_frame+0x158>)
 8008bdc:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 24);
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	0e19      	lsrs	r1, r3, #24
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	1c5a      	adds	r2, r3, #1
 8008be6:	617a      	str	r2, [r7, #20]
 8008be8:	b2c9      	uxtb	r1, r1
 8008bea:	4a11      	ldr	r2, [pc, #68]	@ (8008c30 <send_protocol_frame+0x158>)
 8008bec:	54d1      	strb	r1, [r2, r3]

    raw_frame[pos++] = 0x7E;  // end flag
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	1c5a      	adds	r2, r3, #1
 8008bf2:	617a      	str	r2, [r7, #20]
 8008bf4:	4a0e      	ldr	r2, [pc, #56]	@ (8008c30 <send_protocol_frame+0x158>)
 8008bf6:	217e      	movs	r1, #126	@ 0x7e
 8008bf8:	54d1      	strb	r1, [r2, r3]

    // 转义编码
    uint32_t escaped_len = encode_escape(escaped_buf, raw_frame, pos);
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	490c      	ldr	r1, [pc, #48]	@ (8008c30 <send_protocol_frame+0x158>)
 8008c00:	480c      	ldr	r0, [pc, #48]	@ (8008c34 <send_protocol_frame+0x15c>)
 8008c02:	f7ff fc9c 	bl	800853e <encode_escape>
 8008c06:	6138      	str	r0, [r7, #16]
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	b29a      	uxth	r2, r3
 8008c0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008c10:	4908      	ldr	r1, [pc, #32]	@ (8008c34 <send_protocol_frame+0x15c>)
 8008c12:	4809      	ldr	r0, [pc, #36]	@ (8008c38 <send_protocol_frame+0x160>)
 8008c14:	f7fc fe38 	bl	8005888 <HAL_UART_Transmit>

}
 8008c18:	bf00      	nop
 8008c1a:	3720      	adds	r7, #32
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}
 8008c20:	2000528c 	.word	0x2000528c
 8008c24:	2000528f 	.word	0x2000528f
 8008c28:	2000529c 	.word	0x2000529c
 8008c2c:	200052a0 	.word	0x200052a0
 8008c30:	200052a8 	.word	0x200052a8
 8008c34:	200052c0 	.word	0x200052c0
 8008c38:	2000004c 	.word	0x2000004c

08008c3c <STMFLASH_ReadHalfWord>:
  * @note   This function can be used for STM32H5 devices.
  * @param  faddr: The address to be read (the multiple of the address, which is 2)
  * @retval Value of specified address
  */
uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
	return *(uint16_t*)faddr;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	881b      	ldrh	r3, [r3, #0]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <STMFLASH_Write_NoCheck>:
// 使用 static 确保在 BSS 段分配，且对齐
__attribute__((aligned(16))) static uint64_t qw_data_static[2];
static uint16_t temp_static[8];  // 临时缓冲区也使用静态存储

static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{ 			  
 8008c54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c58:	b0a0      	sub	sp, #128	@ 0x80
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6778      	str	r0, [r7, #116]	@ 0x74
 8008c5e:	6739      	str	r1, [r7, #112]	@ 0x70
 8008c60:	4613      	mov	r3, r2
 8008c62:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	// ⚠️ 安全检查：防止 NULL 指针访问和越界
	if (pBuffer == NULL || NumToWrite == 0) {
 8008c66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f000 80ff 	beq.w	8008e6c <STMFLASH_Write_NoCheck+0x218>
 8008c6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f000 80fa 	beq.w	8008e6c <STMFLASH_Write_NoCheck+0x218>
		return;
	}
	
	// ⚠️ 防止地址溢出（Flash 范围检查）
	if (WriteAddr < STM32_FLASH_BASE || 
 8008c78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c7e:	f0c0 80f7 	bcc.w	8008e70 <STMFLASH_Write_NoCheck+0x21c>
 8008c82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008c84:	4b7e      	ldr	r3, [pc, #504]	@ (8008e80 <STMFLASH_Write_NoCheck+0x22c>)
 8008c86:	429a      	cmp	r2, r3
 8008c88:	f200 80f2 	bhi.w	8008e70 <STMFLASH_Write_NoCheck+0x21c>
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
	    WriteAddr + (NumToWrite * 2) > (STM32_FLASH_BASE + 0x20000)) {
 8008c8c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008c90:	005b      	lsls	r3, r3, #1
 8008c92:	461a      	mov	r2, r3
 8008c94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c96:	441a      	add	r2, r3
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 8008c98:	4b7a      	ldr	r3, [pc, #488]	@ (8008e84 <STMFLASH_Write_NoCheck+0x230>)
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	f200 80e8 	bhi.w	8008e70 <STMFLASH_Write_NoCheck+0x21c>
	// ⚠️ 关键修复：使用静态全局 qw_data_static 避免栈溢出
	// 不在栈上分配，防止访问 0x20008000 导致总线错误
	
	// STM32H5 requires 128-bit (quadword) programming, 16-byte aligned
	// Process 8 halfwords (16 bytes) at a time
	for(i=0; i<NumToWrite; i+=8)
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8008ca6:	e0d9      	b.n	8008e5c <STMFLASH_Write_NoCheck+0x208>
	{
		// ⚠️ 使用静态 temp_static，避免在栈上重复分配
		// 初始化为 0xFFFF padding
		for(uint16_t k=0; k<8; k++) {
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8008cae:	e00b      	b.n	8008cc8 <STMFLASH_Write_NoCheck+0x74>
			temp_static[k] = 0xFFFF;
 8008cb0:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8008cb4:	4a74      	ldr	r2, [pc, #464]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008cb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008cba:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t k=0; k<8; k++) {
 8008cbe:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8008cc8:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8008ccc:	2b07      	cmp	r3, #7
 8008cce:	d9ef      	bls.n	8008cb0 <STMFLASH_Write_NoCheck+0x5c>
		}
		
		// Copy available halfwords
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8008cd6:	e012      	b.n	8008cfe <STMFLASH_Write_NoCheck+0xaa>
			temp_static[j] = pBuffer[i+j];
 8008cd8:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8008cdc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008ce0:	4413      	add	r3, r2
 8008ce2:	005a      	lsls	r2, r3, #1
 8008ce4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8008cec:	881b      	ldrh	r3, [r3, #0]
 8008cee:	4a66      	ldr	r2, [pc, #408]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008cf0:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8008cf4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8008cfe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008d02:	2b07      	cmp	r3, #7
 8008d04:	d808      	bhi.n	8008d18 <STMFLASH_Write_NoCheck+0xc4>
 8008d06:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8008d0a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008d0e:	441a      	add	r2, r3
 8008d10:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008d14:	429a      	cmp	r2, r3
 8008d16:	dbdf      	blt.n	8008cd8 <STMFLASH_Write_NoCheck+0x84>
		}
		
		// Pack 8 halfwords into two 64-bit words (128-bit total)
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 8008d18:	4b5b      	ldr	r3, [pc, #364]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008d1a:	881b      	ldrh	r3, [r3, #0]
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2200      	movs	r2, #0
 8008d20:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d22:	667a      	str	r2, [r7, #100]	@ 0x64
		                    ((uint64_t)temp_static[1] << 16) |
 8008d24:	4b58      	ldr	r3, [pc, #352]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008d26:	885b      	ldrh	r3, [r3, #2]
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d2e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008d30:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008d34:	460b      	mov	r3, r1
 8008d36:	0c1b      	lsrs	r3, r3, #16
 8008d38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d3a:	460b      	mov	r3, r1
 8008d3c:	041b      	lsls	r3, r3, #16
 8008d3e:	643b      	str	r3, [r7, #64]	@ 0x40
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 8008d40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d42:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8008d46:	4602      	mov	r2, r0
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d4e:	460a      	mov	r2, r1
 8008d50:	4313      	orrs	r3, r2
 8008d52:	65fb      	str	r3, [r7, #92]	@ 0x5c
		                    ((uint64_t)temp_static[2] << 32) |
 8008d54:	4b4c      	ldr	r3, [pc, #304]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008d56:	889b      	ldrh	r3, [r3, #4]
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d5e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008d60:	f04f 0200 	mov.w	r2, #0
 8008d64:	f04f 0300 	mov.w	r3, #0
 8008d68:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008d6a:	000b      	movs	r3, r1
 8008d6c:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[1] << 16) |
 8008d6e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008d70:	4311      	orrs	r1, r2
 8008d72:	6539      	str	r1, [r7, #80]	@ 0x50
 8008d74:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8008d76:	430b      	orrs	r3, r1
 8008d78:	657b      	str	r3, [r7, #84]	@ 0x54
		                    ((uint64_t)temp_static[3] << 48);
 8008d7a:	4b43      	ldr	r3, [pc, #268]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008d7c:	88db      	ldrh	r3, [r3, #6]
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	2200      	movs	r2, #0
 8008d82:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d84:	637a      	str	r2, [r7, #52]	@ 0x34
 8008d86:	f04f 0200 	mov.w	r2, #0
 8008d8a:	f04f 0300 	mov.w	r3, #0
 8008d8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008d90:	040b      	lsls	r3, r1, #16
 8008d92:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[2] << 32) |
 8008d94:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008d96:	4311      	orrs	r1, r2
 8008d98:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008d9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d9c:	430b      	orrs	r3, r1
 8008d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 8008da0:	4b3a      	ldr	r3, [pc, #232]	@ (8008e8c <STMFLASH_Write_NoCheck+0x238>)
 8008da2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008da6:	e9c3 1200 	strd	r1, r2, [r3]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8008daa:	4b37      	ldr	r3, [pc, #220]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008dac:	891b      	ldrh	r3, [r3, #8]
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	2200      	movs	r2, #0
 8008db2:	623b      	str	r3, [r7, #32]
 8008db4:	627a      	str	r2, [r7, #36]	@ 0x24
		                    ((uint64_t)temp_static[5] << 16) |
 8008db6:	4b34      	ldr	r3, [pc, #208]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008db8:	895b      	ldrh	r3, [r3, #10]
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	61bb      	str	r3, [r7, #24]
 8008dc0:	61fa      	str	r2, [r7, #28]
 8008dc2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008dcc:	460b      	mov	r3, r1
 8008dce:	ea4f 4a03 	mov.w	sl, r3, lsl #16
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8008dd2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	ea43 080a 	orr.w	r8, r3, sl
 8008ddc:	4613      	mov	r3, r2
 8008dde:	ea43 090b 	orr.w	r9, r3, fp
		                    ((uint64_t)temp_static[6] << 32) |
 8008de2:	4b29      	ldr	r3, [pc, #164]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008de4:	899b      	ldrh	r3, [r3, #12]
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	2200      	movs	r2, #0
 8008dea:	613b      	str	r3, [r7, #16]
 8008dec:	617a      	str	r2, [r7, #20]
 8008dee:	f04f 0200 	mov.w	r2, #0
 8008df2:	f04f 0300 	mov.w	r3, #0
 8008df6:	6939      	ldr	r1, [r7, #16]
 8008df8:	000b      	movs	r3, r1
 8008dfa:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[5] << 16) |
 8008dfc:	ea48 0402 	orr.w	r4, r8, r2
 8008e00:	ea49 0503 	orr.w	r5, r9, r3
		                    ((uint64_t)temp_static[7] << 48);
 8008e04:	4b20      	ldr	r3, [pc, #128]	@ (8008e88 <STMFLASH_Write_NoCheck+0x234>)
 8008e06:	89db      	ldrh	r3, [r3, #14]
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	60bb      	str	r3, [r7, #8]
 8008e0e:	60fa      	str	r2, [r7, #12]
 8008e10:	f04f 0200 	mov.w	r2, #0
 8008e14:	f04f 0300 	mov.w	r3, #0
 8008e18:	68b9      	ldr	r1, [r7, #8]
 8008e1a:	040b      	lsls	r3, r1, #16
 8008e1c:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[6] << 32) |
 8008e1e:	ea44 0102 	orr.w	r1, r4, r2
 8008e22:	6039      	str	r1, [r7, #0]
 8008e24:	432b      	orrs	r3, r5
 8008e26:	607b      	str	r3, [r7, #4]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8008e28:	4b18      	ldr	r3, [pc, #96]	@ (8008e8c <STMFLASH_Write_NoCheck+0x238>)
 8008e2a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008e2e:	e9c3 1202 	strd	r1, r2, [r3, #8]

		// ⚠️ 关键修复：使用静态变量地址，避免栈溢出导致的非法地址访问
		// 之前栈上的 qw_data 地址可能是 0x20008000（超出 RAM 范围）
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 8008e32:	4b16      	ldr	r3, [pc, #88]	@ (8008e8c <STMFLASH_Write_NoCheck+0x238>)
 8008e34:	461a      	mov	r2, r3
 8008e36:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8008e38:	2002      	movs	r0, #2
 8008e3a:	f7f9 f86b 	bl	8001f14 <HAL_FLASH_Program>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
		                                              WriteAddr, 
		                                              (uint32_t)(&qw_data_static[0]));

		        if (status != HAL_OK) {
 8008e44:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d113      	bne.n	8008e74 <STMFLASH_Write_NoCheck+0x220>
		            return;
		        }
		WriteAddr += 16; // Advance by 16 bytes
 8008e4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e4e:	3310      	adds	r3, #16
 8008e50:	677b      	str	r3, [r7, #116]	@ 0x74
	for(i=0; i<NumToWrite; i+=8)
 8008e52:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8008e56:	3308      	adds	r3, #8
 8008e58:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8008e5c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8008e60:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e64:	429a      	cmp	r2, r3
 8008e66:	f4ff af1f 	bcc.w	8008ca8 <STMFLASH_Write_NoCheck+0x54>
 8008e6a:	e004      	b.n	8008e76 <STMFLASH_Write_NoCheck+0x222>
		return;
 8008e6c:	bf00      	nop
 8008e6e:	e002      	b.n	8008e76 <STMFLASH_Write_NoCheck+0x222>
		return;  // 地址越界，拒绝写入
 8008e70:	bf00      	nop
 8008e72:	e000      	b.n	8008e76 <STMFLASH_Write_NoCheck+0x222>
		            return;
 8008e74:	bf00      	nop
	}
} 
 8008e76:	3780      	adds	r7, #128	@ 0x80
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e7e:	bf00      	nop
 8008e80:	0801ffff 	.word	0x0801ffff
 8008e84:	08020000 	.word	0x08020000
 8008e88:	20005300 	.word	0x20005300
 8008e8c:	200052f0 	.word	0x200052f0

08008e90 <STMFLASH_Write>:
  * 
  * @warning Interrupts are disabled during Flash operations to prevent conflicts.
  * @warning Function returns silently on error (NULL pointer, address out of range, misalignment).
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b08e      	sub	sp, #56	@ 0x38
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	80fb      	strh	r3, [r7, #6]
	// 安全检查：防止 NULL 指针和无效参数
	if (pBuffer == NULL || NumToWrite == 0) {
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f000 80eb 	beq.w	800907c <STMFLASH_Write+0x1ec>
 8008ea6:	88fb      	ldrh	r3, [r7, #6]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f000 80e7 	beq.w	800907c <STMFLASH_Write+0x1ec>
		return;
	}
	
	// ⚠️ Address alignment check: STM32H5 Flash programming requires 16-byte alignment
	if ((WriteAddr & 0x0F) != 0) {
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f003 030f 	and.w	r3, r3, #15
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	f040 80e3 	bne.w	8009080 <STMFLASH_Write+0x1f0>
	}
	
	uint32_t secpos;	   // Sector index/position in Flash
	uint16_t secoff;	   // Offset within sector (in halfwords)
	uint16_t secremain;    // Remaining space in current sector (in halfwords)	   
 	uint16_t i = 0;        // Loop counter (must initialize to 0)
 8008eba:	2300      	movs	r3, #0
 8008ebc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint32_t offaddr;      // Offset address (relative to Flash base)
	
	// Validate address is within valid Flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ec4:	f0c0 80de 	bcc.w	8009084 <STMFLASH_Write+0x1f4>
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	4a70      	ldr	r2, [pc, #448]	@ (800908c <STMFLASH_Write+0x1fc>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	f200 80d9 	bhi.w	8009084 <STMFLASH_Write+0x1f4>
  __ASM volatile ("cpsid i" : : : "memory");
 8008ed2:	b672      	cpsid	i
}
 8008ed4:	bf00      	nop
	
	__disable_irq();  // Disable interrupts during Flash operation
	HAL_FLASH_Unlock();  // Unlock Flash for writing
 8008ed6:	f7f9 f85b 	bl	8001f90 <HAL_FLASH_Unlock>
	
	offaddr=WriteAddr-STM32_FLASH_BASE;		// Calculate offset from Flash base
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8008ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
	secpos=offaddr/STM_SECTOR_SIZE;			// Calculate sector index (0~15 for STM32H503 with 8KB sectors)
 8008ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee4:	0b5b      	lsrs	r3, r3, #13
 8008ee6:	637b      	str	r3, [r7, #52]	@ 0x34
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		// Calculate offset within sector (in halfwords, 2 bytes each)
 8008ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008eee:	085b      	lsrs	r3, r3, #1
 8008ef0:	867b      	strh	r3, [r7, #50]	@ 0x32
	secremain=STM_SECTOR_SIZE/2-secoff;		// Calculate remaining space in current sector (in halfwords)
 8008ef2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008ef4:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8008ef8:	863b      	strh	r3, [r7, #48]	@ 0x30
	
	if(NumToWrite<=secremain)secremain=NumToWrite;  // Data fits within current sector
 8008efa:	88fa      	ldrh	r2, [r7, #6]
 8008efc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d801      	bhi.n	8008f06 <STMFLASH_Write+0x76>
 8008f02:	88fb      	ldrh	r3, [r7, #6]
 8008f04:	863b      	strh	r3, [r7, #48]	@ 0x30
	while(1) 
	{	
		// Read entire sector into buffer for read-modify-write operation
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8008f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f08:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8008f0c:	035b      	lsls	r3, r3, #13
 8008f0e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008f12:	495f      	ldr	r1, [pc, #380]	@ (8009090 <STMFLASH_Write+0x200>)
 8008f14:	4618      	mov	r0, r3
 8008f16:	f000 f8bf 	bl	8009098 <STMFLASH_Read>
		
		// Check if sector needs erasing (any non-0xFFFF byte means erase required)
		for(i=0;i<secremain;i++)
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008f1e:	e00c      	b.n	8008f3a <STMFLASH_Write+0xaa>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 8008f20:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008f22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008f24:	4413      	add	r3, r2
 8008f26:	4a5a      	ldr	r2, [pc, #360]	@ (8009090 <STMFLASH_Write+0x200>)
 8008f28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d107      	bne.n	8008f44 <STMFLASH_Write+0xb4>
		for(i=0;i<secremain;i++)
 8008f34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008f36:	3301      	adds	r3, #1
 8008f38:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008f3a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008f3c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d3ee      	bcc.n	8008f20 <STMFLASH_Write+0x90>
 8008f42:	e000      	b.n	8008f46 <STMFLASH_Write+0xb6>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 8008f44:	bf00      	nop
		}
		
		 if(i<secremain)  // Erase is needed
 8008f46:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008f48:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d268      	bcs.n	8009020 <STMFLASH_Write+0x190>
		 {
			// Configure sector erase parameters
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError = 0;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	613b      	str	r3, [r7, #16]
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8008f52:	2304      	movs	r3, #4
 8008f54:	617b      	str	r3, [r7, #20]
			EraseInitStruct.Banks     = FLASH_BANK_1;
 8008f56:	2301      	movs	r3, #1
 8008f58:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Sector    = secpos;   // Sector to erase (8KB sectors for STM32H503)
 8008f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f5c:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 8008f5e:	2301      	movs	r3, #1
 8008f60:	623b      	str	r3, [r7, #32]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8008f62:	4b4c      	ldr	r3, [pc, #304]	@ (8009094 <STMFLASH_Write+0x204>)
 8008f64:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8008f68:	4a4a      	ldr	r2, [pc, #296]	@ (8009094 <STMFLASH_Write+0x204>)
 8008f6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f6e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
 8008f72:	4b48      	ldr	r3, [pc, #288]	@ (8009094 <STMFLASH_Write+0x204>)
 8008f74:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8008f78:	4a46      	ldr	r2, [pc, #280]	@ (8009094 <STMFLASH_Write+0x204>)
 8008f7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f7e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8008f82:	4b44      	ldr	r3, [pc, #272]	@ (8009094 <STMFLASH_Write+0x204>)
 8008f84:	f44f 021e 	mov.w	r2, #10354688	@ 0x9e0000
 8008f88:	631a      	str	r2, [r3, #48]	@ 0x30
//			 // ⚠️ Note: interrupts already disabled at function entry
//			    __disable_irq();

			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8008f8a:	f107 0210 	add.w	r2, r7, #16
 8008f8e:	f107 0314 	add.w	r3, r7, #20
 8008f92:	4611      	mov	r1, r2
 8008f94:	4618      	mov	r0, r3
 8008f96:	f7f9 f8e1 	bl	800215c <HAL_FLASHEx_Erase>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

//			    __enable_irq();

			    if (erase_status != HAL_OK) {
 8008fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d003      	beq.n	8008fb0 <STMFLASH_Write+0x120>
			        HAL_FLASH_Lock();
 8008fa8:	f7f9 f818 	bl	8001fdc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8008fac:	b662      	cpsie	i
}
 8008fae:	e06a      	b.n	8009086 <STMFLASH_Write+0x1f6>
			        return;
			    }
			
			// After erase, fill buffer with 0xFFFF (erased state)
			// Note: memset fills bytes, so we must loop to fill halfwords correctly
			for(i=0; i<(PAGE_SIZE/4); i++) {
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008fb4:	e008      	b.n	8008fc8 <STMFLASH_Write+0x138>
				STMFLASH_BUF[i] = 0xFFFF;
 8008fb6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008fb8:	4a35      	ldr	r2, [pc, #212]	@ (8009090 <STMFLASH_Write+0x200>)
 8008fba:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008fbe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<(PAGE_SIZE/4); i++) {
 8008fc2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008fc8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008fca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fce:	d3f2      	bcc.n	8008fb6 <STMFLASH_Write+0x126>
			}
			
			// Merge new data into buffer (read-modify-write)
			for(i=0;i<secremain;i++)
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008fd4:	e013      	b.n	8008ffe <STMFLASH_Write+0x16e>
			{
				// Prevent buffer overflow
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 8008fd6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008fd8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008fda:	4413      	add	r3, r2
 8008fdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fe0:	da12      	bge.n	8009008 <STMFLASH_Write+0x178>
					break;  // Stop if exceeding buffer bounds
				}
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 8008fe2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008fe4:	005b      	lsls	r3, r3, #1
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	441a      	add	r2, r3
 8008fea:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8008fec:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008fee:	440b      	add	r3, r1
 8008ff0:	8811      	ldrh	r1, [r2, #0]
 8008ff2:	4a27      	ldr	r2, [pc, #156]	@ (8009090 <STMFLASH_Write+0x200>)
 8008ff4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)
 8008ff8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008ffe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009000:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009002:	429a      	cmp	r2, r3
 8009004:	d3e7      	bcc.n	8008fd6 <STMFLASH_Write+0x146>
 8009006:	e000      	b.n	800900a <STMFLASH_Write+0x17a>
					break;  // Stop if exceeding buffer bounds
 8009008:	bf00      	nop
			}
			
			// Write entire sector back to Flash
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 800900a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800900c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8009010:	035b      	lsls	r3, r3, #13
 8009012:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009016:	491e      	ldr	r1, [pc, #120]	@ (8009090 <STMFLASH_Write+0x200>)
 8009018:	4618      	mov	r0, r3
 800901a:	f7ff fe1b 	bl	8008c54 <STMFLASH_Write_NoCheck>
 800901e:	e005      	b.n	800902c <STMFLASH_Write+0x19c>

		 }else {
		 	// Sector already erased, write directly without erase operation
		 	STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);
 8009020:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009022:	461a      	mov	r2, r3
 8009024:	68b9      	ldr	r1, [r7, #8]
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f7ff fe14 	bl	8008c54 <STMFLASH_Write_NoCheck>

		 }
		
		if(NumToWrite==secremain)break;  // All data written, exit loop
 800902c:	88fa      	ldrh	r2, [r7, #6]
 800902e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009030:	429a      	cmp	r2, r3
 8009032:	d01e      	beq.n	8009072 <STMFLASH_Write+0x1e2>
		else  // More data to write, continue to next sector
		{
			secpos++;				// Move to next sector		
 8009034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009036:	3301      	adds	r3, #1
 8009038:	637b      	str	r3, [r7, #52]	@ 0x34
			secoff=0;				// Reset offset to beginning of sector	 
 800903a:	2300      	movs	r3, #0
 800903c:	867b      	strh	r3, [r7, #50]	@ 0x32
		   	pBuffer+=secremain;  	// Advance source buffer pointer
 800903e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009040:	005b      	lsls	r3, r3, #1
 8009042:	68ba      	ldr	r2, [r7, #8]
 8009044:	4413      	add	r3, r2
 8009046:	60bb      	str	r3, [r7, #8]
		WriteAddr+=secremain*2;	// Advance write address (secremain is in halfwords, multiply by 2 for bytes)	   
 8009048:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800904a:	005b      	lsls	r3, r3, #1
 800904c:	461a      	mov	r2, r3
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	4413      	add	r3, r2
 8009052:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	// Decrease remaining count
 8009054:	88fa      	ldrh	r2, [r7, #6]
 8009056:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	80fb      	strh	r3, [r7, #6]
		   	
		   	// Calculate how much to write in next iteration
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 800905c:	88fb      	ldrh	r3, [r7, #6]
 800905e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009062:	d903      	bls.n	800906c <STMFLASH_Write+0x1dc>
 8009064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009068:	863b      	strh	r3, [r7, #48]	@ 0x30
 800906a:	e74c      	b.n	8008f06 <STMFLASH_Write+0x76>
			else secremain=NumToWrite;  // Last partial sector
 800906c:	88fb      	ldrh	r3, [r7, #6]
 800906e:	863b      	strh	r3, [r7, #48]	@ 0x30
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8009070:	e749      	b.n	8008f06 <STMFLASH_Write+0x76>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 8009072:	bf00      	nop
		}	 
	};	
	
	HAL_FLASH_Lock();  // Lock Flash after operation
 8009074:	f7f8 ffb2 	bl	8001fdc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8009078:	b662      	cpsie	i
}
 800907a:	e004      	b.n	8009086 <STMFLASH_Write+0x1f6>
		return;
 800907c:	bf00      	nop
 800907e:	e002      	b.n	8009086 <STMFLASH_Write+0x1f6>
		return;
 8009080:	bf00      	nop
 8009082:	e000      	b.n	8009086 <STMFLASH_Write+0x1f6>
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 8009084:	bf00      	nop
	__enable_irq();    // Re-enable interrupts
}
 8009086:	3738      	adds	r7, #56	@ 0x38
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}
 800908c:	0801ffff 	.word	0x0801ffff
 8009090:	20005310 	.word	0x20005310
 8009094:	40022000 	.word	0x40022000

08009098 <STMFLASH_Read>:
  * 
  * @warning No boundary checking is performed. Ensure ReadAddr and buffer size are valid.
  * @note   This is a simple memory-mapped read operation, safe to call anytime.
  */
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
 8009098:	b590      	push	{r4, r7, lr}
 800909a:	b087      	sub	sp, #28
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	4613      	mov	r3, r2
 80090a4:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<NumToRead;i++)
 80090a6:	2300      	movs	r3, #0
 80090a8:	82fb      	strh	r3, [r7, #22]
 80090aa:	e00e      	b.n	80090ca <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);// Read 2 bytes (1 halfword)
 80090ac:	8afb      	ldrh	r3, [r7, #22]
 80090ae:	005b      	lsls	r3, r3, #1
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	18d4      	adds	r4, r2, r3
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f7ff fdc1 	bl	8008c3c <STMFLASH_ReadHalfWord>
 80090ba:	4603      	mov	r3, r0
 80090bc:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;// Advance address by 2 bytes	
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	3302      	adds	r3, #2
 80090c2:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 80090c4:	8afb      	ldrh	r3, [r7, #22]
 80090c6:	3301      	adds	r3, #1
 80090c8:	82fb      	strh	r3, [r7, #22]
 80090ca:	8afa      	ldrh	r2, [r7, #22]
 80090cc:	88fb      	ldrh	r3, [r7, #6]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d3ec      	bcc.n	80090ac <STMFLASH_Read+0x14>
	}
}
 80090d2:	bf00      	nop
 80090d4:	bf00      	nop
 80090d6:	371c      	adds	r7, #28
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd90      	pop	{r4, r7, pc}

080090dc <memset>:
 80090dc:	4402      	add	r2, r0
 80090de:	4603      	mov	r3, r0
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d100      	bne.n	80090e6 <memset+0xa>
 80090e4:	4770      	bx	lr
 80090e6:	f803 1b01 	strb.w	r1, [r3], #1
 80090ea:	e7f9      	b.n	80090e0 <memset+0x4>

080090ec <__libc_init_array>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	4d0d      	ldr	r5, [pc, #52]	@ (8009124 <__libc_init_array+0x38>)
 80090f0:	2600      	movs	r6, #0
 80090f2:	4c0d      	ldr	r4, [pc, #52]	@ (8009128 <__libc_init_array+0x3c>)
 80090f4:	1b64      	subs	r4, r4, r5
 80090f6:	10a4      	asrs	r4, r4, #2
 80090f8:	42a6      	cmp	r6, r4
 80090fa:	d109      	bne.n	8009110 <__libc_init_array+0x24>
 80090fc:	4d0b      	ldr	r5, [pc, #44]	@ (800912c <__libc_init_array+0x40>)
 80090fe:	2600      	movs	r6, #0
 8009100:	4c0b      	ldr	r4, [pc, #44]	@ (8009130 <__libc_init_array+0x44>)
 8009102:	f000 f825 	bl	8009150 <_init>
 8009106:	1b64      	subs	r4, r4, r5
 8009108:	10a4      	asrs	r4, r4, #2
 800910a:	42a6      	cmp	r6, r4
 800910c:	d105      	bne.n	800911a <__libc_init_array+0x2e>
 800910e:	bd70      	pop	{r4, r5, r6, pc}
 8009110:	f855 3b04 	ldr.w	r3, [r5], #4
 8009114:	3601      	adds	r6, #1
 8009116:	4798      	blx	r3
 8009118:	e7ee      	b.n	80090f8 <__libc_init_array+0xc>
 800911a:	f855 3b04 	ldr.w	r3, [r5], #4
 800911e:	3601      	adds	r6, #1
 8009120:	4798      	blx	r3
 8009122:	e7f2      	b.n	800910a <__libc_init_array+0x1e>
 8009124:	080098ec 	.word	0x080098ec
 8009128:	080098ec 	.word	0x080098ec
 800912c:	080098ec 	.word	0x080098ec
 8009130:	080098f0 	.word	0x080098f0

08009134 <memcpy>:
 8009134:	440a      	add	r2, r1
 8009136:	1e43      	subs	r3, r0, #1
 8009138:	4291      	cmp	r1, r2
 800913a:	d100      	bne.n	800913e <memcpy+0xa>
 800913c:	4770      	bx	lr
 800913e:	b510      	push	{r4, lr}
 8009140:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009144:	4291      	cmp	r1, r2
 8009146:	f803 4f01 	strb.w	r4, [r3, #1]!
 800914a:	d1f9      	bne.n	8009140 <memcpy+0xc>
 800914c:	bd10      	pop	{r4, pc}
	...

08009150 <_init>:
 8009150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009152:	bf00      	nop
 8009154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009156:	bc08      	pop	{r3}
 8009158:	469e      	mov	lr, r3
 800915a:	4770      	bx	lr

0800915c <_fini>:
 800915c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800915e:	bf00      	nop
 8009160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009162:	bc08      	pop	{r3}
 8009164:	469e      	mov	lr, r3
 8009166:	4770      	bx	lr
