module rom64(clk,rst,wrrd,addr,wr_data,rd_data);
parameter ADDR_LINE=16,DATA_WIDTH=32;
input clk,rst;
input wrrd;
input [ADDR_LINE-1:0]addr;
input [DATA_WIDTH-1:0] wr_data;
output reg [DATA_WIDTH-1:0] rd_data;
reg [DATA_WIDTH-1:0] mem[(2**ADDR_LINE)-1:0];
 
 
always@(posedge clk or negedge rst) begin
   if(rst) begin
     for(int i=0;i<(2**ADDR_LINE);i++) begin
      mem[i]=0;
      end
    end

   else if(wrrd) mem[addr]<= wr_data;
   else if(!wrrd) rd_data <= mem[addr];
 
end
 
endmodule

