TimeQuest Timing Analyzer report for DE2_115_Media_Computer
Wed May 18 16:02:12 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'TD_CLK27'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 61. Slow 1200mV 0C Model Fmax Summary
 62. Slow 1200mV 0C Model Setup Summary
 63. Slow 1200mV 0C Model Hold Summary
 64. Slow 1200mV 0C Model Recovery Summary
 65. Slow 1200mV 0C Model Removal Summary
 66. Slow 1200mV 0C Model Minimum Pulse Width Summary
 67. Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 69. Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 71. Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 73. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 74. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 75. Slow 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 78. Slow 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. MTBF Summary
 93. Synchronizer Summary
 94. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
115. Fast 1200mV 0C Model Setup Summary
116. Fast 1200mV 0C Model Hold Summary
117. Fast 1200mV 0C Model Recovery Summary
118. Fast 1200mV 0C Model Removal Summary
119. Fast 1200mV 0C Model Minimum Pulse Width Summary
120. Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Setup: 'CLOCK_50'
122. Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
123. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
124. Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
125. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
126. Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
127. Fast 1200mV 0C Model Hold: 'CLOCK_50'
128. Fast 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
129. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
131. Fast 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Output Enable Times
142. Minimum Output Enable Times
143. Output Disable Times
144. Minimum Output Disable Times
145. MTBF Summary
146. Synchronizer Summary
147. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
168. Multicorner Timing Analysis Summary
169. Setup Times
170. Hold Times
171. Clock to Output Times
172. Minimum Clock to Output Times
173. Board Trace Model Assignments
174. Input Transition Times
175. Signal Integrity Metrics (Slow 1200mv 0c Model)
176. Signal Integrity Metrics (Slow 1200mv 85c Model)
177. Signal Integrity Metrics (Fast 1200mv 0c Model)
178. Setup Transfers
179. Hold Transfers
180. Recovery Transfers
181. Removal Transfers
182. Report TCCS
183. Report RSKM
184. Unconstrained Paths
185. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; DE2_115_Media_Computer                              ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C8                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.3%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_115_Media_Computer.sdc                                   ; OK     ; Wed May 18 16:02:05 2016 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed May 18 16:02:05 2016 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Wed May 18 16:02:05 2016 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Clock Name                                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                        ; Targets                                                                         ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; altera_reserved_tck                                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { altera_reserved_tck }                                                         ;
; CLOCK_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { CLOCK_50 }                                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ; Generated ; 82.010  ; 12.19 MHz ; 0.000  ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; TD_CLK27 ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]  ; { NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] }  ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
; TD_CLK27                                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { TD_CLK27 }                                                                    ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 67.7 MHz   ; 67.7 MHz        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 93.02 MHz  ; 93.02 MHz       ; CLOCK_50                                                                    ;      ;
; 99.98 MHz  ; 99.98 MHz       ; altera_reserved_tck                                                         ;      ;
; 125.55 MHz ; 125.55 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.228  ; 0.000         ;
; CLOCK_50                                                                    ; 9.250  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.035 ; 0.000         ;
; altera_reserved_tck                                                         ; 44.999 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.368 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.442 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.443 ; 0.000         ;
; CLOCK_50                                                                    ; 0.750 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.202  ; 0.000         ;
; altera_reserved_tck                                                         ; 47.800 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 1.359 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.555 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.572  ; 0.000         ;
; CLOCK_50                                                                    ; 9.747  ; 0.000         ;
; TD_CLK27                                                                    ; 18.410 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.679 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.494 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                           ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 5.228 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 14.532     ;
; 5.525 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 14.341     ;
; 5.569 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 14.193     ;
; 5.793 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 13.964     ;
; 5.872 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.892     ;
; 5.931 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.903      ;
; 5.948 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.826     ;
; 5.952 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 3.909      ;
; 5.955 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.894      ;
; 6.017 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 13.755     ;
; 6.054 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 13.706     ;
; 6.072 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[16]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 13.700     ;
; 6.138 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 13.634     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.184 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.728     ;
; 6.188 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 13.682     ;
; 6.189 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.648      ;
; 6.195 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]        ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.571     ;
; 6.202 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.647      ;
; 6.210 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.639      ;
; 6.211 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.638      ;
; 6.217 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 3.633      ;
; 6.222 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.612      ;
; 6.232 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.702     ;
; 6.246 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.688     ;
; 6.259 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.575      ;
; 6.262 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.572      ;
; 6.311 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.540      ;
; 6.317 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto0       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.617     ;
; 6.333 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 13.545     ;
; 6.344 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 13.532     ;
; 6.349 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]        ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.425     ;
; 6.374 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 13.398     ;
; 6.374 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.475      ;
; 6.374 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.475      ;
; 6.406 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 3.455      ;
; 6.412 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.422      ;
; 6.415 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.419      ;
; 6.416 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break_pulse ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.518     ;
; 6.432 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.417      ;
; 6.436 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.413      ;
; 6.437 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.324     ;
; 6.454 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 13.424     ;
; 6.457 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.477     ;
; 6.471 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.463     ;
; 6.472 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.362      ;
; 6.473 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.361      ;
; 6.488 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.291     ;
; 6.499 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 13.294     ;
; 6.500 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17]        ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.274     ;
; 6.510 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]         ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.327      ;
; 6.512 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.339      ;
; 6.514 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|buffer_start_address[23]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 13.338     ;
; 6.514 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|buffer_start_address[31]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 13.338     ;
; 6.516 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.248     ;
; 6.518 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.319      ;
; 6.524 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[12]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 13.222     ;
; 6.542 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto0       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.392     ;
; 6.582 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.187     ;
; 6.592 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.186     ;
; 6.606 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[12]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 13.187     ;
; 6.608 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceon     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.326     ;
; 6.608 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.171     ;
; 6.625 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]         ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 3.238      ;
; 6.641 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break_pulse ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.293     ;
; 6.648 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_OE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.126     ;
; 6.654 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_mul_lsw         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.280     ;
; 6.668 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_mul_lsw         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.266     ;
; 6.679 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[11]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.087     ;
; 6.690 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 13.188     ;
; 6.696 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]        ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 3.154      ;
; 6.698 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.066     ;
; 6.703 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.066     ;
; 6.708 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[9]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.064     ;
; 6.737 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.049     ;
; 6.739 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_mul_lsw         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto0       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.195     ;
; 6.742 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[28]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 13.051     ;
; 6.748 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[13]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 13.045     ;
; 6.751 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[20]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.028     ;
; 6.758 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23]        ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.016     ;
; 6.773 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]        ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[13]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 12.971     ;
; 6.791 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.069      ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.103     ;
; 6.804 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16]        ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 13.081     ;
; 6.819 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_result[27] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.098     ;
; 6.819 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.029      ;
; 6.819 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]         ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.018      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
; 6.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]            ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.024      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.250  ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.537     ;
; 9.462  ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.320     ;
; 9.463  ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.319     ;
; 9.586  ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.202     ;
; 9.602  ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.180     ;
; 9.634  ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.154     ;
; 9.696  ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.092     ;
; 9.709  ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.079     ;
; 9.850  ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.938      ;
; 9.869  ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.917      ;
; 9.874  ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.912      ;
; 9.973  ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.815      ;
; 9.981  ; pwm_output:gpio_pwm_controller|frequency_counter[11]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.807      ;
; 10.065 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.721      ;
; 10.087 ; pwm_output:gpio_pwm_controller|frequency_counter[7]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.701      ;
; 10.120 ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.668      ;
; 10.158 ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.630      ;
; 10.171 ; pwm_output:gpio_pwm_controller|frequency_counter[9]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.617      ;
; 10.192 ; pwm_output:gpio_pwm_controller|frequency_counter[21]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.592      ;
; 10.230 ; pwm_output:gpio_pwm_controller|frequency_counter[18]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.554      ;
; 10.268 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.518      ;
; 10.327 ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.461      ;
; 10.417 ; pwm_output:gpio_pwm_controller|frequency_counter[10]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.371      ;
; 10.421 ; pwm_output:gpio_pwm_controller|frequency_counter[19]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.363      ;
; 10.427 ; pwm_output:gpio_pwm_controller|frequency_counter[22]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.357      ;
; 10.509 ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.279      ;
; 10.539 ; pwm_output:gpio_pwm_controller|frequency_counter[8]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.249      ;
; 10.549 ; pwm_output:gpio_pwm_controller|frequency_counter[23]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.235      ;
; 10.596 ; pwm_output:gpio_pwm_controller|frequency_counter[16]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.188      ;
; 10.628 ; pwm_output:gpio_pwm_controller|frequency_counter[20]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.156      ;
; 10.634 ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.154      ;
; 10.761 ; pwm_output:gpio_pwm_controller|frequency_counter[17]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.023      ;
; 11.143 ; pwm_output:gpio_pwm_controller|frequency_counter[26]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.641      ;
; 11.359 ; pwm_output:gpio_pwm_controller|frequency_counter[28]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.425      ;
; 11.561 ; pwm_output:gpio_pwm_controller|frequency_counter[29]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.223      ;
; 11.726 ; pwm_output:gpio_pwm_controller|frequency_counter[27]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.058      ;
; 11.729 ; pwm_output:gpio_pwm_controller|frequency_counter[24]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.055      ;
; 11.795 ; pwm_output:gpio_pwm_controller|frequency_counter[30]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.989      ;
; 11.851 ; pwm_output:gpio_pwm_controller|frequency_counter[25]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.933      ;
; 11.896 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.016      ;
; 12.108 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.799      ;
; 12.109 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.798      ;
; 12.233 ; pwm_output:gpio_pwm_controller|frequency_counter[31]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.551      ;
; 12.248 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.659      ;
; 12.302 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.611      ;
; 12.350 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.563      ;
; 12.412 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.501      ;
; 12.425 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.488      ;
; 12.515 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.396      ;
; 12.520 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.391      ;
; 12.566 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.347      ;
; 12.689 ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.224      ;
; 12.697 ; pwm_output:gpio_pwm_controller|frequency_counter[11]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.216      ;
; 12.711 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.200      ;
; 12.803 ; pwm_output:gpio_pwm_controller|frequency_counter[7]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.110      ;
; 12.836 ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.077      ;
; 12.874 ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.039      ;
; 12.887 ; pwm_output:gpio_pwm_controller|frequency_counter[9]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.026      ;
; 12.908 ; pwm_output:gpio_pwm_controller|frequency_counter[21]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 7.001      ;
; 12.914 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.997      ;
; 12.946 ; pwm_output:gpio_pwm_controller|frequency_counter[18]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.963      ;
; 13.043 ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.870      ;
; 13.105 ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 6.680      ;
; 13.133 ; pwm_output:gpio_pwm_controller|frequency_counter[10]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.780      ;
; 13.137 ; pwm_output:gpio_pwm_controller|frequency_counter[19]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.772      ;
; 13.143 ; pwm_output:gpio_pwm_controller|frequency_counter[22]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.766      ;
; 13.225 ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.688      ;
; 13.255 ; pwm_output:gpio_pwm_controller|frequency_counter[8]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.658      ;
; 13.265 ; pwm_output:gpio_pwm_controller|frequency_counter[23]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.644      ;
; 13.312 ; pwm_output:gpio_pwm_controller|frequency_counter[16]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.597      ;
; 13.344 ; pwm_output:gpio_pwm_controller|frequency_counter[20]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.565      ;
; 13.350 ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.563      ;
; 13.477 ; pwm_output:gpio_pwm_controller|frequency_counter[17]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.432      ;
; 13.679 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.234      ;
; 13.679 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.234      ;
; 13.679 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.234      ;
; 13.679 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.234      ;
; 13.727 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.186      ;
; 13.727 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.186      ;
; 13.727 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.186      ;
; 13.727 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.186      ;
; 13.789 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.124      ;
; 13.789 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.124      ;
; 13.789 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.124      ;
; 13.789 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.124      ;
; 13.802 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.111      ;
; 13.802 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.111      ;
; 13.802 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.111      ;
; 13.802 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.111      ;
; 13.859 ; pwm_output:gpio_pwm_controller|frequency_counter[26]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.050      ;
; 13.943 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.970      ;
; 13.943 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.970      ;
; 13.943 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.970      ;
; 13.943 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.970      ;
; 13.979 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.931      ;
; 13.979 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.931      ;
; 13.979 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.931      ;
; 13.979 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.931      ;
; 13.979 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.931      ;
; 13.979 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.931      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 32.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 7.561      ;
; 32.036 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 7.560      ;
; 32.114 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 7.604      ;
; 32.124 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.149     ; 7.595      ;
; 32.251 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 7.345      ;
; 32.393 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 7.321      ;
; 32.524 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 7.072      ;
; 32.659 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.937      ;
; 32.857 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 6.732      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.452      ;
; 33.233 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.363      ;
; 33.281 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.405     ; 6.315      ;
; 33.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.406     ; 6.299      ;
; 33.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.406     ; 6.299      ;
; 33.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.406     ; 6.299      ;
; 33.365 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.159     ; 6.344      ;
; 33.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 6.272      ;
; 33.489 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.406     ; 6.106      ;
; 33.497 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 6.223      ;
; 33.527 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.158     ; 6.183      ;
; 33.836 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.406     ; 5.759      ;
; 33.839 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.149     ; 5.880      ;
; 33.901 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 5.819      ;
; 33.911 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 6.050      ;
; 33.971 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 5.619      ;
; 34.143 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.144     ; 5.581      ;
; 34.311 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.155     ; 5.402      ;
; 34.343 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 5.246      ;
; 34.357 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 5.232      ;
; 34.359 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 5.371      ;
; 34.481 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 5.108      ;
; 34.540 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 5.049      ;
; 34.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 5.023      ;
; 34.601 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.406     ; 4.994      ;
; 34.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 4.974      ;
; 34.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 4.963      ;
; 34.644 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.412     ; 4.945      ;
; 34.681 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.909      ;
; 34.703 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 5.027      ;
; 34.768 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.822      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 5.048      ;
; 34.867 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.155     ; 4.846      ;
; 34.908 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.682      ;
; 34.934 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.157     ; 4.777      ;
; 34.969 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.621      ;
; 35.008 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.582      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.838      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.490      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.490      ;
; 35.101 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.489      ;
; 35.108 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.153     ; 4.607      ;
; 35.143 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.447      ;
; 35.144 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.446      ;
; 35.247 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 4.467      ;
; 35.254 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.336      ;
; 35.255 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.335      ;
; 35.255 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.335      ;
; 35.286 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.158     ; 4.424      ;
; 35.290 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.300      ;
; 35.290 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.411     ; 4.300      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.293 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.610      ;
; 35.316 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.157     ; 4.395      ;
; 35.429 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.488      ;
; 35.430 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.487      ;
; 35.477 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.152     ; 4.239      ;
; 35.503 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.400      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 5.185      ;
; 45.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.475      ;
; 46.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.148      ;
; 46.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.088      ;
; 46.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.926      ;
; 46.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.575      ;
; 46.673 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.523      ;
; 46.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.213      ;
; 47.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.141      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.104      ;
; 47.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.091      ;
; 47.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.862      ;
; 47.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.777      ;
; 47.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.660      ;
; 47.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.498      ;
; 47.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.428      ;
; 48.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.059      ;
; 48.479 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 1.738      ;
; 91.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.503      ;
; 91.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.472      ;
; 91.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.378      ;
; 91.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.286      ;
; 91.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.213      ;
; 91.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.182      ;
; 91.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.088      ;
; 91.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.996      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.819      ;
; 92.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.810      ;
; 92.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.788      ;
; 92.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.779      ;
; 92.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.694      ;
; 92.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.685      ;
; 92.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.602      ;
; 92.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.593      ;
; 92.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.482      ;
; 92.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.451      ;
; 92.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.396      ;
; 92.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.365      ;
; 92.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.357      ;
; 92.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.348      ;
; 92.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.305      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.299      ;
; 92.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.271      ;
; 92.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.265      ;
; 92.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.174      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.179      ;
; 92.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.130      ;
; 92.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.097      ;
; 92.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.107      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.089      ;
; 92.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.100      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.096      ;
; 92.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.082      ;
; 92.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.076      ;
; 92.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.069      ;
; 92.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.065      ;
; 92.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.058      ;
; 92.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.026      ;
; 92.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.982      ;
; 92.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.995      ;
; 92.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.975      ;
; 92.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.971      ;
; 92.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.946      ;
; 93.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.901      ;
; 93.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.915      ;
; 93.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.891      ;
; 93.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.890      ;
; 93.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.883      ;
; 93.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.879      ;
; 93.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.857      ;
; 93.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.821      ;
; 93.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.826      ;
; 93.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.809      ;
; 93.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.791      ;
; 93.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.760      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.760      ;
; 93.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.732      ;
; 93.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.727      ;
; 93.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.719      ;
; 93.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.716      ;
; 93.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.729      ;
; 93.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.702      ;
; 93.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.712      ;
; 93.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.712      ;
; 93.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.683      ;
; 93.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.690      ;
; 93.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.675      ;
; 93.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.666      ;
; 93.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.681      ;
; 93.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.681      ;
; 93.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.659      ;
; 93.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.659      ;
; 93.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.664      ;
; 93.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.640      ;
; 93.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.588      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.595      ;
; 93.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.555      ;
; 93.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.547      ;
; 93.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.574      ;
; 93.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.501      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.368 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.114      ;
; 0.396 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.146      ;
; 0.396 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.146      ;
; 0.398 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.148      ;
; 0.400 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.150      ;
; 0.406 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.153      ;
; 0.410 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.160      ;
; 0.411 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[13]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.161      ;
; 0.414 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[4]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.166      ;
; 0.416 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[27]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.170      ;
; 0.417 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[2]                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.146      ;
; 0.422 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.174      ;
; 0.423 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.175      ;
; 0.423 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                              ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.170      ;
; 0.423 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.173      ;
; 0.424 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                              ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.171      ;
; 0.427 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.174      ;
; 0.427 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                              ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.174      ;
; 0.431 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[23]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.175      ;
; 0.431 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[10]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.173      ;
; 0.432 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|delayed_y_position[3]                                                                                                                                 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.165      ;
; 0.434 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[15]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.176      ;
; 0.435 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|x_position[6]                                                                                                                                         ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.103      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[2]                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.185      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[5]                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.176      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[21]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.179      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[8]                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.177      ;
; 0.436 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[1]                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.168      ;
; 0.437 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[12]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.187      ;
; 0.437 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[16]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.189      ;
; 0.441 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.188      ;
; 0.442 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.194      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[1]                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[1]                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[2]                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[2]                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[3]                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.192      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[19]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.184      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[12]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.184      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[17]                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.194      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                       ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|i_read                                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|i_read                                                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[0]                                                                                        ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.186      ;
; 0.443 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.442 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.475 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.778      ;
; 0.475 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.779      ;
; 0.489 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.793      ;
; 0.490 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.795      ;
; 0.515 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.818      ;
; 0.536 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.839      ;
; 0.538 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.197      ;
; 0.552 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.211      ;
; 0.560 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.219      ;
; 0.564 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.223      ;
; 0.592 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.251      ;
; 0.632 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.936      ;
; 0.633 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.937      ;
; 0.657 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.960      ;
; 0.659 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.962      ;
; 0.684 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.987      ;
; 0.688 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.991      ;
; 0.688 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.991      ;
; 0.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.013      ;
; 0.722 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.024      ;
; 0.722 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.025      ;
; 0.730 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.033      ;
; 0.734 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.037      ;
; 0.734 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.037      ;
; 0.737 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.040      ;
; 0.738 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.041      ;
; 0.741 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.045      ;
; 0.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.048      ;
; 0.745 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.049      ;
; 0.752 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.055      ;
; 0.752 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.056      ;
; 0.754 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.057      ;
; 0.755 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.058      ;
; 0.755 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.059      ;
; 0.756 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.059      ;
; 0.756 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.060      ;
; 0.757 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.060      ;
; 0.759 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.063      ;
; 0.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.063      ;
; 0.761 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.065      ;
; 0.762 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.066      ;
; 0.763 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.066      ;
; 0.764 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.067      ;
; 0.767 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.071      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.072      ;
; 0.769 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.073      ;
; 0.777 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.080      ;
; 0.779 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.082      ;
; 0.803 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.106      ;
; 0.842 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.145      ;
; 0.844 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.147      ;
; 0.846 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.149      ;
; 0.851 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.154      ;
; 0.851 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.154      ;
; 0.852 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.155      ;
; 0.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.168      ;
; 0.867 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.170      ;
; 0.873 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.176      ;
; 0.894 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.198      ;
; 0.909 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.212      ;
; 0.910 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.213      ;
; 0.971 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.274      ;
; 0.979 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.281      ;
; 0.998 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.302      ;
; 1.014 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.317      ;
; 1.016 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.675      ;
; 1.025 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.328      ;
; 1.026 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.329      ;
; 1.029 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.332      ;
; 1.034 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.344      ;
; 1.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.344      ;
; 1.042 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 1.701      ;
; 1.046 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.349      ;
; 1.078 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.375      ;
; 1.088 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.391      ;
; 1.089 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.392      ;
; 1.096 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.400      ;
; 1.098 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.401      ;
; 1.098 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.402      ;
; 1.106 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.410      ;
; 1.106 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.410      ;
; 1.106 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.410      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.457 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.758      ;
; 0.458 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.758      ;
; 0.458 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.758      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.776      ;
; 0.474 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.776      ;
; 0.477 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.779      ;
; 0.478 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.780      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.785      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.796      ;
; 0.495 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.798      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.809      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.811      ;
; 0.516 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.818      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.821      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.519 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.520 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.823      ;
; 0.528 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.828      ;
; 0.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.834      ;
; 0.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.834      ;
; 0.536 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.837      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.844      ;
; 0.557 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.858      ;
; 0.558 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.859      ;
; 0.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.928      ;
; 0.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.930      ;
; 0.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.934      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.935      ;
; 0.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.937      ;
; 0.639 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.942      ;
; 0.657 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.959      ;
; 0.658 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.959      ;
; 0.661 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.961      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.981      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.989      ;
; 0.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.991      ;
; 0.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.991      ;
; 0.689 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.991      ;
; 0.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.992      ;
; 0.690 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.993      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.995      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                 ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.750 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.053      ;
; 0.751 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.054      ;
; 0.751 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.054      ;
; 0.752 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.055      ;
; 0.752 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.055      ;
; 0.752 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.055      ;
; 0.752 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.055      ;
; 0.753 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
; 0.753 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
; 0.753 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
; 0.753 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
; 0.753 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
; 0.753 ; pwm_output:gpio_pwm_controller|frequency_counter[30] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.057      ;
; 0.755 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.058      ;
; 0.755 ; pwm_output:gpio_pwm_controller|frequency_counter[31] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.058      ;
; 0.756 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.059      ;
; 0.771 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.074      ;
; 0.775 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.078      ;
; 0.779 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.082      ;
; 0.930 ; pwm_output:gpio_pwm_controller|frequency_counter[4]  ; pwm_output:gpio_pwm_controller|frequency_counter[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.233      ;
; 0.938 ; pwm_output:gpio_pwm_controller|frequency_counter[10] ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.241      ;
; 0.945 ; pwm_output:gpio_pwm_controller|frequency_counter[12] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.248      ;
; 0.947 ; pwm_output:gpio_pwm_controller|frequency_counter[7]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.250      ;
; 0.953 ; pwm_output:gpio_pwm_controller|frequency_counter[2]  ; pwm_output:gpio_pwm_controller|frequency_counter[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.256      ;
; 0.989 ; pwm_output:gpio_pwm_controller|frequency_counter[1]  ; pwm_output:gpio_pwm_controller|frequency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.292      ;
; 1.101 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.408      ;
; 1.105 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.408      ;
; 1.106 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.408      ;
; 1.106 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.409      ;
; 1.106 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.409      ;
; 1.106 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.409      ;
; 1.106 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.409      ;
; 1.107 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.410      ;
; 1.107 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.410      ;
; 1.107 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.410      ;
; 1.107 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.410      ;
; 1.108 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.411      ;
; 1.114 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.417      ;
; 1.114 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.417      ;
; 1.114 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.417      ;
; 1.115 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.418      ;
; 1.115 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.418      ;
; 1.115 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.418      ;
; 1.116 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.419      ;
; 1.116 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.419      ;
; 1.116 ; pwm_output:gpio_pwm_controller|frequency_counter[30] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.419      ;
; 1.117 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.420      ;
; 1.117 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.420      ;
; 1.117 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.420      ;
; 1.120 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.427      ;
; 1.123 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.426      ;
; 1.123 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.426      ;
; 1.123 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.426      ;
; 1.124 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.427      ;
; 1.124 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.427      ;
; 1.125 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.428      ;
; 1.125 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.428      ;
; 1.126 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.429      ;
; 1.126 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.429      ;
; 1.126 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.429      ;
; 1.130 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.433      ;
; 1.131 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.434      ;
; 1.232 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.539      ;
; 1.236 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.539      ;
; 1.237 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.540      ;
; 1.237 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.540      ;
; 1.237 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.540      ;
; 1.237 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.540      ;
; 1.238 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.541      ;
; 1.238 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.541      ;
; 1.238 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.541      ;
; 1.238 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.541      ;
; 1.239 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.542      ;
; 1.241 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.548      ;
; 1.242 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.549      ;
; 1.245 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.548      ;
; 1.246 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.549      ;
; 1.246 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.549      ;
; 1.246 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.549      ;
; 1.247 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.550      ;
; 1.247 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.550      ;
; 1.247 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.550      ;
; 1.248 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.551      ;
; 1.251 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.558      ;
; 1.254 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.557      ;
; 1.254 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.557      ;
; 1.254 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.557      ;
; 1.255 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.558      ;
; 1.255 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.558      ;
; 1.256 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.559      ;
; 1.256 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.559      ;
; 1.257 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.560      ;
; 1.257 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.560      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.202  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.694      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.215  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.217  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.694      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 3.219  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.703      ;
; 12.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[23]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 6.944      ;
; 12.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[19]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 6.949      ;
; 12.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[18]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.958      ;
; 12.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[20]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 6.949      ;
; 12.713 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.080      ;
; 12.713 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.066      ;
; 12.714 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[17]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 6.923      ;
; 12.714 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[16]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.934      ;
; 12.714 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[22]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.934      ;
; 12.714 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.070      ;
; 12.714 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.070      ;
; 12.715 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[21]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 6.903      ;
; 12.719 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[31]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 6.985      ;
; 12.721 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[29]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 6.973      ;
; 12.722 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 6.972      ;
; 12.725 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 6.962      ;
; 12.725 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 6.962      ;
; 12.727 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 7.065      ;
; 12.727 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[3]     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 7.065      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.056      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 7.045      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 7.026      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.056      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 7.045      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 7.112      ;
; 12.731 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 7.112      ;
; 12.735 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 7.098      ;
; 12.735 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 7.098      ;
; 12.735 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 7.098      ;
; 12.736 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 6.931      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 6.946      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.942      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.964      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[24]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 6.946      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 6.946      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 6.946      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 6.950      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.964      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 7.089      ;
; 12.737 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 7.089      ;
; 12.738 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.917      ;
; 12.738 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 6.959      ;
; 12.738 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 6.959      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[27]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.961      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.960      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[25]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.961      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[26]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.961      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[28]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.960      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[30]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.960      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.916      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 7.043      ;
; 12.739 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 7.043      ;
; 12.748 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.058      ;
; 12.749 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 7.077      ;
; 12.749 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 7.073      ;
; 12.749 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 7.073      ;
; 12.749 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 7.069      ;
; 12.749 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 7.073      ;
; 12.749 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 7.073      ;
; 12.750 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 7.090      ;
; 12.750 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 7.090      ;
; 12.750 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 7.086      ;
; 12.750 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.044      ;
; 12.750 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 7.086      ;
; 12.753 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.035      ;
; 12.753 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.035      ;
; 12.755 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 7.083      ;
; 12.755 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.039      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.385      ;
; 47.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.385      ;
; 48.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.104      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 3.075      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 3.042      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 3.042      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 3.042      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 3.042      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 3.042      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.776      ;
; 97.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.706      ;
; 97.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.706      ;
; 97.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.706      ;
; 97.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.706      ;
; 97.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.706      ;
; 97.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.706      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.425      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.038      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.987      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.008      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.008      ;
; 97.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.975      ;
; 97.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.975      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.825      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
; 98.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.785      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.359  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.662      ;
; 1.409  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.710      ;
; 1.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.894      ;
; 1.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.894      ;
; 1.598  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.917      ;
; 1.598  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.917      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.603  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.898      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 1.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.947      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.300      ;
; 2.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.520      ;
; 2.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.520      ;
; 2.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.520      ;
; 2.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.520      ;
; 2.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.520      ;
; 2.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.520      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.600      ;
; 2.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.833      ;
; 2.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.833      ;
; 2.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.833      ;
; 2.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.833      ;
; 2.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.833      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 2.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.866      ;
; 51.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.384      ; 1.998      ;
; 51.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.372      ; 2.271      ;
; 51.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.372      ; 2.271      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 5.555 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[11]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 5.865      ;
; 5.555 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[12]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 5.865      ;
; 5.555 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[14]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 5.865      ;
; 5.560 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.843      ;
; 5.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 5.814      ;
; 5.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 5.814      ;
; 5.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 5.814      ;
; 5.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 5.814      ;
; 5.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|wait_latency_counter[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|wait_latency_counter[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|wait_latency_counter[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|wait_latency_counter[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.814      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[7]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[7]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[0]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[8]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[8]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[9]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.808      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[2]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.802      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[2]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.802      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[2]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[1]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.802      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.804      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.806      ;
; 5.579 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|waitrequest_reset_override                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 5.837      ;
; 5.579 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[5]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 5.837      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[15]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 5.813      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[15]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 5.813      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x1_output_init_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x1_output_init_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[7]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 5.807      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[7]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[7]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[11]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 5.807      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[13]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 5.807      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[13]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[13]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[13]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[10]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[10]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 5.807      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[5]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.821      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[5]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[5]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[4]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[4]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[4]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[4]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 5.822      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[12]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[12]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[12]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[0]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.821      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[0]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 5.813      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[0]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 5.813      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 5.813      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[0]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 5.830      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[8]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[8]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[8]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[9]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[9]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.819      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[9]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 5.807      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[9]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 5.807      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[9]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 5.829      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[9]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
; 5.588 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 5.828      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[11]                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[11]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[11]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[12]                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[12]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[12]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[13]                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[13]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[13]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_1                                                                                                                                                                                                                  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_2                                                                                                                                                                                                                  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_3                                                                                                                                                                                                                  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_4                                                                                                                                                                                                                  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_1                                                                                                                                                                                                                  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_2                                                                                                                                                                                                                  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_3                                                                                                                                                                                                                  ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[21]                                                                                                                                                                                                                              ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[21]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[21]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[22]                                                                                                                                                                                                                              ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[22]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[22]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]                                                                                                                                                                                                                              ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.573 ; 9.974        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.574 ; 9.975        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.747 ; 9.905        ; 0.158          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                                  ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1                     ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]               ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]               ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]               ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[0]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[10]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[11]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[12]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[13]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[14]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[15]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[16]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[17]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[18]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[19]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[1]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[20]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[21]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[22]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[23]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[24]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[25]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[26]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[27]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[28]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[29]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[2]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[30]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[31]                                  ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[3]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[4]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[5]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[6]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[7]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[8]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[9]                                   ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]               ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]               ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]               ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]               ;
; 9.781 ; 9.969        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]               ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[0]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[10]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[11]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[12]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[13]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[14]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[15]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[16]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[17]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[18]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[19]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[1]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[20]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[21]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[22]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[23]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[24]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[25]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[26]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[27]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[28]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[29]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[2]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[30]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[31]                                  ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[3]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[4]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[5]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[6]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[7]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[8]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[9]                                   ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]               ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]               ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]               ;
; 9.809 ; 10.029       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]               ;
; 9.810 ; 10.030       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1                     ;
; 9.810 ; 10.030       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]               ;
; 9.810 ; 10.030       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]               ;
; 9.810 ; 10.030       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]               ;
; 9.810 ; 10.030       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]               ;
; 9.891 ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.903 ; 9.903        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                        ;
; 9.903 ; 9.903        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                          ;
; 9.903 ; 9.903        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|gpio_to_the_opamp_reg|clk                                         ;
; 9.916 ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.920 ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1|clk                            ;
; 9.920 ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]|clk                      ;
; 9.920 ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]|clk                      ;
; 9.920 ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]|clk                      ;
; 9.921 ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[0]|clk                                          ;
; 9.921 ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[10]|clk                                         ;
; 9.921 ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[11]|clk                                         ;
; 9.921 ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[12]|clk                                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TD_CLK27'                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; 18.410 ; 18.410       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; TD_CLK27~input|o                                                                     ;
; 18.418 ; 18.418       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]           ;
; 18.418 ; 18.418       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|observablevcoout ;
; 18.437 ; 18.437       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; TD_CLK27~input|i                                                                     ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; TD_CLK27~input|i                                                                     ;
; 18.599 ; 18.599       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]         ;
; 18.618 ; 18.618       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]           ;
; 18.618 ; 18.618       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|observablevcoout ;
; 18.627 ; 18.627       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; TD_CLK27~input|o                                                                     ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; TD_CLK27 ; Rise       ; TD_CLK27                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.679 ; 19.899       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ;
; 19.680 ; 19.900       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ;
; 19.740 ; 19.975       ; 0.235          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.789 ; 20.024       ; 0.235          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.808 ; 19.961       ; 0.153          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                         ;
; 19.808 ; 19.961       ; 0.153          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.494 ; 49.714       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.494 ; 49.714       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.494 ; 49.714       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ;
; 49.548 ; 49.736       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                      ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.554 ; 49.742       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 7.435 ; 7.556 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; 7.426 ; 7.556 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; 6.793 ; 7.164 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; 7.435 ; 7.422 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; 7.041 ; 7.358 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; 7.239 ; 7.297 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; 6.569 ; 6.913 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; 6.637 ; 6.735 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; 6.617 ; 7.080 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; 6.905 ; 7.000 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; 6.548 ; 7.030 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.480 ; 1.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.418 ; 1.525 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.442 ; 1.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.442 ; 1.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.420 ; 1.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.426 ; 1.533 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.436 ; 1.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.454 ; 1.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.432 ; 1.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.480 ; 1.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.462 ; 1.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.456 ; 1.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.415 ; 1.522 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.426 ; 1.533 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.429 ; 1.536 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.438 ; 1.545 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.428 ; 1.535 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.455 ; 1.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.413 ; 1.520 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.396 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.379 ; 1.486 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.409 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.409 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.390 ; 1.497 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.395 ; 1.502 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.420 ; 1.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 6.904 ; 7.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.409 ; 1.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.387 ; 1.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.399 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.492 ; 1.599 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.464 ; 1.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.619 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.779 ; 3.908 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 7.735 ; 7.787 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -1.828 ; -2.072 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; -2.262 ; -2.530 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; -1.828 ; -2.072 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; -2.698 ; -2.897 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; -2.673 ; -2.897 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; -3.042 ; -3.236 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; -2.583 ; -2.815 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; -2.605 ; -2.837 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; -2.689 ; -2.916 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; -3.003 ; -3.236 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; -2.994 ; -3.193 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.674 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.740 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.721 ; -0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.712 ; -0.819 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.737 ; -0.844 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.702 ; -0.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.737 ; -0.844 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.747 ; -0.854 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.715 ; -0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.721 ; -0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.731 ; -0.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.747 ; -0.854 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.751 ; -0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.727 ; -0.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.776 ; -0.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.758 ; -0.865 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.751 ; -0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.711 ; -0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.723 ; -0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.725 ; -0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.734 ; -0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.724 ; -0.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.753 ; -0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.721 ; -0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.709 ; -0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.691 ; -0.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.674 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.704 ; -0.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.704 ; -0.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.685 ; -0.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.690 ; -0.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.715 ; -0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.720 ; -0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -5.913 ; -6.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.689 ; -0.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.711 ; -0.815 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.689 ; -0.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.788 ; -0.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.760 ; -0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.816 ; -0.923 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.809 ; -0.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.740 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.164 ; -0.344 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -1.529 ; -1.721 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 6.561  ; 6.450  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 6.561  ; 6.450  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 3.162  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 2.980  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.673  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.654  ; 3.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.596  ; 3.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.443  ; 3.340  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.673  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.606  ; 3.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.621  ; 3.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.468  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.492  ; 3.389  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.627  ; 3.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.619  ; 3.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.500  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.631  ; 3.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.453  ; 3.350  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.615  ; 3.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.673  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.629  ; 3.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.688  ; 3.571  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.692  ; 3.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.692  ; 3.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.694  ; 3.577  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.668  ; 3.551  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.678  ; 3.561  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.713  ; 3.596  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.512  ; 3.409  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.698  ; 3.581  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.655  ; 3.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.620  ; 3.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.655  ; 3.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.659  ; 3.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.694  ; 3.577  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.709  ; 3.592  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.646  ; 3.529  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.474  ; 3.371  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.642  ; 3.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.610  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 10.238 ; 9.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 10.111 ; 9.586  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.522  ; 3.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.675  ; 3.558  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.551  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.715  ; 5.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.693  ; 3.576  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.713  ; 5.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.670  ; 5.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.548  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.581  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.538  ; 3.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.203 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.290 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.493 ; 23.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.478 ; 23.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.198 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.482 ; 23.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.472 ; 23.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.527 ; 23.416 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.523 ; 23.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.477 ; 23.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.488 ; 23.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.498 ; 23.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.542 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.983 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 16.505 ; 16.590 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 6.438  ; 6.326  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 6.438  ; 6.326  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 2.556  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 2.377  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.911  ; 2.808  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.120  ; 3.003  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.064  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.911  ; 2.808  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.140  ; 3.023  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.074  ; 2.957  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.089  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.935  ; 2.832  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.959  ; 2.856  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.094  ; 2.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.086  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.966  ; 2.863  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.112  ; 2.995  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.099  ; 2.982  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.921  ; 2.818  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.921  ; 2.818  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.119  ; 3.002  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.083  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.139  ; 3.022  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.979  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.096  ; 2.979  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.155  ; 3.038  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.162  ; 3.045  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.158  ; 3.041  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.152  ; 3.035  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.158  ; 3.041  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.160  ; 3.043  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.134  ; 3.017  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.144  ; 3.027  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.188  ; 3.071  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.106  ; 2.989  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.180  ; 3.063  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.979  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.164  ; 3.047  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.105  ; 2.988  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.094  ; 2.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.131  ; 3.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.122  ; 3.005  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.112  ; 2.995  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.085  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.115  ; 2.998  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.087  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.104  ; 2.987  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.121  ; 3.004  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.151  ; 3.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.151  ; 3.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.130  ; 3.013  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.125  ; 3.008  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.160  ; 3.043  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.175  ; 3.058  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.941  ; 2.838  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.165  ; 3.048  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.093  ; 2.976  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.114  ; 2.997  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.941  ; 2.838  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.108  ; 2.991  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.078  ; 2.961  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 8.977  ; 8.511  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 8.700  ; 8.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.989  ; 2.877  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.988  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.985  ; 2.873  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.133  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.009  ; 2.897  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.133  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.141  ; 3.024  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.181  ; 4.729  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.195  ; 4.743  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.160  ; 3.043  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.116  ; 2.999  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.180  ; 4.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.137  ; 4.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.015  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.047  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.029  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.045  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.045  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.026  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.034  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.034  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.122  ; 3.005  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.128  ; 3.011  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.038  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.026  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.038  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.009  ; 2.897  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.009  ; 2.897  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.153  ; 3.036  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.005  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.715 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.804 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.961 ; 22.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.004 ; 22.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.014 ; 22.902 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.981 ; 22.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.007 ; 22.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.007 ; 22.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.997 ; 22.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.961 ; 22.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.997 ; 22.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.946 ; 22.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.940 ; 22.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.970 ; 22.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.950 ; 22.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.980 ; 22.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.940 ; 22.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.995 ; 22.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.005 ; 22.893 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.953 ; 22.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.991 ; 22.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.944 ; 22.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.947 ; 22.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.947 ; 22.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.956 ; 22.844 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.979 ; 22.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.947 ; 22.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.953 ; 22.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.965 ; 22.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.970 ; 22.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.953 ; 22.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.009 ; 22.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.379 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.000 ; 14.107 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                    ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.349  ; 3.196  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.497  ; 3.319  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.536  ; 3.358  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.545  ; 3.367  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.530  ; 3.352  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.545  ; 3.367  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.530  ; 3.352  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.530  ; 3.352  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.542  ; 3.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.526  ; 3.348  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.526  ; 3.348  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.540  ; 3.362  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.496  ; 3.318  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.540  ; 3.362  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.521  ; 3.343  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.349  ; 3.196  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.526  ; 3.348  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.516  ; 3.338  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.504  ; 3.326  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.522  ; 3.344  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.513  ; 3.335  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.513  ; 3.335  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.484  ; 3.306  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.516  ; 3.338  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.508  ; 3.330  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.526  ; 3.348  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.543  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.543  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.543  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.542  ; 3.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.537  ; 3.359  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.542  ; 3.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.547  ; 3.369  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 11.238 ; 11.068 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.571  ; 5.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.946  ; 6.776  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.364  ; 6.194  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.162  ; 6.992  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.162  ; 6.992  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.207  ; 7.037  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.147  ; 6.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.147  ; 6.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.480  ; 7.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.571  ; 5.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.633  ; 5.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.826  ; 5.648  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.872  ; 5.694  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.074  ; 6.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.868  ; 6.698  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.207  ; 7.037  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.868  ; 6.698  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.819  ; 2.666 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.967  ; 2.789 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.006  ; 2.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.013  ; 2.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.999  ; 2.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.013  ; 2.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.999  ; 2.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.999  ; 2.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.011  ; 2.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.995  ; 2.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.995  ; 2.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.009  ; 2.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.967  ; 2.789 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009  ; 2.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.991  ; 2.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.819  ; 2.666 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.995  ; 2.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.986  ; 2.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.975  ; 2.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.992  ; 2.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.983  ; 2.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.983  ; 2.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.956  ; 2.778 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.986  ; 2.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.978  ; 2.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.995  ; 2.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.012  ; 2.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.012  ; 2.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.012  ; 2.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.011  ; 2.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.006  ; 2.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.011  ; 2.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.016  ; 2.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 10.087 ; 9.917 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.871  ; 4.693 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.149  ; 5.979 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.591  ; 5.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.357  ; 6.187 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.357  ; 6.187 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.400  ; 6.230 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.342  ; 6.172 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.342  ; 6.172 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.662  ; 6.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.871  ; 4.693 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.931  ; 4.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.115  ; 4.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.159  ; 4.981 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.314  ; 6.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.075  ; 5.905 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.400  ; 6.230 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.075  ; 5.905 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.398     ; 3.576     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.437     ; 3.615     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.446     ; 3.624     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.431     ; 3.609     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.446     ; 3.624     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.431     ; 3.609     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.431     ; 3.609     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.443     ; 3.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.427     ; 3.605     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.427     ; 3.605     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.441     ; 3.619     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.397     ; 3.575     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.441     ; 3.619     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.422     ; 3.600     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.427     ; 3.605     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.417     ; 3.595     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.405     ; 3.583     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.423     ; 3.601     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.414     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.414     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385     ; 3.563     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.417     ; 3.595     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.409     ; 3.587     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.427     ; 3.605     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.444     ; 3.622     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.444     ; 3.622     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.444     ; 3.622     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.443     ; 3.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.438     ; 3.616     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.443     ; 3.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.448     ; 3.626     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 10.518    ; 10.688    ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.226     ; 5.404     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.489     ; 6.659     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.022     ; 6.192     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.817     ; 6.987     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.817     ; 6.987     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.722     ; 6.892     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.804     ; 6.974     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.804     ; 6.974     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.090     ; 7.260     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.226     ; 5.404     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.278     ; 5.456     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.451     ; 5.629     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.481     ; 5.659     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.637     ; 6.815     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.432     ; 6.602     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.722     ; 6.892     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.432     ; 6.602     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.742     ; 2.895     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.865     ; 3.043     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.904     ; 3.082     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.911     ; 3.089     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.897     ; 3.075     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.911     ; 3.089     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.897     ; 3.075     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.897     ; 3.075     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.909     ; 3.087     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.893     ; 3.071     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.893     ; 3.071     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.907     ; 3.085     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.865     ; 3.043     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.907     ; 3.085     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.889     ; 3.067     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.742     ; 2.895     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.893     ; 3.071     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.884     ; 3.062     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.873     ; 3.051     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.890     ; 3.068     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.881     ; 3.059     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.881     ; 3.059     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.854     ; 3.032     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.884     ; 3.062     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.876     ; 3.054     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.893     ; 3.071     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.910     ; 3.088     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.910     ; 3.088     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.910     ; 3.088     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.909     ; 3.087     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.904     ; 3.082     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.909     ; 3.087     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.914     ; 3.092     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 9.315     ; 9.485     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.533     ; 4.711     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.704     ; 5.874     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.256     ; 5.426     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.019     ; 6.189     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.019     ; 6.189     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.928     ; 6.098     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.007     ; 6.177     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.007     ; 6.177     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.281     ; 6.451     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.533     ; 4.711     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.582     ; 4.760     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.748     ; 4.926     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.777     ; 4.955     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.887     ; 6.065     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.650     ; 5.820     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.928     ; 6.098     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.650     ; 5.820     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.861 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 37.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.843       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.018       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.028                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.000       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.048                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.030       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.018       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 54.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.864       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 16.708       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 54.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 16.564       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.029                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 16.973       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.026       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.094       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.027       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.081       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.296                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.025       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.242       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.494                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.027       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.439       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.699                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 18.843       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.841       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.015       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 111.779                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.723       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.027       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 111.914                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.858       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.027       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.113                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.268       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.754       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.091       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.460                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.341       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.091       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.596                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.476       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.091       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.596                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.820       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.685       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.091       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.858                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.803       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.027       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.904                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.848       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.027       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 194.748                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.821       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 95.927       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 195.986                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.818       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.168       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 72.64 MHz  ; 72.64 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 101.24 MHz ; 101.24 MHz      ; CLOCK_50                                                                    ;      ;
; 110.06 MHz ; 110.06 MHz      ; altera_reserved_tck                                                         ;      ;
; 132.03 MHz ; 132.03 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.107  ; 0.000         ;
; CLOCK_50                                                                    ; 10.122 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.426 ; 0.000         ;
; altera_reserved_tck                                                         ; 45.457 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.348 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.391 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.392 ; 0.000         ;
; CLOCK_50                                                                    ; 0.696 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.654  ; 0.000         ;
; altera_reserved_tck                                                         ; 48.084 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 1.223 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.967 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.585  ; 0.000         ;
; CLOCK_50                                                                    ; 9.755  ; 0.000         ;
; TD_CLK27                                                                    ; 18.405 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.681 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.366 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                                           ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.743      ;
; 6.119 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 3.744      ;
; 6.125 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.715      ;
; 6.234 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 13.532     ;
; 6.349 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.494      ;
; 6.377 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 3.474      ;
; 6.386 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.464      ;
; 6.391 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.449      ;
; 6.393 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.457      ;
; 6.396 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.454      ;
; 6.416 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 13.460     ;
; 6.434 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.406      ;
; 6.437 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.403      ;
; 6.472 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 13.297     ;
; 6.478 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 3.375      ;
; 6.533 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.317      ;
; 6.535 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.315      ;
; 6.572 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 3.291      ;
; 6.585 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.265      ;
; 6.590 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.260      ;
; 6.596 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.244      ;
; 6.599 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.241      ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.190      ;
; 6.652 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.188      ;
; 6.668 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.175      ;
; 6.677 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.166      ;
; 6.679 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 3.174      ;
; 6.706 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 13.070     ;
; 6.793 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 3.072      ;
; 6.827 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 12.946     ;
; 6.858 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 2.993      ;
; 6.859 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[16]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 12.923     ;
; 6.895 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 12.890     ;
; 6.940 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 2.903      ;
; 6.956 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 12.823     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.948     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.971     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.874      ;
; 6.988 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.959     ;
; 6.994 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_WE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 12.772     ;
; 7.014 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.836      ;
; 7.017 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.833      ;
; 7.018 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 2.825      ;
; 7.029 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 2.836      ;
; 7.037 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 2.828      ;
; 7.045 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.817      ;
; 7.048 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.805      ;
; 7.052 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 12.727     ;
; 7.062 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto0       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.885     ;
; 7.075 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]  ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 12.701     ;
; 7.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 2.759      ;
; 7.106 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.757      ;
; 7.131 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.731      ;
; 7.133 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.730      ;
; 7.144 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.719      ;
; 7.153 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.709      ;
; 7.157 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break_pulse ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.790     ;
; 7.161 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.702      ;
; 7.167 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.780     ;
; 7.177 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.673      ;
; 7.179 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.768     ;
; 7.180 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.670      ;
; 7.194 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 12.689     ;
; 7.206 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 2.645      ;
; 7.212 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]  ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[7]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 12.570     ;
; 7.212 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 2.631      ;
; 7.243 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.610      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_shift_rot ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto0       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.694     ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.253 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.587      ;
; 7.262 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.591      ;
; 7.272 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.614     ;
; 7.274 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[12]                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 12.490     ;
; 7.277 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_CE_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 12.502     ;
; 7.283 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.558      ;
; 7.297 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.553      ;
; 7.299 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]  ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 12.484     ;
; 7.323 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 12.566     ;
; 7.333 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceon     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.614     ;
; 7.333 ; nios_system:NiosII|nios_system_CPU:cpu|A_ctrl_mul_lsw   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceoff    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 12.614     ;
+-------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.122 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.673      ;
; 10.164 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.631      ;
; 10.178 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.615      ;
; 10.218 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.577      ;
; 10.233 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.562      ;
; 10.344 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.451      ;
; 10.349 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 9.439      ;
; 10.385 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 9.403      ;
; 10.457 ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.338      ;
; 10.499 ; pwm_output:gpio_pwm_controller|frequency_counter[11]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.296      ;
; 10.540 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 9.248      ;
; 10.563 ; pwm_output:gpio_pwm_controller|frequency_counter[7]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.232      ;
; 10.614 ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.181      ;
; 10.623 ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.172      ;
; 10.664 ; pwm_output:gpio_pwm_controller|frequency_counter[9]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.131      ;
; 10.704 ; pwm_output:gpio_pwm_controller|frequency_counter[21]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.086      ;
; 10.734 ; pwm_output:gpio_pwm_controller|frequency_counter[18]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.056      ;
; 10.743 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.050      ;
; 10.790 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.003      ;
; 10.804 ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.991      ;
; 10.871 ; pwm_output:gpio_pwm_controller|frequency_counter[10]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.924      ;
; 10.899 ; pwm_output:gpio_pwm_controller|frequency_counter[19]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.891      ;
; 10.904 ; pwm_output:gpio_pwm_controller|frequency_counter[22]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.886      ;
; 10.933 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 8.860      ;
; 10.955 ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.840      ;
; 10.986 ; pwm_output:gpio_pwm_controller|frequency_counter[8]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.809      ;
; 11.013 ; pwm_output:gpio_pwm_controller|frequency_counter[23]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.777      ;
; 11.046 ; pwm_output:gpio_pwm_controller|frequency_counter[16]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.744      ;
; 11.071 ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.724      ;
; 11.073 ; pwm_output:gpio_pwm_controller|frequency_counter[20]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.717      ;
; 11.079 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 8.714      ;
; 11.196 ; pwm_output:gpio_pwm_controller|frequency_counter[17]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.594      ;
; 11.610 ; pwm_output:gpio_pwm_controller|frequency_counter[26]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.180      ;
; 11.804 ; pwm_output:gpio_pwm_controller|frequency_counter[28]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.986      ;
; 11.975 ; pwm_output:gpio_pwm_controller|frequency_counter[29]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.815      ;
; 12.126 ; pwm_output:gpio_pwm_controller|frequency_counter[27]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.664      ;
; 12.133 ; pwm_output:gpio_pwm_controller|frequency_counter[24]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.657      ;
; 12.217 ; pwm_output:gpio_pwm_controller|frequency_counter[30]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.573      ;
; 12.246 ; pwm_output:gpio_pwm_controller|frequency_counter[25]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.544      ;
; 12.566 ; pwm_output:gpio_pwm_controller|frequency_counter[31]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.224      ;
; 12.573 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 7.350      ;
; 12.732 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.193      ;
; 12.744 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.174      ;
; 12.774 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.151      ;
; 12.780 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.138      ;
; 12.828 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.097      ;
; 12.843 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.082      ;
; 12.935 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.983      ;
; 12.954 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.971      ;
; 13.067 ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.858      ;
; 13.109 ; pwm_output:gpio_pwm_controller|frequency_counter[11]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.816      ;
; 13.138 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.785      ;
; 13.173 ; pwm_output:gpio_pwm_controller|frequency_counter[7]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.752      ;
; 13.185 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.738      ;
; 13.224 ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.701      ;
; 13.233 ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.692      ;
; 13.274 ; pwm_output:gpio_pwm_controller|frequency_counter[9]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.651      ;
; 13.314 ; pwm_output:gpio_pwm_controller|frequency_counter[21]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.606      ;
; 13.328 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.595      ;
; 13.344 ; pwm_output:gpio_pwm_controller|frequency_counter[18]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.576      ;
; 13.396 ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.395      ;
; 13.414 ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.511      ;
; 13.474 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.449      ;
; 13.481 ; pwm_output:gpio_pwm_controller|frequency_counter[10]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.444      ;
; 13.509 ; pwm_output:gpio_pwm_controller|frequency_counter[19]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.411      ;
; 13.514 ; pwm_output:gpio_pwm_controller|frequency_counter[22]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.406      ;
; 13.565 ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.360      ;
; 13.596 ; pwm_output:gpio_pwm_controller|frequency_counter[8]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.329      ;
; 13.623 ; pwm_output:gpio_pwm_controller|frequency_counter[23]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.297      ;
; 13.656 ; pwm_output:gpio_pwm_controller|frequency_counter[16]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.264      ;
; 13.681 ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.244      ;
; 13.683 ; pwm_output:gpio_pwm_controller|frequency_counter[20]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.237      ;
; 13.806 ; pwm_output:gpio_pwm_controller|frequency_counter[17]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.114      ;
; 14.062 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.861      ;
; 14.062 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.861      ;
; 14.062 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.861      ;
; 14.062 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.861      ;
; 14.104 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.819      ;
; 14.104 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.819      ;
; 14.104 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.819      ;
; 14.104 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.819      ;
; 14.158 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.765      ;
; 14.158 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.765      ;
; 14.158 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.765      ;
; 14.158 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.765      ;
; 14.173 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.750      ;
; 14.173 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.750      ;
; 14.173 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.750      ;
; 14.173 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.750      ;
; 14.220 ; pwm_output:gpio_pwm_controller|frequency_counter[26]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.700      ;
; 14.284 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.639      ;
; 14.284 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.639      ;
; 14.284 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.639      ;
; 14.284 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.639      ;
; 14.360 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.561      ;
; 14.360 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.561      ;
; 14.360 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.561      ;
; 14.360 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.561      ;
; 14.360 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.561      ;
; 14.360 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.561      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 32.426 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.147     ; 7.302      ;
; 32.432 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 7.295      ;
; 32.688 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 6.958      ;
; 32.689 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 6.957      ;
; 32.698 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.153     ; 7.024      ;
; 32.915 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 6.731      ;
; 33.173 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 6.473      ;
; 33.278 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 6.368      ;
; 33.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.363     ; 6.192      ;
; 33.614 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 6.107      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.940      ;
; 33.765 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.142     ; 5.968      ;
; 33.771 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.146     ; 5.958      ;
; 33.791 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.155     ; 5.929      ;
; 33.808 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.838      ;
; 33.836 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.357     ; 5.809      ;
; 33.836 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.357     ; 5.809      ;
; 33.836 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.357     ; 5.809      ;
; 33.857 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.356     ; 5.789      ;
; 34.032 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.357     ; 5.613      ;
; 34.117 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.145     ; 5.613      ;
; 34.182 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.142     ; 5.551      ;
; 34.342 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.357     ; 5.303      ;
; 34.396 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.141     ; 5.338      ;
; 34.399 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.565      ;
; 34.419 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.221      ;
; 34.527 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 5.194      ;
; 34.632 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.131     ; 5.112      ;
; 34.792 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.849      ;
; 34.802 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.839      ;
; 34.920 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.721      ;
; 34.966 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.131     ; 4.778      ;
; 34.972 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.669      ;
; 34.994 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.647      ;
; 35.038 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.603      ;
; 35.047 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.355     ; 4.600      ;
; 35.054 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.587      ;
; 35.067 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 4.574      ;
; 35.071 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 4.650      ;
; 35.113 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.527      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.129 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.791      ;
; 35.156 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.153     ; 4.566      ;
; 35.191 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.449      ;
; 35.321 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.319      ;
; 35.323 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 4.398      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.547      ;
; 35.381 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.259      ;
; 35.411 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.229      ;
; 35.433 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.153     ; 4.289      ;
; 35.490 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.153     ; 4.232      ;
; 35.518 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.122      ;
; 35.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.121      ;
; 35.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.121      ;
; 35.522 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.154     ; 4.199      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.379      ;
; 35.564 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.076      ;
; 35.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.074      ;
; 35.662 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 3.978      ;
; 35.662 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 3.978      ;
; 35.662 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 3.978      ;
; 35.665 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 4.060      ;
; 35.698 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 3.942      ;
; 35.699 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 3.941      ;
; 35.743 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.182      ;
; 35.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.181      ;
; 35.779 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.135      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 4.871      ;
; 46.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 4.287      ;
; 46.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 3.911      ;
; 46.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.824      ;
; 46.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 3.706      ;
; 47.018 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 3.323      ;
; 47.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.342      ; 3.314      ;
; 47.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 3.054      ;
; 47.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 2.992      ;
; 47.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 2.940      ;
; 47.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 2.889      ;
; 47.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 2.613      ;
; 47.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 2.611      ;
; 47.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.341      ; 2.531      ;
; 48.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 2.292      ;
; 48.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 2.294      ;
; 48.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 1.953      ;
; 48.710 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 1.649      ;
; 91.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.153      ;
; 91.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.055      ;
; 91.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.951      ;
; 92.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.934      ;
; 92.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.796      ;
; 92.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.692      ;
; 92.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.675      ;
; 92.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.538      ;
; 92.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.534      ;
; 92.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.440      ;
; 92.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.436      ;
; 92.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.336      ;
; 92.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.332      ;
; 92.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.319      ;
; 92.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.315      ;
; 92.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.200      ;
; 92.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.109      ;
; 92.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.102      ;
; 92.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.011      ;
; 92.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.011      ;
; 92.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.012      ;
; 92.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.998      ;
; 92.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.981      ;
; 93.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.914      ;
; 93.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.907      ;
; 93.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.890      ;
; 93.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.877      ;
; 93.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.840      ;
; 93.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.811      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.788      ;
; 93.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.782      ;
; 93.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.793      ;
; 93.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.780      ;
; 93.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.777      ;
; 93.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.771      ;
; 93.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.742      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.682      ;
; 93.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.679      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.673      ;
; 93.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.670      ;
; 93.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.638      ;
; 93.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.618      ;
; 93.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.621      ;
; 93.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.572      ;
; 93.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.578      ;
; 93.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.575      ;
; 93.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.569      ;
; 93.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.561      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.558      ;
; 93.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.554      ;
; 93.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.552      ;
; 93.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.495      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.456      ;
; 93.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.468      ;
; 93.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.451      ;
; 93.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.451      ;
; 93.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.451      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.428      ;
; 93.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.400      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.397      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.353      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.353      ;
; 93.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.352      ;
; 93.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.335      ;
; 93.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.293      ;
; 93.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.271      ;
; 93.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.276      ;
; 93.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.270      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.262      ;
; 93.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.248      ;
; 93.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.242      ;
; 93.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.249      ;
; 93.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.249      ;
; 93.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.249      ;
; 93.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.228      ;
; 93.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.205      ;
; 93.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.199      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.192      ;
; 93.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.180      ;
; 93.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.151      ;
; 93.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.169      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                          ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.348 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.013      ;
; 0.384 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.052      ;
; 0.385 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.053      ;
; 0.386 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.052      ;
; 0.386 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.054      ;
; 0.387 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.055      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[1]                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[2]                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[2]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                          ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|active_cs_n                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|active_cs_n                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[0]                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[0]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[1]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[2]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[3]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[1]                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[1]                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                     ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[11]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[11]                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                         ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[17]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[17]                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|d1_debugack                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|d1_debugack                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][108]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][108]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                       ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|i_read                                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|i_read                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.439 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.716      ;
; 0.439 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.717      ;
; 0.459 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.737      ;
; 0.460 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.739      ;
; 0.473 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.750      ;
; 0.499 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.776      ;
; 0.504 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.090      ;
; 0.520 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.106      ;
; 0.522 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.108      ;
; 0.527 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.113      ;
; 0.552 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.138      ;
; 0.589 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.867      ;
; 0.590 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.868      ;
; 0.607 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.884      ;
; 0.608 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.885      ;
; 0.609 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.886      ;
; 0.630 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.907      ;
; 0.635 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.912      ;
; 0.635 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.913      ;
; 0.643 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.932      ;
; 0.678 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.955      ;
; 0.683 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.960      ;
; 0.683 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.960      ;
; 0.683 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.960      ;
; 0.685 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.963      ;
; 0.687 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.964      ;
; 0.688 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.965      ;
; 0.692 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.969      ;
; 0.695 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.972      ;
; 0.696 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.973      ;
; 0.697 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.974      ;
; 0.699 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.976      ;
; 0.700 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.977      ;
; 0.702 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.979      ;
; 0.703 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.980      ;
; 0.703 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.980      ;
; 0.704 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.981      ;
; 0.705 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.982      ;
; 0.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.983      ;
; 0.708 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.985      ;
; 0.708 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.986      ;
; 0.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.987      ;
; 0.712 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.989      ;
; 0.716 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.993      ;
; 0.720 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.997      ;
; 0.724 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.001      ;
; 0.725 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.002      ;
; 0.743 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.020      ;
; 0.794 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.071      ;
; 0.796 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.073      ;
; 0.799 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.076      ;
; 0.804 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.804 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.805 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.082      ;
; 0.811 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.088      ;
; 0.812 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.089      ;
; 0.820 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.097      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.107      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.106      ;
; 0.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.107      ;
; 0.886 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.163      ;
; 0.901 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.177      ;
; 0.905 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.183      ;
; 0.922 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.199      ;
; 0.924 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.201      ;
; 0.929 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.212      ;
; 0.930 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.207      ;
; 0.934 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.211      ;
; 0.936 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.213      ;
; 0.941 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.219      ;
; 0.950 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.536      ;
; 0.961 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.232      ;
; 0.972 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.356      ; 1.558      ;
; 1.005 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.282      ;
; 1.006 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.283      ;
; 1.007 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.284      ;
; 1.014 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.291      ;
; 1.015 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.292      ;
; 1.015 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.292      ;
; 1.018 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.295      ;
; 1.018 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.295      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.397 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.684      ;
; 0.410 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.684      ;
; 0.410 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.684      ;
; 0.410 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.684      ;
; 0.439 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.715      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.715      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.464 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.740      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.465 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.465 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.741      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.744      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.747      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.748      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.755      ;
; 0.481 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.482 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.761      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.761      ;
; 0.485 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.759      ;
; 0.486 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.763      ;
; 0.487 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.768      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.768      ;
; 0.494 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.768      ;
; 0.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.774      ;
; 0.502 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.776      ;
; 0.520 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.522 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.856      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.859      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.597 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.873      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.878      ;
; 0.611 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.887      ;
; 0.612 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.886      ;
; 0.615 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.892      ;
; 0.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.893      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.895      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.913      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.913      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.913      ;
; 0.637 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.913      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                  ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.696 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.972      ;
; 0.696 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.972      ;
; 0.696 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.973      ;
; 0.697 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.974      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.974      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.974      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.974      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.975      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.975      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.975      ;
; 0.698 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.975      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.975      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.975      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.976      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.976      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.976      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[30] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.976      ;
; 0.699 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.976      ;
; 0.700 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.977      ;
; 0.700 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.977      ;
; 0.700 ; pwm_output:gpio_pwm_controller|frequency_counter[31] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.977      ;
; 0.702 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.979      ;
; 0.703 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.979      ;
; 0.719 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.995      ;
; 0.719 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.995      ;
; 0.724 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.001      ;
; 0.854 ; pwm_output:gpio_pwm_controller|frequency_counter[4]  ; pwm_output:gpio_pwm_controller|frequency_counter[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.130      ;
; 0.854 ; pwm_output:gpio_pwm_controller|frequency_counter[10] ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.130      ;
; 0.855 ; pwm_output:gpio_pwm_controller|frequency_counter[7]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.131      ;
; 0.865 ; pwm_output:gpio_pwm_controller|frequency_counter[12] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.141      ;
; 0.874 ; pwm_output:gpio_pwm_controller|frequency_counter[2]  ; pwm_output:gpio_pwm_controller|frequency_counter[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.150      ;
; 0.877 ; pwm_output:gpio_pwm_controller|frequency_counter[1]  ; pwm_output:gpio_pwm_controller|frequency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.153      ;
; 1.005 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.281      ;
; 1.013 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.294      ;
; 1.017 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.294      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.295      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.294      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.294      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.295      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.295      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.295      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.294      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.294      ;
; 1.018 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.294      ;
; 1.019 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.295      ;
; 1.019 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.296      ;
; 1.019 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.296      ;
; 1.019 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.296      ;
; 1.020 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.297      ;
; 1.020 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.297      ;
; 1.020 ; pwm_output:gpio_pwm_controller|frequency_counter[30] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.297      ;
; 1.021 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.298      ;
; 1.021 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.297      ;
; 1.021 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.298      ;
; 1.023 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.300      ;
; 1.023 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.299      ;
; 1.030 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.311      ;
; 1.032 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.033 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.309      ;
; 1.034 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.310      ;
; 1.034 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.311      ;
; 1.035 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.312      ;
; 1.036 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.313      ;
; 1.036 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.313      ;
; 1.036 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.313      ;
; 1.037 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.314      ;
; 1.037 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.041 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.317      ;
; 1.045 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.322      ;
; 1.106 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.387      ;
; 1.111 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.387      ;
; 1.111 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.387      ;
; 1.111 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.388      ;
; 1.112 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.389      ;
; 1.112 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.389      ;
; 1.112 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.389      ;
; 1.112 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.388      ;
; 1.116 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.393      ;
; 1.118 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.394      ;
; 1.119 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.396      ;
; 1.134 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.410      ;
; 1.135 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.416      ;
; 1.135 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.416      ;
; 1.136 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.417      ;
; 1.139 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.416      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.416      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.416      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.417      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.416      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.417      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.416      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.417      ;
; 1.140 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.417      ;
; 1.141 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.418      ;
; 1.141 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.418      ;
; 1.141 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.418      ;
; 1.142 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.419      ;
; 1.142 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.419      ;
; 1.143 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.420      ;
; 1.143 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.419      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.654  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.664  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.248      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.667  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.245      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 3.668  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.256      ;
; 13.188 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[23]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 6.481      ;
; 13.188 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[19]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 6.485      ;
; 13.188 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[18]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.494      ;
; 13.188 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[20]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 6.485      ;
; 13.205 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[17]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.461      ;
; 13.205 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[16]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 6.471      ;
; 13.205 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[22]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 6.471      ;
; 13.206 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[21]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 6.439      ;
; 13.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.504      ;
; 13.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[29]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 6.513      ;
; 13.210 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[31]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 6.516      ;
; 13.216 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 6.496      ;
; 13.216 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 6.496      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 6.588      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.579      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.579      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 6.575      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 6.497      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.493      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.499      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.493      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[28]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 6.497      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[30]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 6.497      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.483      ;
; 13.226 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.499      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[27]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.497      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.480      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[25]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.497      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 6.474      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[26]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.497      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 6.462      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[24]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.480      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.454      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.480      ;
; 13.227 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.480      ;
; 13.228 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 6.449      ;
; 13.242 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.573      ;
; 13.242 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[3]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.573      ;
; 13.243 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 6.565      ;
; 13.243 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.555      ;
; 13.243 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 6.565      ;
; 13.243 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.555      ;
; 13.244 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.533      ;
; 13.247 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 6.598      ;
; 13.247 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.607      ;
; 13.247 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.607      ;
; 13.248 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 6.610      ;
; 13.248 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 6.610      ;
; 13.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.551      ;
; 13.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.551      ;
; 13.254 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.590      ;
; 13.254 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.590      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|read_0                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:vga_pixel_buffer_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.696      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.696      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.696      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 6.717      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.696      ;
; 13.263 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.696      ;
; 13.264 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 6.591      ;
; 13.264 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 6.593      ;
; 13.264 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 6.577      ;
; 13.264 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 6.593      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.244      ;
; 48.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.244      ;
; 48.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 1.939      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.915      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.882      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.882      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.882      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.882      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.882      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.627      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.553      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.553      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.553      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.553      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.553      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.553      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.280      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.909      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.848      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.844      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.844      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.854      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.854      ;
; 98.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.701      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.657      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.223  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.499      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.540      ;
; 1.431  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.704      ;
; 1.431  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.704      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.737      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.737      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.715      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.753      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.070      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.266      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.266      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.266      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.266      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.266      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.266      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.093  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.336      ;
; 2.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.546      ;
; 2.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.546      ;
; 2.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.546      ;
; 2.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.546      ;
; 2.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.546      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.575      ;
; 51.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.512      ; 1.818      ;
; 51.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.500      ; 2.043      ;
; 51.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.500      ; 2.043      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.967 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[11]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.253      ;
; 4.967 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[12]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.253      ;
; 4.967 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[14]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.253      ;
; 4.974 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 5.202      ;
; 4.974 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 5.202      ;
; 4.974 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 5.202      ;
; 4.974 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 5.202      ;
; 4.974 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 5.202      ;
; 4.974 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 5.231      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|wait_latency_counter[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|wait_latency_counter[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|wait_latency_counter[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|wait_latency_counter[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 5.202      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[7]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[7]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[0]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[8]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[8]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[9]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.195      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[2]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.189      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[2]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.189      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[2]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[1]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 5.189      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 5.191      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.975 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 5.193      ;
; 4.986 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|waitrequest_reset_override                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.221      ;
; 4.986 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[5]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 5.221      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[5]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[4]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[0]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[2]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[2]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.996 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[1]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[7]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 5.194      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[7]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[7]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[11]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 5.194      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[13]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 5.194      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[10]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 5.194      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[5]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[4]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[8]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[8]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[9]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 5.194      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[9]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 5.194      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[9]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[9]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[3]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[3]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[3]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[3]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[2]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[2]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[6]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[6]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 5.216      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[6]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.997 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[6]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 5.217      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[10]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 5.207      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[5]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 5.205      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 5.205      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[5]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 5.205      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[5]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 5.205      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[4]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 5.205      ;
; 4.998 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 5.205      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_1                                                                                                                                                                                                                  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_2                                                                                                                                                                                                                  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_3                                                                                                                                                                                                                  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_4                                                                                                                                                                                                                  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_1                                                                                                                                                                                                                  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_2                                                                                                                                                                                                                  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_3                                                                                                                                                                                                                  ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[21]                                                                                                                                                                                                                              ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[21]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[21]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[22]                                                                                                                                                                                                                              ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[22]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[22]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]                                                                                                                                                                                                                              ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]~_Duplicate_1                                                                                                                                                                                                                 ;
; 9.586 ; 9.968        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]~_Duplicate_2                                                                                                                                                                                                                 ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.587 ; 9.969        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.755 ; 9.910        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                                  ;
; 9.791 ; 9.975        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]               ;
; 9.791 ; 9.975        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]               ;
; 9.791 ; 9.975        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]               ;
; 9.791 ; 9.975        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]               ;
; 9.791 ; 9.975        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]               ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[0]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[10]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[11]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[12]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[13]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[14]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[15]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[16]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[17]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[18]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[19]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[1]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[20]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[21]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[22]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[23]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[24]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[25]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[26]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[27]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[28]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[29]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[2]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[30]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[31]                                  ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[3]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[4]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[5]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[6]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[7]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[8]                                   ;
; 9.792 ; 9.976        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[9]                                   ;
; 9.793 ; 9.977        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1                     ;
; 9.793 ; 9.977        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]               ;
; 9.793 ; 9.977        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]               ;
; 9.793 ; 9.977        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]               ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[16]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[17]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[18]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[19]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[20]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[21]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[22]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[23]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[24]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[25]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[26]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[27]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[28]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[29]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[30]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[31]                                  ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1                     ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]               ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]               ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]               ;
; 9.804 ; 10.020       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]               ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[0]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[10]                                  ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[11]                                  ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[12]                                  ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[13]                                  ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[14]                                  ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[15]                                  ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[1]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[2]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[3]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[4]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[5]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[6]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[7]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[8]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[9]                                   ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]               ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]               ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]               ;
; 9.805 ; 10.021       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]               ;
; 9.882 ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.882 ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.882 ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.882 ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.902 ; 9.902        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|gpio_to_the_opamp_reg|clk                                         ;
; 9.904 ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 9.907 ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                        ;
; 9.907 ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                          ;
; 9.920 ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]|clk                      ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]|clk                      ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]|clk                      ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]|clk                      ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]|clk                      ;
; 9.925 ; 9.925        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[0]|clk                                          ;
; 9.925 ; 9.925        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[10]|clk                                         ;
; 9.925 ; 9.925        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[11]|clk                                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; 18.405 ; 18.405       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]           ;
; 18.405 ; 18.405       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|observablevcoout ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; TD_CLK27~input|o                                                                     ;
; 18.443 ; 18.443       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; TD_CLK27~input|i                                                                     ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; TD_CLK27~input|i                                                                     ;
; 18.593 ; 18.593       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]         ;
; 18.614 ; 18.614       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; TD_CLK27~input|o                                                                     ;
; 18.629 ; 18.629       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]           ;
; 18.629 ; 18.629       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; TD_CLK27 ; Rise       ; TD_CLK27                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.759 ; 19.989       ; 0.230          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.781 ; 20.011       ; 0.230          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.812 ; 19.962       ; 0.150          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                          ;
; 19.812 ; 19.962       ; 0.150          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.366 ; 49.582       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.366 ; 49.582       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.366 ; 49.582       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.410 ; 49.594       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                      ;
; 49.411 ; 49.595       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                      ;
; 49.412 ; 49.596       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.412 ; 49.596       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.412 ; 49.596       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 6.789 ; 6.577 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; 6.743 ; 6.577 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; 6.153 ; 6.239 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; 6.789 ; 6.466 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; 6.388 ; 6.406 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; 6.577 ; 6.353 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; 5.971 ; 6.007 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; 6.014 ; 5.858 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; 5.929 ; 6.153 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; 6.284 ; 6.092 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; 5.854 ; 6.110 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.278 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.238 ; 1.332 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.226 ; 1.320 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.214 ; 1.308 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.240 ; 1.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.204 ; 1.298 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.237 ; 1.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.247 ; 1.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.216 ; 1.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.222 ; 1.316 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.232 ; 1.326 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.250 ; 1.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.252 ; 1.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.230 ; 1.324 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.278 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.260 ; 1.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.252 ; 1.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.211 ; 1.305 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.221 ; 1.315 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.225 ; 1.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.234 ; 1.328 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.224 ; 1.318 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.252 ; 1.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.221 ; 1.315 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.208 ; 1.302 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.192 ; 1.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.175 ; 1.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.205 ; 1.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.205 ; 1.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.186 ; 1.280 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.187 ; 1.281 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.216 ; 1.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.223 ; 1.317 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 6.219 ; 6.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.316 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.212 ; 1.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.190 ; 1.284 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.215 ; 1.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.215 ; 1.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.194 ; 1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.290 ; 1.384 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.264 ; 1.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.316 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.308 ; 1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.240 ; 1.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.201 ; 1.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.194 ; 1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.201 ; 1.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.650 ; 4.002 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 7.618 ; 7.717 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -1.673 ; -1.725 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; -2.092 ; -2.127 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; -1.673 ; -1.725 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; -2.441 ; -2.456 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; -2.426 ; -2.459 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; -2.779 ; -2.761 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; -2.357 ; -2.374 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; -2.362 ; -2.405 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; -2.441 ; -2.468 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; -2.741 ; -2.754 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; -2.733 ; -2.719 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.549 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.613 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.599 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.587 ; -0.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.614 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.577 ; -0.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.610 ; -0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.620 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.589 ; -0.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.596 ; -0.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.606 ; -0.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.627 ; -0.722 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.603 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.653 ; -0.748 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.635 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.586 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.596 ; -0.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.599 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.608 ; -0.703 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.598 ; -0.693 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.628 ; -0.723 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.596 ; -0.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.583 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.566 ; -0.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.549 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.579 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.579 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.559 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.561 ; -0.656 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.589 ; -0.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.597 ; -0.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -5.335 ; -5.486 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.569 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.592 ; -0.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.569 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.594 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.594 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.573 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.586 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.586 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.665 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.638 ; -0.733 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.692 ; -0.787 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.684 ; -0.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.613 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.580 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.573 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.580 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.262 ; -0.627 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -1.650 ; -2.012 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 5.908  ; 5.813  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 5.908  ; 5.813  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 2.923  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 2.714  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.237  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.340  ; 3.216  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.282  ; 3.158  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.181  ; 3.095  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.237  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.292  ; 3.168  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.308  ; 3.184  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.209  ; 3.123  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.234  ; 3.148  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.245  ; 3.159  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.333  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.318  ; 3.194  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.339  ; 3.215  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.191  ; 3.105  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.339  ; 3.215  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.299  ; 3.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.359  ; 3.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.406  ; 3.282  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.192  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.370  ; 3.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.375  ; 3.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.248  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.255  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.265  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.380  ; 3.256  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.353  ; 3.229  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.363  ; 3.239  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.406  ; 3.282  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.322  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.386  ; 3.262  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.396  ; 3.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.251  ; 3.165  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.383  ; 3.259  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.323  ; 3.199  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.313  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.350  ; 3.226  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.207  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.301  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.333  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.306  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.323  ; 3.199  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.216  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.350  ; 3.226  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.224  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.380  ; 3.256  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.392  ; 3.268  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.309  ; 3.185  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.333  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.218  ; 3.132  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.325  ; 3.201  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 9.664  ; 8.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 9.586  ; 8.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.159  ; 4.703  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.253  ; 3.158  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.256  ; 3.161  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.252  ; 3.157  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.354  ; 3.230  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.277  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.354  ; 3.230  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.361  ; 3.237  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.284  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.145  ; 4.689  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.389  ; 3.265  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.371  ; 3.247  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.159  ; 4.703  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.376  ; 3.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.332  ; 3.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.133  ; 4.657  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.284  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.240  ; 3.145  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.240  ; 3.145  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.098  ; 4.642  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.278  ; 3.183  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.384  ; 3.260  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.314  ; 3.219  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.297  ; 3.202  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.293  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.300  ; 3.205  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.300  ; 3.205  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.281  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.384  ; 3.260  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.371  ; 3.247  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.337  ; 3.213  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.345  ; 3.221  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.306  ; 3.211  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.293  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.306  ; 3.211  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.277  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.277  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.374  ; 3.250  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.268  ; 3.173  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.126 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.213 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 23.283 ; 23.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.273 ; 23.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.283 ; 23.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.245 ; 23.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.276 ; 23.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.276 ; 23.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.268 ; 23.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.225 ; 23.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.268 ; 23.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.214 ; 23.119 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.271 ; 23.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.238 ; 23.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.214 ; 23.119 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.248 ; 23.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.204 ; 23.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.261 ; 23.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.271 ; 23.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.218 ; 23.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.255 ; 23.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.213 ; 23.118 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.247 ; 23.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.215 ; 23.120 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.224 ; 23.129 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.247 ; 23.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.215 ; 23.120 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.218 ; 23.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.234 ; 23.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.238 ; 23.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.218 ; 23.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.279 ; 23.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.778 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.606 ; 15.266 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 5.800  ; 5.705  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 5.800  ; 5.705  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 2.370  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 2.165  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.715  ; 2.628  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.872  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.817  ; 2.692  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.715  ; 2.628  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.894  ; 2.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.827  ; 2.702  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.842  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.743  ; 2.656  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.767  ; 2.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.840  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.778  ; 2.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.866  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.852  ; 2.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.725  ; 2.638  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.725  ; 2.638  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.871  ; 2.746  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.833  ; 2.708  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.891  ; 2.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.785  ; 2.698  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.850  ; 2.725  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.902  ; 2.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.914  ; 2.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.908  ; 2.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.911  ; 2.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.921  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.912  ; 2.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.886  ; 2.761  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.896  ; 2.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.938  ; 2.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.856  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.918  ; 2.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.930  ; 2.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.785  ; 2.698  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.916  ; 2.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.857  ; 2.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.847  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.883  ; 2.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.874  ; 2.749  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.864  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.836  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.867  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.840  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.856  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.873  ; 2.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.903  ; 2.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.903  ; 2.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.882  ; 2.757  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.881  ; 2.756  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.912  ; 2.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.925  ; 2.800  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.751  ; 2.664  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.915  ; 2.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.843  ; 2.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.867  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.751  ; 2.664  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.858  ; 2.733  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.830  ; 2.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 8.524  ; 7.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 8.320  ; 7.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.787  ; 2.692  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.789  ; 2.694  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.785  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 2.887  ; 2.762  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.810  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 2.887  ; 2.762  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.894  ; 2.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 2.818  ; 2.723  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.677  ; 4.220  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 2.921  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.693  ; 4.236  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.910  ; 2.785  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 2.866  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.667  ; 4.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.817  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.632  ; 4.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.811  ; 2.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.848  ; 2.753  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.830  ; 2.735  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.826  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.918  ; 2.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.872  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.880  ; 2.755  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.908  ; 2.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.839  ; 2.744  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.826  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.839  ; 2.744  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.810  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.810  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 2.907  ; 2.782  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.801  ; 2.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.597 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.685 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.759 ; 22.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.807 ; 22.712 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.817 ; 22.722 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.779 ; 22.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.810 ; 22.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.810 ; 22.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.801 ; 22.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.759 ; 22.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.801 ; 22.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.748 ; 22.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.738 ; 22.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.772 ; 22.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.748 ; 22.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.782 ; 22.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.738 ; 22.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.795 ; 22.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.805 ; 22.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.752 ; 22.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.789 ; 22.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.747 ; 22.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.749 ; 22.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.749 ; 22.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.758 ; 22.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.781 ; 22.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.749 ; 22.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.752 ; 22.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.768 ; 22.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.772 ; 22.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.752 ; 22.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.812 ; 22.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.226 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.155 ; 12.848 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                    ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.103  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.192  ; 3.007  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.226  ; 3.041  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.238  ; 3.053  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.221  ; 3.036  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.238  ; 3.053  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.225  ; 3.040  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.225  ; 3.040  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.236  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.219  ; 3.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.219  ; 3.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.232  ; 3.047  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.188  ; 3.003  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.232  ; 3.047  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.212  ; 3.027  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.103  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.219  ; 3.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.209  ; 3.024  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.199  ; 3.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.216  ; 3.031  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.207  ; 3.022  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.207  ; 3.022  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.177  ; 2.992  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.209  ; 3.024  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.202  ; 3.017  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.219  ; 3.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.236  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.236  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.236  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.236  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.234  ; 3.049  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.236  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.238  ; 3.053  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 10.622 ; 10.456 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.199  ; 5.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.595  ; 6.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.020  ; 5.854  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.782  ; 6.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.782  ; 6.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.851  ; 6.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.765  ; 6.599  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.765  ; 6.599  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.102  ; 6.936  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.199  ; 5.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.262  ; 5.077  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.465  ; 5.280  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.513  ; 5.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.668  ; 6.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.520  ; 6.354  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.851  ; 6.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.520  ; 6.354  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.639 ; 2.489 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.728 ; 2.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.760 ; 2.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.772 ; 2.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.756 ; 2.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.772 ; 2.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.759 ; 2.574 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.759 ; 2.574 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.770 ; 2.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.754 ; 2.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.754 ; 2.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.766 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.724 ; 2.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.766 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.748 ; 2.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.639 ; 2.489 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.754 ; 2.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.745 ; 2.560 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.735 ; 2.550 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.751 ; 2.566 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.742 ; 2.557 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.742 ; 2.557 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.714 ; 2.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.745 ; 2.560 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.738 ; 2.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.754 ; 2.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.771 ; 2.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.771 ; 2.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.771 ; 2.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.770 ; 2.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.769 ; 2.584 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.770 ; 2.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.773 ; 2.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 9.568 ; 9.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.575 ; 4.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.870 ; 5.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.317 ; 5.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.049 ; 5.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.049 ; 5.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.115 ; 5.949 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.032 ; 5.866 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.032 ; 5.866 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.356 ; 6.190 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.575 ; 4.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.636 ; 4.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.831 ; 4.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.877 ; 4.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.985 ; 5.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.797 ; 5.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.115 ; 5.949 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.797 ; 5.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.029     ; 3.179     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.083     ; 3.268     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.117     ; 3.302     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.129     ; 3.314     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.112     ; 3.297     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.129     ; 3.314     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.116     ; 3.301     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.116     ; 3.301     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.127     ; 3.312     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.110     ; 3.295     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.110     ; 3.295     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.123     ; 3.308     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.079     ; 3.264     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.123     ; 3.308     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.103     ; 3.288     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.029     ; 3.179     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.110     ; 3.295     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.100     ; 3.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.090     ; 3.275     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.107     ; 3.292     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.098     ; 3.283     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.098     ; 3.283     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.068     ; 3.253     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.100     ; 3.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.093     ; 3.278     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.110     ; 3.295     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.127     ; 3.312     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.127     ; 3.312     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.127     ; 3.312     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.127     ; 3.312     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.125     ; 3.310     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.127     ; 3.312     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.129     ; 3.314     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 9.601     ; 9.767     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.711     ; 4.896     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.904     ; 6.070     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.493     ; 5.659     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.203     ; 6.369     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.203     ; 6.369     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.108     ; 6.274     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.192     ; 6.358     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.192     ; 6.358     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.445     ; 6.611     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.711     ; 4.896     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.757     ; 4.942     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.911     ; 5.096     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.939     ; 5.124     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.976     ; 6.161     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.852     ; 6.018     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.108     ; 6.274     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.852     ; 6.018     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.562     ; 2.712     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.616     ; 2.801     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.648     ; 2.833     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.660     ; 2.845     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.644     ; 2.829     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.660     ; 2.845     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.647     ; 2.832     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.647     ; 2.832     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.658     ; 2.843     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.642     ; 2.827     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.642     ; 2.827     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.654     ; 2.839     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.612     ; 2.797     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.654     ; 2.839     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.636     ; 2.821     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.562     ; 2.712     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.642     ; 2.827     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.633     ; 2.818     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.623     ; 2.808     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.639     ; 2.824     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.630     ; 2.815     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.630     ; 2.815     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.602     ; 2.787     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.633     ; 2.818     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.626     ; 2.811     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.642     ; 2.827     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.659     ; 2.844     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.659     ; 2.844     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.659     ; 2.844     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.658     ; 2.843     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.657     ; 2.842     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.658     ; 2.843     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.661     ; 2.846     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.487     ; 8.653     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.099     ; 4.284     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.200     ; 5.366     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.805     ; 4.971     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.486     ; 5.652     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.486     ; 5.652     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.395     ; 5.561     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.476     ; 5.642     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.476     ; 5.642     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.718     ; 5.884     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.099     ; 4.284     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.144     ; 4.329     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.292     ; 4.477     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.319     ; 4.504     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.314     ; 5.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.149     ; 5.315     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.395     ; 5.561     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.149     ; 5.315     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.068 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.952       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.116       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.124       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.092       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.126       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.115       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.127       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.933       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 16.961       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.126       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 16.781       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.436                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.186       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.549                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.123       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.301       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.123       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.250       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.656                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.121       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.410       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.811                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.124       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.123       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.564       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.008                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 18.953       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.950       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.105       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.285                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.927       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.233       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.411                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.053       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.233       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.585                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.366       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.910       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.309       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.933                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.124       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.500       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.309       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.060                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.626       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.309       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.072                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.919       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.844       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.309       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.352                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.124       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.995       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.233       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.397                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.039       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.233       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 195.061                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.919       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 96.142       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.272                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.917       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.355       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.229  ; 0.000         ;
; CLOCK_50                                                                    ; 15.257 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 36.278 ; 0.000         ;
; altera_reserved_tck                                                         ; 48.056 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.106 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.180 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.181 ; 0.000         ;
; CLOCK_50                                                                    ; 0.299 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.747  ; 0.000         ;
; altera_reserved_tck                                                         ; 49.310 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 0.559 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.540 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                    ; 9.266  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; TD_CLK27                                                                    ; 17.920 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.755 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.301 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 8.229 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.728      ;
; 8.243 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.727      ;
; 8.249 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.701      ;
; 8.336 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.614      ;
; 8.348 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.611      ;
; 8.351 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.606      ;
; 8.354 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.603      ;
; 8.355 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.595      ;
; 8.356 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.601      ;
; 8.357 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.593      ;
; 8.371 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.583      ;
; 8.412 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.545      ;
; 8.419 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.538      ;
; 8.426 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.531      ;
; 8.428 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.529      ;
; 8.431 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.519      ;
; 8.433 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.517      ;
; 8.440 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.510      ;
; 8.440 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.530      ;
; 8.443 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.507      ;
; 8.446 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.516      ;
; 8.472 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.482      ;
; 8.478 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.476      ;
; 8.530 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.432      ;
; 8.536 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.423      ;
; 8.568 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.404      ;
; 8.606 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.352      ;
; 8.620 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.338      ;
; 8.622 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.336      ;
; 8.630 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.324      ;
; 8.639 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.333      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.293      ;
; 8.667 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.303      ;
; 8.677 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.293      ;
; 8.677 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.277      ;
; 8.681 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.281      ;
; 8.689 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.283      ;
; 8.691 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.277      ;
; 8.708 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.260      ;
; 8.710 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.248      ;
; 8.713 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.245      ;
; 8.729 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.241      ;
; 8.733 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.235      ;
; 8.748 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.206      ;
; 8.764 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.206      ;
; 8.767 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.195      ;
; 8.770 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.192      ;
; 8.770 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.182      ;
; 8.770 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.184      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.187      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.187      ;
; 8.775 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[27]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 1.148      ;
; 8.783 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.176      ;
; 8.786 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.172      ;
; 8.789 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[11]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 1.134      ;
; 8.789 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.165      ;
; 8.791 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.161      ;
; 8.794 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[2]         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.133      ;
; 8.802 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.166      ;
; 8.803 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.149      ;
; 8.809 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[18]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.118      ;
; 8.810 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.160      ;
; 8.812 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.142      ;
; 8.816 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.152      ;
; 8.821 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.139      ;
; 8.821 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.151      ;
; 8.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.130      ;
; 8.830 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.130      ;
; 8.833 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.135      ;
; 8.853 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.109      ;
; 8.863 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.109      ;
; 8.864 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.094      ;
; 8.867 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.095      ;
; 8.872 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.086      ;
; 8.875 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.097      ;
; 8.876 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.076      ;
; 8.883 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 1.087      ;
; 8.885 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.069      ;
; 8.886 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 1.086      ;
; 8.897 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.071      ;
; 8.902 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.066      ;
; 8.903 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.056      ;
; 8.906 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.055      ;
; 8.909 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.051      ;
; 8.910 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.051      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.257 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.654      ;
; 15.389 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.516      ;
; 15.393 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.512      ;
; 15.440 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.473      ;
; 15.448 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.457      ;
; 15.460 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.453      ;
; 15.487 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.426      ;
; 15.525 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.388      ;
; 15.551 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.362      ;
; 15.603 ; pwm_output:gpio_pwm_controller|frequency_counter[11]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.310      ;
; 15.605 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.305      ;
; 15.608 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.302      ;
; 15.640 ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.273      ;
; 15.688 ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.225      ;
; 15.689 ; pwm_output:gpio_pwm_controller|frequency_counter[7]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.224      ;
; 15.689 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.221      ;
; 15.691 ; pwm_output:gpio_pwm_controller|frequency_counter[9]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.222      ;
; 15.701 ; pwm_output:gpio_pwm_controller|frequency_counter[21]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.207      ;
; 15.704 ; pwm_output:gpio_pwm_controller|frequency_counter[18]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.204      ;
; 15.724 ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.189      ;
; 15.781 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.129      ;
; 15.787 ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.126      ;
; 15.797 ; pwm_output:gpio_pwm_controller|frequency_counter[19]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.111      ;
; 15.800 ; pwm_output:gpio_pwm_controller|frequency_counter[10]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.113      ;
; 15.801 ; pwm_output:gpio_pwm_controller|frequency_counter[22]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.107      ;
; 15.850 ; pwm_output:gpio_pwm_controller|frequency_counter[23]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.058      ;
; 15.851 ; pwm_output:gpio_pwm_controller|frequency_counter[8]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.062      ;
; 15.861 ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.052      ;
; 15.870 ; pwm_output:gpio_pwm_controller|frequency_counter[16]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.038      ;
; 15.890 ; pwm_output:gpio_pwm_controller|frequency_counter[20]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 4.018      ;
; 15.917 ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 3.996      ;
; 15.940 ; pwm_output:gpio_pwm_controller|frequency_counter[17]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.968      ;
; 16.118 ; pwm_output:gpio_pwm_controller|frequency_counter[26]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.790      ;
; 16.214 ; pwm_output:gpio_pwm_controller|frequency_counter[28]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.694      ;
; 16.303 ; pwm_output:gpio_pwm_controller|frequency_counter[29]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.605      ;
; 16.362 ; pwm_output:gpio_pwm_controller|frequency_counter[24]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.546      ;
; 16.373 ; pwm_output:gpio_pwm_controller|frequency_counter[27]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.535      ;
; 16.401 ; pwm_output:gpio_pwm_controller|frequency_counter[30]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.507      ;
; 16.414 ; pwm_output:gpio_pwm_controller|frequency_counter[25]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.494      ;
; 16.440 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.507      ;
; 16.510 ; pwm_output:gpio_pwm_controller|frequency_counter[31]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.398      ;
; 16.572 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.369      ;
; 16.576 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.365      ;
; 16.631 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.310      ;
; 16.679 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.270      ;
; 16.699 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.250      ;
; 16.726 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.223      ;
; 16.763 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.183      ;
; 16.764 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.185      ;
; 16.784 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.162      ;
; 16.790 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.159      ;
; 16.842 ; pwm_output:gpio_pwm_controller|frequency_counter[11]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.107      ;
; 16.865 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.081      ;
; 16.879 ; pwm_output:gpio_pwm_controller|frequency_counter[5]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.070      ;
; 16.885 ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.025      ;
; 16.927 ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.022      ;
; 16.928 ; pwm_output:gpio_pwm_controller|frequency_counter[7]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.021      ;
; 16.930 ; pwm_output:gpio_pwm_controller|frequency_counter[9]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.019      ;
; 16.937 ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.009      ;
; 16.940 ; pwm_output:gpio_pwm_controller|frequency_counter[21]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.004      ;
; 16.943 ; pwm_output:gpio_pwm_controller|frequency_counter[18]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.001      ;
; 16.963 ; pwm_output:gpio_pwm_controller|frequency_counter[4]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.986      ;
; 17.026 ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.923      ;
; 17.036 ; pwm_output:gpio_pwm_controller|frequency_counter[19]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.908      ;
; 17.039 ; pwm_output:gpio_pwm_controller|frequency_counter[10]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.910      ;
; 17.040 ; pwm_output:gpio_pwm_controller|frequency_counter[22]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.904      ;
; 17.089 ; pwm_output:gpio_pwm_controller|frequency_counter[23]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.855      ;
; 17.090 ; pwm_output:gpio_pwm_controller|frequency_counter[8]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.859      ;
; 17.100 ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.849      ;
; 17.109 ; pwm_output:gpio_pwm_controller|frequency_counter[16]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.835      ;
; 17.129 ; pwm_output:gpio_pwm_controller|frequency_counter[20]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.815      ;
; 17.156 ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.793      ;
; 17.179 ; pwm_output:gpio_pwm_controller|frequency_counter[17]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.765      ;
; 17.320 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.629      ;
; 17.320 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.629      ;
; 17.320 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.629      ;
; 17.320 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.629      ;
; 17.340 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.609      ;
; 17.340 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.609      ;
; 17.340 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.609      ;
; 17.340 ; pwm_output:gpio_pwm_controller|frequency_counter[12]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.609      ;
; 17.357 ; pwm_output:gpio_pwm_controller|frequency_counter[26]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.367 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.582      ;
; 17.367 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.582      ;
; 17.367 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.582      ;
; 17.367 ; pwm_output:gpio_pwm_controller|frequency_counter[14]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.582      ;
; 17.405 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.544      ;
; 17.405 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.544      ;
; 17.405 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.544      ;
; 17.405 ; pwm_output:gpio_pwm_controller|frequency_counter[6]                     ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.544      ;
; 17.431 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.518      ;
; 17.431 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.518      ;
; 17.431 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.518      ;
; 17.431 ; pwm_output:gpio_pwm_controller|frequency_counter[15]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.518      ;
; 17.453 ; pwm_output:gpio_pwm_controller|frequency_counter[28]                    ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.491      ;
; 17.456 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.492      ;
; 17.469 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[0]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.477      ;
; 17.469 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[1]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.477      ;
; 17.469 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[2]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.477      ;
; 17.469 ; pwm_output:gpio_pwm_controller|frequency_counter[13]                    ; pwm_output:gpio_pwm_controller|frequency_counter[3]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.477      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 36.278 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 3.576      ;
; 36.303 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.550      ;
; 36.396 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.452      ;
; 36.835 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.969      ;
; 36.836 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.968      ;
; 36.857 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 2.999      ;
; 36.907 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.952      ;
; 36.923 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.919      ;
; 36.940 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.864      ;
; 36.945 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 2.896      ;
; 37.038 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.766      ;
; 37.095 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.709      ;
; 37.101 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.756      ;
; 37.133 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 2.668      ;
; 37.144 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.713      ;
; 37.146 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.713      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.531      ;
; 37.295 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 2.551      ;
; 37.330 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 2.535      ;
; 37.330 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.474      ;
; 37.343 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.461      ;
; 37.343 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.461      ;
; 37.343 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.461      ;
; 37.349 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.455      ;
; 37.428 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.376      ;
; 37.472 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 2.393      ;
; 37.543 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.309      ;
; 37.557 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.411      ;
; 37.567 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 2.279      ;
; 37.580 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.183     ; 2.224      ;
; 37.591 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 2.210      ;
; 37.657 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 2.190      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 2.104      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.201      ;
; 37.752 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 2.092      ;
; 37.752 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.050      ;
; 37.766 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 2.079      ;
; 37.773 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.029      ;
; 37.822 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.030      ;
; 37.833 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 1.969      ;
; 37.838 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 1.964      ;
; 37.850 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 1.952      ;
; 37.853 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.005      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.181     ; 1.941      ;
; 37.894 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 1.908      ;
; 37.895 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 1.906      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.900 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.045      ;
; 37.901 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 1.901      ;
; 37.912 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 1.890      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.935 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.007      ;
; 37.944 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.908      ;
; 37.944 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 1.857      ;
; 37.997 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.855      ;
; 38.007 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 1.794      ;
; 38.016 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 1.849      ;
; 38.029 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                        ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.828      ;
; 38.034 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 1.767      ;
; 38.062 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.885      ;
; 38.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.884      ;
; 38.081 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 1.720      ;
; 38.084 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.857      ;
; 38.090 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.851      ;
; 38.091 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 1.851      ;
; 38.091 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 1.851      ;
; 38.091 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 1.851      ;
; 38.091 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 1.851      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 2.355      ;
; 48.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 2.014      ;
; 48.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.798      ;
; 48.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.773      ;
; 48.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.685      ;
; 48.809 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.622      ;
; 48.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.538      ;
; 48.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.425      ;
; 49.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.368      ;
; 49.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.358      ;
; 49.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.336      ;
; 49.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.225      ;
; 49.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.207      ;
; 49.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.160      ;
; 49.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.048      ;
; 49.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.037      ;
; 49.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 0.925      ;
; 49.669 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 0.776      ;
; 96.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.801      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.735      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.723      ;
; 96.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.699      ;
; 96.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.633      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.636      ;
; 96.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.621      ;
; 96.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.516      ;
; 96.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.514      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.508      ;
; 96.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.448      ;
; 96.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.442      ;
; 96.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.436      ;
; 96.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.430      ;
; 96.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.383      ;
; 96.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.351      ;
; 96.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.342      ;
; 96.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.333      ;
; 96.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.332      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.317      ;
; 96.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.305      ;
; 96.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.288      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.267      ;
; 96.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.255      ;
; 96.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.244      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.222      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.222      ;
; 96.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.238      ;
; 96.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.212      ;
; 96.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.225      ;
; 96.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.211      ;
; 96.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.210      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.205      ;
; 96.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.191      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.196      ;
; 96.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.178      ;
; 96.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.172      ;
; 96.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.175      ;
; 96.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.166      ;
; 96.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.161      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.160      ;
; 96.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.139      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.130      ;
; 96.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.145      ;
; 96.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.127      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.118      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.109      ;
; 96.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.094      ;
; 96.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.097      ;
; 96.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.079      ;
; 96.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.085      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.070      ;
; 96.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.064      ;
; 96.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.067      ;
; 96.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.059      ;
; 96.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.036      ;
; 96.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.034      ;
; 96.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.034      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.019      ;
; 96.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.027      ;
; 96.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.014      ;
; 96.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.993      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.007      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.995      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.981      ;
; 96.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.967      ;
; 96.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.948      ;
; 97.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.936      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.929      ;
; 97.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.915      ;
; 97.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.914      ;
; 97.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.916      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.919      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.914      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.895      ;
; 97.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.894      ;
; 97.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.907      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.896      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.896      ;
; 97.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.858      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.883      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.106 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.446      ;
; 0.127 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.464      ;
; 0.129 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.466      ;
; 0.132 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.470      ;
; 0.133 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.470      ;
; 0.134 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.471      ;
; 0.135 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.472      ;
; 0.138 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.475      ;
; 0.141 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.483      ;
; 0.142 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[4]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.482      ;
; 0.142 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.479      ;
; 0.143 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.485      ;
; 0.143 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[27]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.480      ;
; 0.145 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.483      ;
; 0.145 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[2]                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.486      ;
; 0.145 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.482      ;
; 0.145 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[12]                                                                                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.482      ;
; 0.147 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[2]                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.466      ;
; 0.147 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.484      ;
; 0.147 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[5]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.483      ;
; 0.148 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[0]                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.491      ;
; 0.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[0]                                                                                              ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[21]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[3]                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.491      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[16]                                                                                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.490      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.487      ;
; 0.151 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.488      ;
; 0.151 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.488      ;
; 0.152 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.494      ;
; 0.152 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.490      ;
; 0.152 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|delayed_y_position[3]                                                                                                                                       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.474      ;
; 0.153 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.491      ;
; 0.154 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|x_position[6]                                                                                                                                               ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.447      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[1]                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[15]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[8]                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.491      ;
; 0.154 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.491      ;
; 0.155 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[5]                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.496      ;
; 0.155 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[23]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.494      ;
; 0.158 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[19]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.159 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[12]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[17]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[10]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[6]                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.502      ;
; 0.162 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.500      ;
; 0.162 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[5]                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[18]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.164 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[30]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.501      ;
; 0.165 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|delayed_y_position[5]                                                                                                                                       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.488      ;
; 0.166 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                              ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.499      ;
; 0.167 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[16]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[28]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[29]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|delayed_y_position[4]                                                                                                                                       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.170 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[1]                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.511      ;
; 0.170 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[3]                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                              ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.505      ;
; 0.178 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[31]                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.478      ;
; 0.181 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                        ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                               ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.481      ;
; 0.182 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                               ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.204 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.330      ;
; 0.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.342      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.343      ;
; 0.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.345      ;
; 0.229 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.353      ;
; 0.233 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.356      ;
; 0.238 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.361      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.259 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.383      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.386      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.315      ;
; 0.194 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.320      ;
; 0.204 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.491      ;
; 0.205 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.492      ;
; 0.206 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.332      ;
; 0.210 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.336      ;
; 0.210 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.497      ;
; 0.213 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.500      ;
; 0.227 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.514      ;
; 0.248 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.375      ;
; 0.255 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.381      ;
; 0.260 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.387      ;
; 0.268 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.394      ;
; 0.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.396      ;
; 0.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.398      ;
; 0.278 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.404      ;
; 0.284 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.410      ;
; 0.288 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.414      ;
; 0.291 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.422      ;
; 0.298 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.437      ;
; 0.322 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.448      ;
; 0.348 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.474      ;
; 0.349 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.475      ;
; 0.351 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.477      ;
; 0.354 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.480      ;
; 0.357 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.483      ;
; 0.357 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.483      ;
; 0.358 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.484      ;
; 0.360 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.486      ;
; 0.362 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.488      ;
; 0.363 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.489      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.495      ;
; 0.377 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.503      ;
; 0.387 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.513      ;
; 0.387 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.513      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.515      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.517      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.518      ;
; 0.394 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.520      ;
; 0.405 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.531      ;
; 0.407 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.533      ;
; 0.408 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.534      ;
; 0.419 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.548      ;
; 0.426 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.548      ;
; 0.428 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.715      ;
; 0.440 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.567      ;
; 0.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.452 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.740      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                  ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; pwm_output:gpio_pwm_controller|frequency_counter[31] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pwm_output:gpio_pwm_controller|frequency_counter[30] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.305 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.430      ;
; 0.311 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.439      ;
; 0.360 ; pwm_output:gpio_pwm_controller|frequency_counter[4]  ; pwm_output:gpio_pwm_controller|frequency_counter[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.485      ;
; 0.361 ; pwm_output:gpio_pwm_controller|frequency_counter[10] ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.486      ;
; 0.364 ; pwm_output:gpio_pwm_controller|frequency_counter[7]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.489      ;
; 0.365 ; pwm_output:gpio_pwm_controller|frequency_counter[12] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.490      ;
; 0.368 ; pwm_output:gpio_pwm_controller|frequency_counter[2]  ; pwm_output:gpio_pwm_controller|frequency_counter[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.493      ;
; 0.377 ; pwm_output:gpio_pwm_controller|frequency_counter[1]  ; pwm_output:gpio_pwm_controller|frequency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.502      ;
; 0.442 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.572      ;
; 0.443 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.567      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.457 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.587      ;
; 0.458 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; pwm_output:gpio_pwm_controller|frequency_counter[30] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; pwm_output:gpio_pwm_controller|frequency_counter[6]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; pwm_output:gpio_pwm_controller|frequency_counter[25] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; pwm_output:gpio_pwm_controller|frequency_counter[0]  ; pwm_output:gpio_pwm_controller|frequency_counter[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; pwm_output:gpio_pwm_controller|frequency_counter[16] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; pwm_output:gpio_pwm_controller|frequency_counter[22] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; pwm_output:gpio_pwm_controller|frequency_counter[20] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; pwm_output:gpio_pwm_controller|frequency_counter[18] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; pwm_output:gpio_pwm_controller|frequency_counter[8]  ; pwm_output:gpio_pwm_controller|frequency_counter[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; pwm_output:gpio_pwm_controller|frequency_counter[24] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; pwm_output:gpio_pwm_controller|frequency_counter[28] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; pwm_output:gpio_pwm_controller|frequency_counter[26] ; pwm_output:gpio_pwm_controller|frequency_counter[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.505 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.635      ;
; 0.508 ; pwm_output:gpio_pwm_controller|frequency_counter[15] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.638      ;
; 0.509 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.633      ;
; 0.509 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.639      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[13] ; pwm_output:gpio_pwm_controller|frequency_counter[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[29] ; pwm_output:gpio_pwm_controller|frequency_counter[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; pwm_output:gpio_pwm_controller|frequency_counter[7]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; pwm_output:gpio_pwm_controller|frequency_counter[3]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; pwm_output:gpio_pwm_controller|frequency_counter[5]  ; pwm_output:gpio_pwm_controller|frequency_counter[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; pwm_output:gpio_pwm_controller|frequency_counter[21] ; pwm_output:gpio_pwm_controller|frequency_counter[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; pwm_output:gpio_pwm_controller|frequency_counter[19] ; pwm_output:gpio_pwm_controller|frequency_counter[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; pwm_output:gpio_pwm_controller|frequency_counter[17] ; pwm_output:gpio_pwm_controller|frequency_counter[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; pwm_output:gpio_pwm_controller|frequency_counter[27] ; pwm_output:gpio_pwm_controller|frequency_counter[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; pwm_output:gpio_pwm_controller|frequency_counter[23] ; pwm_output:gpio_pwm_controller|frequency_counter[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; pwm_output:gpio_pwm_controller|frequency_counter[9]  ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.518 ; pwm_output:gpio_pwm_controller|frequency_counter[4]  ; pwm_output:gpio_pwm_controller|frequency_counter[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; pwm_output:gpio_pwm_controller|frequency_counter[10] ; pwm_output:gpio_pwm_controller|frequency_counter[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.650      ;
; 0.521 ; pwm_output:gpio_pwm_controller|frequency_counter[4]  ; pwm_output:gpio_pwm_controller|frequency_counter[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; pwm_output:gpio_pwm_controller|frequency_counter[10] ; pwm_output:gpio_pwm_controller|frequency_counter[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; pwm_output:gpio_pwm_controller|frequency_counter[12] ; pwm_output:gpio_pwm_controller|frequency_counter[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; pwm_output:gpio_pwm_controller|frequency_counter[14] ; pwm_output:gpio_pwm_controller|frequency_counter[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.653      ;
; 0.523 ; pwm_output:gpio_pwm_controller|frequency_counter[11] ; pwm_output:gpio_pwm_controller|frequency_counter[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.648      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.747  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.024      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 3.264      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 3.274      ;
; 6.755  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.031      ; 3.263      ;
; 16.486 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[19]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.002     ; 3.452      ;
; 16.486 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[20]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.002     ; 3.452      ;
; 16.487 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[18]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.007      ; 3.460      ;
; 16.487 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[23]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 3.448      ;
; 16.488 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[19]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.394      ;
; 16.488 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[20]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.394      ;
; 16.489 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[23]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.390      ;
; 16.489 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[18]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.402      ;
; 16.493 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.009      ; 3.456      ;
; 16.493 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[3]     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.009      ; 3.456      ;
; 16.494 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[16]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.002      ; 3.448      ;
; 16.494 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[17]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.436      ;
; 16.494 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[22]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.002      ; 3.448      ;
; 16.494 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[2]     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.436      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[17]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.378      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[16]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.390      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[22]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.390      ;
; 16.497 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[21]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.413      ;
; 16.499 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[21]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.355      ;
; 16.499 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.025      ; 3.466      ;
; 16.499 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[31]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.478      ;
; 16.499 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.478      ;
; 16.501 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 3.408      ;
; 16.501 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[31]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 3.420      ;
; 16.502 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.026      ; 3.464      ;
; 16.502 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.026      ; 3.464      ;
; 16.502 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[29]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.034      ; 3.472      ;
; 16.502 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.034      ; 3.472      ;
; 16.503 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.418      ;
; 16.503 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.418      ;
; 16.504 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[29]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 3.414      ;
; 16.504 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.406      ;
; 16.504 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.406      ;
; 16.507 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.035      ; 3.468      ;
; 16.507 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.035      ; 3.468      ;
; 16.507 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.028      ; 3.461      ;
; 16.507 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.028      ; 3.461      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.403      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.410      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.403      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.410      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.022      ; 3.453      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 3.447      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 3.447      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 3.447      ;
; 16.509 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[24]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 3.447      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 3.410      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.015      ; 3.445      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.417      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 3.442      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.001      ; 3.431      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.009      ; 3.439      ;
; 16.510 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 3.410      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.389      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[24]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.389      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.389      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.389      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 3.395      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.005      ; 3.434      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.000      ; 3.429      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.000      ; 3.429      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[25]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[26]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[27]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[28]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
; 16.511 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[30]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.037      ; 3.466      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.102      ;
; 49.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.102      ;
; 49.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.959      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.429      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.411      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.411      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.411      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.411      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.411      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.277      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.240      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.240      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.240      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.240      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.240      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.240      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.115      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.920      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.905      ;
; 99.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.911      ;
; 99.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.911      ;
; 99.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.895      ;
; 99.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.895      ;
; 99.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.822      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.804      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.575  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.699      ;
; 0.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.788      ;
; 0.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.788      ;
; 0.671  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.806      ;
; 0.671  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.806      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.796      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.971      ;
; 0.991  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 1.083      ;
; 0.991  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 1.083      ;
; 0.991  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 1.083      ;
; 0.991  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 1.083      ;
; 0.991  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 1.083      ;
; 0.991  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.008      ; 1.083      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.006      ; 1.104      ;
; 1.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.009     ; 1.225      ;
; 1.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.009     ; 1.225      ;
; 1.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.009     ; 1.225      ;
; 1.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.009     ; 1.225      ;
; 1.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.009     ; 1.225      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 1.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 1.236      ;
; 50.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.528      ; 0.837      ;
; 50.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 0.957      ;
; 50.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 0.957      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 2.540 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 2.645      ;
; 2.541 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[11]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.671      ;
; 2.541 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[12]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.671      ;
; 2.541 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[14]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.671      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|wait_latency_counter[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|wait_latency_counter[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|wait_latency_counter[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|wait_latency_counter[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|read_latency_shift_reg[0]                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.615      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[7]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[7]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|wait_latency_counter[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.616      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|wait_latency_counter[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.616      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[0]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[8]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[8]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[9]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.616      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.616      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|read_latency_shift_reg[0]                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.616      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:ki_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.609      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x1_output_init_7|readdata[2]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.023     ; 2.603      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[2]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.023     ; 2.603      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[2]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[1]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.023     ; 2.603      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:pio_x2_output_init_8_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.021     ; 2.605      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.542 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_avalon_sc_fifo:kp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.019     ; 2.607      ;
; 2.548 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|waitrequest_reset_override                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 2.628      ;
; 2.548 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[5]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 2.628      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[7]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[5]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[5]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[4]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[4]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[0]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[8]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[9]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[3]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[3]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[2]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[2]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[2]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[2]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[1]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 2.631      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:ki|data_out[6]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.561 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[6]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 2.630      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[7]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[10]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[5]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[5]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[5]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kp|data_out[4]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kp_s1_translator|av_readdata_pre[4]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[4]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[4]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 2.618      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x1_output_init_7_s1_translator|av_readdata_pre[12]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[12]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[12]                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[8]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:ki_s1_translator|av_readdata_pre[8]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[8]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_pio_x1_output_init_7:pio_x2_output_init_8|readdata[9]                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:pio_x2_output_init_8_s1_translator|av_readdata_pre[9]                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.026     ; 2.620      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[9]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_kp:kd|data_out[3]~_Duplicate_1                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
; 2.562 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_merlin_slave_translator:kd_s1_translator|av_readdata_pre[3]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 2.629      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1                     ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[0]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[10]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[11]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[12]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[13]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[14]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[15]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[16]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[17]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[18]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[19]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[1]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[20]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[21]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[22]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[23]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[24]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[25]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[26]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[27]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[28]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[29]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[2]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[30]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[31]                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[3]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[4]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[5]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[6]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[7]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[8]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[9]                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]               ;
; 9.269  ; 9.424        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|gpio_to_the_opamp_reg                                  ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.437  ; 9.437        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|gpio_to_the_opamp_reg|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[16]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[17]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[18]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[19]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[20]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[21]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[22]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[23]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[24]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[25]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[26]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[27]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[28]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[29]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[30]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[31]|clk                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|gpio_to_the_opamp_reg~_Duplicate_1|clk                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[4]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[0]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[10]|clk                                         ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[11]|clk                                         ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[12]|clk                                         ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[13]|clk                                         ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[14]|clk                                         ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[15]|clk                                         ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[1]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[2]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[3]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[4]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[5]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[6]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[7]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[8]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|frequency_counter[9]|clk                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[0]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[1]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[2]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[3]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[5]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[6]|clk                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpio_pwm_controller|scaled_pwm_result_from_pid_controller[7]|clk                      ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                        ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[0]                                   ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[10]                                  ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[11]                                  ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[12]                                  ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[13]                                  ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pwm_output:gpio_pwm_controller|frequency_counter[14]                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_address_reg0                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_we_reg                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_address_reg0                                    ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_we_reg                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_8gg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_8gg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                                        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                         ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                               ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_we_reg       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_bytena_reg0                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_datain_reg0                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_bytena_reg0                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_datain_reg0                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_8gg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                   ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                             ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg                                                                                                                                                                             ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_8gg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|q_a[0]                                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[0]                                                                                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[5]                                                                                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                                       ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg                                                                                                                                                                             ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                       ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                                                             ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0  ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                              ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[1]                                                                                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[2]                                                                                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[3]                                                                                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[4]                                                                                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[6]                                                                                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_b[5]                                                                                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                                                                  ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~portb_we_reg                                                                                                                                                                                                        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_5h81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                       ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                             ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                        ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                              ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                             ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; 17.920 ; 17.920       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]           ;
; 17.920 ; 17.920       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|observablevcoout ;
; 17.968 ; 17.968       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; TD_CLK27~input|o                                                                     ;
; 17.971 ; 17.971       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; TD_CLK27~input|i                                                                     ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; TD_CLK27 ; Rise       ; TD_CLK27~input|i                                                                     ;
; 19.066 ; 19.066       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]         ;
; 19.069 ; 19.069       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; TD_CLK27~input|o                                                                     ;
; 19.116 ; 19.116       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]           ;
; 19.116 ; 19.116       ; 0.000          ; High Pulse Width ; TD_CLK27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; TD_CLK27 ; Rise       ; TD_CLK27                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                      ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 3.324 ; 3.989 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; 3.324 ; 3.989 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; 3.041 ; 3.804 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; 3.270 ; 3.914 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; 3.132 ; 3.887 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; 3.232 ; 3.879 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; 2.906 ; 3.658 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; 2.970 ; 3.587 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; 2.989 ; 3.764 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; 3.050 ; 3.702 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; 2.965 ; 3.739 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.761 ; 1.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.708 ; 1.259 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.698 ; 1.249 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.721 ; 1.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.688 ; 1.239 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.717 ; 1.268 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.727 ; 1.278 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.707 ; 1.258 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.717 ; 1.268 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.735 ; 1.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.736 ; 1.287 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.761 ; 1.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.742 ; 1.293 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.737 ; 1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.686 ; 1.237 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.698 ; 1.249 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.701 ; 1.252 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.710 ; 1.261 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.700 ; 1.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.728 ; 1.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.683 ; 1.234 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.677 ; 1.228 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.656 ; 1.207 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.686 ; 1.237 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.686 ; 1.237 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.666 ; 1.217 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.669 ; 1.220 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.706 ; 1.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 3.321 ; 4.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 0.796 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.723 ; 1.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.725 ; 1.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.725 ; 1.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.716 ; 1.265 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.716 ; 1.265 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 0.712 ; 1.261 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.772 ; 1.323 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 0.746 ; 1.297 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.796 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.789 ; 1.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.721 ; 1.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.713 ; 1.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.713 ; 1.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.597 ; 1.878 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 2.969 ; 3.423 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -0.876 ; -1.515 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; -1.063 ; -1.741 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; -0.876 ; -1.515 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; -1.206 ; -1.866 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; -1.205 ; -1.845 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; -1.361 ; -2.027 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; -1.141 ; -1.789 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; -1.170 ; -1.814 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; -1.207 ; -1.854 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; -1.312 ; -1.983 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; -1.327 ; -1.988 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.334 ; -0.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.398 ; -0.949 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.386 ; -0.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.376 ; -0.927 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.400 ; -0.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.366 ; -0.917 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.395 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.405 ; -0.956 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.374 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.386 ; -0.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.396 ; -0.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.413 ; -0.964 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.416 ; -0.967 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.393 ; -0.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.440 ; -0.991 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.422 ; -0.973 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.416 ; -0.967 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.365 ; -0.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.377 ; -0.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.379 ; -0.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.388 ; -0.939 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.378 ; -0.929 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.408 ; -0.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.375 ; -0.926 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.362 ; -0.913 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.356 ; -0.907 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.334 ; -0.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.364 ; -0.915 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.364 ; -0.915 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.344 ; -0.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.347 ; -0.898 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.374 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.384 ; -0.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -2.870 ; -3.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.381 ; -0.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.403 ; -0.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.381 ; -0.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.405 ; -0.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.405 ; -0.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.384 ; -0.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.396 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.452 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.425 ; -0.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.477 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.470 ; -1.021 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.400 ; -0.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.384 ; -0.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.045  ; -0.290 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.447 ; -0.814 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 3.286  ; 3.231  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 3.286  ; 3.231  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 1.510  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 1.460  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.750  ; 1.678  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.692  ; 1.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.611  ; 1.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.702  ; 1.630  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.717  ; 1.645  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.642  ; 1.591  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.667  ; 1.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.722  ; 1.650  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.677  ; 1.626  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.741  ; 1.669  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.621  ; 1.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.709  ; 1.637  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.769  ; 1.697  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.811  ; 1.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.778  ; 1.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.788  ; 1.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.784  ; 1.712  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.778  ; 1.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.799  ; 1.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.758  ; 1.686  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.811  ; 1.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.728  ; 1.656  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.804  ; 1.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.682  ; 1.631  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.788  ; 1.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.739  ; 1.667  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.765  ; 1.693  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.756  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.746  ; 1.674  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.722  ; 1.650  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.728  ; 1.656  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.750  ; 1.678  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.760  ; 1.688  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.800  ; 1.728  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.719  ; 1.647  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.747  ; 1.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.657  ; 1.606  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.734  ; 1.662  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.704  ; 1.632  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 4.561  ; 4.760  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 4.431  ; 4.602  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 3.201  ; 2.930  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.719  ; 1.664  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.686  ; 1.631  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.710  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.771  ; 1.699  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.718  ; 1.663  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.182  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.799  ; 1.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.779  ; 1.707  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 3.201  ; 2.930  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.784  ; 1.712  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.738  ; 1.666  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 3.185  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.720  ; 1.665  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.675  ; 1.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.675  ; 1.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 3.135  ; 2.864  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.715  ; 1.660  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.792  ; 1.720  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.748  ; 1.693  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.730  ; 1.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.746  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.746  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.727  ; 1.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.735  ; 1.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.735  ; 1.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.719  ; 1.664  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.792  ; 1.720  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.779  ; 1.707  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.747  ; 1.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.784  ; 1.712  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.739  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.727  ; 1.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.739  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.710  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.710  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.705  ; 1.650  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.647 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.700 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 21.726 ; 21.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 21.716 ; 21.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.726 ; 21.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 21.687 ; 21.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 21.718 ; 21.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 21.718 ; 21.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 21.705 ; 21.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 21.667 ; 21.612 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 21.705 ; 21.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 21.650 ; 21.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 21.713 ; 21.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 21.677 ; 21.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 21.655 ; 21.600 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 21.687 ; 21.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 21.645 ; 21.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 21.703 ; 21.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 21.713 ; 21.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 21.661 ; 21.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 21.697 ; 21.642 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 21.656 ; 21.601 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.686 ; 21.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.653 ; 21.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 21.660 ; 21.605 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 21.686 ; 21.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 21.653 ; 21.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 21.661 ; 21.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 21.677 ; 21.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 21.677 ; 21.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 21.661 ; 21.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 21.715 ; 21.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.870  ; 8.488  ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 3.226  ; 3.171  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 3.226  ; 3.171  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 1.226  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 1.176  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.356  ; 1.306  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.437  ; 1.366  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.356  ; 1.306  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.447  ; 1.376  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.386  ; 1.336  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.411  ; 1.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.485  ; 1.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.366  ; 1.316  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.366  ; 1.316  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.454  ; 1.383  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.512  ; 1.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.427  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.502  ; 1.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.512  ; 1.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.554  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.473  ; 1.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.534  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.548  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.427  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.483  ; 1.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.508  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.472  ; 1.401  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.503  ; 1.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.500  ; 1.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.543  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.400  ; 1.350  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.491  ; 1.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.400  ; 1.350  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.478  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.450  ; 1.379  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 3.973  ; 4.239  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 3.770  ; 4.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.435  ; 1.380  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.432  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.430  ; 1.375  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.462  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 2.925  ; 2.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 2.945  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.483  ; 1.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 2.929  ; 2.635  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 2.880  ; 2.610  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.492  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.473  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.500  ; 1.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 21.460 ; 21.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.470 ; 21.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 21.395 ; 21.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 21.399 ; 21.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 21.447 ; 21.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 21.457 ; 21.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 21.441 ; 21.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 21.400 ; 21.345 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 21.430 ; 21.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 21.459 ; 21.404 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.629  ; 7.242  ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.595 ; 1.530 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.669 ; 1.576 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.711 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.697 ; 1.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.711 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.702 ; 1.609 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.702 ; 1.609 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.704 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.661 ; 1.568 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.704 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.687 ; 1.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.595 ; 1.530 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.692 ; 1.599 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.680 ; 1.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.698 ; 1.605 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.689 ; 1.596 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.689 ; 1.596 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.659 ; 1.566 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.692 ; 1.599 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.685 ; 1.592 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.958 ; 4.884 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.478 ; 2.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.041 ; 2.967 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.830 ; 2.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.175 ; 3.101 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.175 ; 3.101 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.146 ; 3.072 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.173 ; 3.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.173 ; 3.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.299 ; 3.225 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.478 ; 2.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.503 ; 2.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.579 ; 2.486 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.591 ; 2.498 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.107 ; 3.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.016 ; 2.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.146 ; 3.072 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.016 ; 2.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.341 ; 1.276 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.415 ; 1.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.455 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.442 ; 1.349 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.455 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.446 ; 1.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.446 ; 1.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.448 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.448 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.432 ; 1.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.341 ; 1.276 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.437 ; 1.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.425 ; 1.332 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.442 ; 1.349 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.405 ; 1.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.437 ; 1.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.430 ; 1.337 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.413 ; 4.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.156 ; 2.063 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.686 ; 2.612 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.485 ; 2.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.815 ; 2.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.815 ; 2.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.787 ; 2.713 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.814 ; 2.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.814 ; 2.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.934 ; 2.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.156 ; 2.063 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.180 ; 2.087 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.253 ; 2.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.265 ; 2.172 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.760 ; 2.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.662 ; 2.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.787 ; 2.713 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.662 ; 2.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.562     ; 1.627     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.608     ; 1.701     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.650     ; 1.743     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.636     ; 1.729     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.650     ; 1.743     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.641     ; 1.734     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.641     ; 1.734     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.643     ; 1.736     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.600     ; 1.693     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.643     ; 1.736     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.626     ; 1.719     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.562     ; 1.627     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.631     ; 1.724     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.619     ; 1.712     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.637     ; 1.730     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.628     ; 1.721     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.628     ; 1.721     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.598     ; 1.691     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.631     ; 1.724     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.624     ; 1.717     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 5.127     ; 5.201     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.480     ; 2.573     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.141     ; 3.215     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.917     ; 2.991     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.315     ; 3.389     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.315     ; 3.389     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.258     ; 3.332     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.313     ; 3.387     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.313     ; 3.387     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.458     ; 3.532     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.480     ; 2.573     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.509     ; 2.602     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.598     ; 2.691     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.611     ; 2.704     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.202     ; 3.295     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.111     ; 3.185     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.258     ; 3.332     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.111     ; 3.185     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.307     ; 1.372     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.353     ; 1.446     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.393     ; 1.486     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.380     ; 1.473     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.393     ; 1.486     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.384     ; 1.477     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.384     ; 1.477     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.386     ; 1.479     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.386     ; 1.479     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.370     ; 1.463     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.307     ; 1.372     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.375     ; 1.468     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.363     ; 1.456     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.380     ; 1.473     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.343     ; 1.436     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.375     ; 1.468     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.368     ; 1.461     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.591     ; 4.665     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.154     ; 2.247     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.780     ; 2.854     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.565     ; 2.639     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.946     ; 3.020     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.946     ; 3.020     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.893     ; 2.967     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.945     ; 3.019     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.945     ; 3.019     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.084     ; 3.158     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.154     ; 2.247     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.182     ; 2.275     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.268     ; 2.361     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.280     ; 2.373     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.848     ; 2.941     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.751     ; 2.825     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.893     ; 2.967     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.751     ; 2.825     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.064 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 39.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.497       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.567       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 39.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.564       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 39.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.568       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.687                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.574       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.491       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.622       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.548       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.717       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.928                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.570       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.785       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.170       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.383                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.569       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.242       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.465                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.321       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.567                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.499       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.496       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.572       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.447                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.303       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.522                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.647       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.303       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.612                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.241       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 39.042       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.329       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.767                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.865       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.329       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.841                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.939       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.329       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.866                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.508       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 39.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.329       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.931                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 39.056       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.303       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.953                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 39.077       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.303       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 197.779                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.508       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.271       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.290                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.506       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.784       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                             ; 5.228  ; 0.106 ; 3.202    ; 0.559   ; 9.266               ;
;  CLOCK_50                                                                    ; 9.250  ; 0.299 ; N/A      ; N/A     ; 9.266               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.228  ; 0.106 ; 3.202    ; 2.540   ; 9.572               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.035 ; 0.181 ; N/A      ; N/A     ; 19.679              ;
;  TD_CLK27                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 17.920              ;
;  altera_reserved_tck                                                         ; 44.999 ; 0.180 ; 47.800   ; 0.559   ; 49.301              ;
; Design-wide TNS                                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK27                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 7.435 ; 7.556 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; 7.426 ; 7.556 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; 6.793 ; 7.164 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; 7.435 ; 7.422 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; 7.041 ; 7.358 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; 7.239 ; 7.297 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; 6.569 ; 6.913 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; 6.637 ; 6.735 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; 6.617 ; 7.080 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; 6.905 ; 7.000 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; 6.548 ; 7.030 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.480 ; 1.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.418 ; 1.525 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.442 ; 1.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.442 ; 1.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.420 ; 1.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.426 ; 1.533 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.436 ; 1.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.454 ; 1.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.432 ; 1.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.480 ; 1.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.462 ; 1.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.456 ; 1.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.415 ; 1.522 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.426 ; 1.533 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.429 ; 1.536 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.438 ; 1.545 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.428 ; 1.535 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.455 ; 1.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.413 ; 1.520 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.396 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.379 ; 1.486 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.409 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.409 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.390 ; 1.497 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.395 ; 1.502 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.420 ; 1.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 6.904 ; 7.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.409 ; 1.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.387 ; 1.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.399 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.492 ; 1.599 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.464 ; 1.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.619 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.779 ; 4.002 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 7.735 ; 7.787 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -0.876 ; -1.515 ; Rise       ; CLOCK_50                                                                    ;
;  SW[0]              ; CLOCK_50            ; -1.063 ; -1.741 ; Rise       ; CLOCK_50                                                                    ;
;  SW[1]              ; CLOCK_50            ; -0.876 ; -1.515 ; Rise       ; CLOCK_50                                                                    ;
;  SW[2]              ; CLOCK_50            ; -1.206 ; -1.866 ; Rise       ; CLOCK_50                                                                    ;
;  SW[3]              ; CLOCK_50            ; -1.205 ; -1.845 ; Rise       ; CLOCK_50                                                                    ;
;  SW[4]              ; CLOCK_50            ; -1.361 ; -2.027 ; Rise       ; CLOCK_50                                                                    ;
;  SW[5]              ; CLOCK_50            ; -1.141 ; -1.789 ; Rise       ; CLOCK_50                                                                    ;
;  SW[6]              ; CLOCK_50            ; -1.170 ; -1.814 ; Rise       ; CLOCK_50                                                                    ;
;  SW[7]              ; CLOCK_50            ; -1.207 ; -1.854 ; Rise       ; CLOCK_50                                                                    ;
;  SW[8]              ; CLOCK_50            ; -1.312 ; -1.983 ; Rise       ; CLOCK_50                                                                    ;
;  SW[9]              ; CLOCK_50            ; -1.327 ; -1.988 ; Rise       ; CLOCK_50                                                                    ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.334 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.398 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.386 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.376 ; -0.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.400 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.366 ; -0.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.395 ; -0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.405 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.374 ; -0.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.386 ; -0.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.396 ; -0.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.413 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.416 ; -0.722 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.393 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.440 ; -0.748 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.422 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.416 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.365 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.377 ; -0.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.379 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.388 ; -0.703 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.378 ; -0.693 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.408 ; -0.723 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.375 ; -0.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.362 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.356 ; -0.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.334 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.364 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.364 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.344 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.347 ; -0.656 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.374 ; -0.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.384 ; -0.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -2.870 ; -3.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.381 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.403 ; -0.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.381 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.405 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.405 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.384 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.396 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.392 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.452 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.425 ; -0.733 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.477 ; -0.787 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.470 ; -0.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.400 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.392 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.384 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.392 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.045  ; -0.290 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.447 ; -0.814 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 6.561  ; 6.450  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 6.561  ; 6.450  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 3.162  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 2.980  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.673  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.654  ; 3.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.596  ; 3.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.443  ; 3.340  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.673  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.606  ; 3.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.621  ; 3.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.468  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.492  ; 3.389  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.627  ; 3.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.619  ; 3.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.500  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.631  ; 3.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.453  ; 3.350  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.615  ; 3.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.673  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.629  ; 3.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.688  ; 3.571  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.692  ; 3.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.692  ; 3.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.694  ; 3.577  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.668  ; 3.551  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.678  ; 3.561  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.713  ; 3.596  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.512  ; 3.409  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.698  ; 3.581  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.655  ; 3.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.620  ; 3.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.655  ; 3.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.659  ; 3.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.694  ; 3.577  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.709  ; 3.592  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.646  ; 3.529  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.474  ; 3.371  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.642  ; 3.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.610  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 10.238 ; 9.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 10.111 ; 9.586  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.522  ; 3.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.675  ; 3.558  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.551  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.715  ; 5.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.693  ; 3.576  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.713  ; 5.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.670  ; 5.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.548  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.581  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.538  ; 3.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.126 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.213 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.493 ; 23.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.478 ; 23.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.198 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.482 ; 23.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.472 ; 23.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.527 ; 23.416 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.523 ; 23.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.477 ; 23.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.488 ; 23.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.498 ; 23.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.542 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.983 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 16.505 ; 16.590 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; GPIO[*]             ; CLOCK_50            ; 3.226  ; 3.171  ; Rise       ; CLOCK_50                                                                    ;
;  GPIO[35]           ; CLOCK_50            ; 3.226  ; 3.171  ; Rise       ; CLOCK_50                                                                    ;
; AUD_XCK             ; TD_CLK27            ; 1.226  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; AUD_XCK             ; TD_CLK27            ;        ; 1.176  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]  ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.356  ; 1.306  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.437  ; 1.366  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.356  ; 1.306  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.447  ; 1.376  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.386  ; 1.336  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.411  ; 1.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.485  ; 1.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.366  ; 1.316  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.366  ; 1.316  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.454  ; 1.383  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.512  ; 1.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.427  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.502  ; 1.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.512  ; 1.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.554  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.473  ; 1.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.534  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.548  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.427  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.483  ; 1.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.508  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.472  ; 1.401  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.503  ; 1.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.500  ; 1.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.543  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.400  ; 1.350  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.491  ; 1.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.400  ; 1.350  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.478  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.450  ; 1.379  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 3.973  ; 4.239  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 3.770  ; 4.034  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.435  ; 1.380  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.432  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.430  ; 1.375  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.462  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 2.925  ; 2.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 2.945  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.483  ; 1.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 2.929  ; 2.635  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 2.880  ; 2.610  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.492  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.473  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.500  ; 1.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 21.460 ; 21.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.470 ; 21.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 21.395 ; 21.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 21.399 ; 21.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 21.447 ; 21.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 21.457 ; 21.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 21.441 ; 21.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 21.400 ; 21.345 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 21.430 ; 21.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 21.459 ; 21.404 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.629  ; 7.242  ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 1914       ; 0          ; 32       ; 2        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 5344       ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 331127     ; 64         ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 1914       ; 0          ; 32       ; 2        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 5344       ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 331127     ; 64         ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 81       ; 0        ; 3        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2242     ; 0        ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 81       ; 0        ; 3        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2242     ; 0        ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 62    ; 62   ;
; Unconstrained Input Port Paths  ; 391   ; 391  ;
; Unconstrained Output Ports      ; 130   ; 130  ;
; Unconstrained Output Port Paths ; 183   ; 183  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File Ethernet_PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Ethernet_PLL.qip
Warning (125092): Tcl Script File ddio_out.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddio_out.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed May 18 16:02:03 2016
Info: Command: quartus_sta DE2_115_Media_Computer -c DE2_115_Media_Computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Media_Computer.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Warning (332060): Node: GPIO[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO[2] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.228         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.250         0.000 CLOCK_50 
    Info (332119):    32.035         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    44.999         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.368
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.368         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.442         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.443         0.000 altera_reserved_tck 
    Info (332119):     0.750         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.202         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.800         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.359         0.000 altera_reserved_tck 
    Info (332119):     5.555         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.572         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.747         0.000 CLOCK_50 
    Info (332119):    18.410         0.000 TD_CLK27 
    Info (332119):    19.679         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.494         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.861 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: GPIO[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO[2] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.107
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.107         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    10.122         0.000 CLOCK_50 
    Info (332119):    32.426         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.457         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.348         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.392         0.000 altera_reserved_tck 
    Info (332119):     0.696         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.654         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.084         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.223         0.000 altera_reserved_tck 
    Info (332119):     4.967         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.755         0.000 CLOCK_50 
    Info (332119):    18.405         0.000 TD_CLK27 
    Info (332119):    19.681         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.366         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.068 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: GPIO[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO[2] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.229         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    15.257         0.000 CLOCK_50 
    Info (332119):    36.278         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    48.056         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.106
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.106         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.180         0.000 altera_reserved_tck 
    Info (332119):     0.181         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.299         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.747         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.310         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.559         0.000 altera_reserved_tck 
    Info (332119):     2.540         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.266         0.000 CLOCK_50 
    Info (332119):     9.750         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    17.920         0.000 TD_CLK27 
    Info (332119):    19.755         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.301         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.064 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 686 megabytes
    Info: Processing ended: Wed May 18 16:02:12 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


