#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Oct 03 18:48:55 2017
# Process ID: 5684
# Current directory: C:/Users/mi3105is-s/Program/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5336 C:\Users\mi3105is-s\Program\project_2\project_2.xpr
# Log file: C:/Users/mi3105is-s/Program/project_2/vivado.log
# Journal file: C:/Users/mi3105is-s/Program/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi3105is-s/Program/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mi3105is-s/Program/Vga_new_test/project_2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mi3105is-s/BigCar1.coe', nor could it be found using path 'C:/Users/mi3105is-s/Program/BigCar1.coe'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mi3105is-s/Program/ip_repo/gpu_1.0', nor could it be found using path 'C:/Users/mi3105is-s/Program/Vga_new_test/ip_repo/gpu_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mi3105is-s/Program/ip_repo/gpu_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'gpu_0' is locked:
* IP definition 'gpu (1.0)' for IP 'gpu_0' was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'gpu.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
gpu_gpu_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 851.410 ; gain = 196.527
update_compile_order -fileset sources_1
remove_files {C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/gpu/gpu.bd C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/ip/gpu_0/gpu_0.xci}
file delete -force C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip/gpu_0 C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/sim_scripts/gpu_0
update_files -from_files C:/Users/mi3105is-s/Program/project_2/BigCar1.coe -to_files C:/Users/mi3105is-s/BigCar1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mi3105is-s/BigCar1.coe' with file 'C:/Users/mi3105is-s/Program/project_2/BigCar1.coe'.
reset_run synth_1
launch_runs synth_1
[Tue Oct 03 18:50:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/test.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/test.vhd:1]
[Tue Oct 03 18:50:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 03 18:52:19 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 03 18:53:37 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674772A
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/project_2/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/project_2/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
create_bd_design "GPU_test"
Wrote  : <C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd> 
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mi3105is-s/Program/ip_repo/gpu_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/ip_repo/gpu_1.0'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/ip_repo/gpu_1.0'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo'.
create_bd_cell -type ip -vlnv lth.se:user:gpu:1.0 gpu_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] GPU_test_clk_wiz_0_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] GPU_test_clk_wiz_0_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] GPU_test_clk_wiz_0_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] GPU_test_clk_wiz_0_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] GPU_test_clk_wiz_0_0: value 00c0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "GPU_test" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] GPU_test_clk_wiz_0_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] GPU_test_clk_wiz_0_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] GPU_test_clk_wiz_0_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] GPU_test_clk_wiz_0_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] GPU_test_clk_wiz_0_0: value 00c0
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] GPU_test_clk_wiz_0_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] GPU_test_clk_wiz_0_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] GPU_test_clk_wiz_0_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] GPU_test_clk_wiz_0_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] GPU_test_clk_wiz_0_0: value 00c0
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "GPU_test" 
INFO: [board_interface 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] GPU_test_clk_wiz_0_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] GPU_test_clk_wiz_0_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] GPU_test_clk_wiz_0_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] GPU_test_clk_wiz_0_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] GPU_test_clk_wiz_0_0: value 00c0
INFO: [board_interface 100-100] create_bd_port -dir I reset -type rst
INFO: [board_interface 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_interface 100-100] connect_bd_net /reset /clk_wiz_0/reset
INFO: [board_interface 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.6 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "64KB" ecc "None" cache "None" debug_module "None" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1265.273 ; gain = 76.145
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins gpu_0/S00_AXI]
</gpu_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset ) " }  [get_bd_pins proc_sys_reset_0/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /proc_sys_reset_0]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /proc_sys_reset_0]
INFO: [board_rule 100-100] connect_bd_net /reset /proc_sys_reset_0/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports reset]
startgroup
endgroup
validate_bd_design
save_bd_design
Wrote  : <C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd> 
generate_target all [get_files  C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd]
INFO: [BD 41-1662] The design 'GPU_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/hdl/GPU_test.vhd
VHDL Output written to : C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/hdl/GPU_test_wrapper.vhd
Wrote  : <C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd> 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_1.0/hdl/gpu_v1_0_S00_AXI.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_1.0/hdl/gpu_v1_0_S00_AXI.vhd' to 'c:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/ipshared/lth.se/gpu_v1_0/hdl/gpu_v1_0_S00_AXI.vhd'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_1.0/hdl/gpu_v1_0.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_1.0/hdl/gpu_v1_0.vhd' to 'c:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/ipshared/lth.se/gpu_v1_0/hdl/gpu_v1_0.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'GPU_test_gpu_0_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'GPU_test_gpu_0_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block gpu_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/hw_handoff/GPU_test.hwh
Generated Block Design Tcl file C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/hw_handoff/GPU_test_bd.tcl
Generated Hardware Definition File C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/hdl/GPU_test.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.781 ; gain = 21.215
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo'.
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo'.
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo'.
remove_files C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/GPU_test/GPU_test.bd
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo'.
create_ip -name gpu -vendor lth.se -library user -version 1.0 -module_name gpu_0 -dir C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo
generate_target {instantiation_template} [get_files c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gpu_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci]
generate_target all [get_files  c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'gpu_0'...
export_ip_user_files -of_objects [get_files c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/gpu_0.xci] -directory C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Background.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Background.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/imports/hdl/ForegroundBRAM_wrapper.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/imports/hdl/ForegroundBRAM_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Foreground_Address_Gen.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Foreground_Address_Gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Foreground_top.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Foreground_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Selector_backforth.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/Selector_backforth.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/VGA.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/imports/hdl/clk_wrapper.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/imports/hdl/clk_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/ref_pack.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/ref_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/test.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/new/test.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/synth/gpu_0.vhd" into library xil_defaultlib [c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/synth/gpu_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/hdl/gpu_v1_0.vhd" into library xil_defaultlib [c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/hdl/gpu_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/hdl/gpu_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0/hdl/gpu_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/ForegroundBRAM/hdl/ForegroundBRAM.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/ForegroundBRAM/hdl/ForegroundBRAM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/clk/hdl/clk.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/clk/hdl/clk.vhd:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/clk/ip/clk_clk_wiz_0_1/clk_clk_wiz_0_1.v" into library work [c:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/clk/ip/clk_clk_wiz_0_1/clk_clk_wiz_0_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/clk/ip/clk_clk_wiz_0_1/clk_clk_wiz_0_1_clk_wiz.v" into library work [c:/Users/mi3105is-s/Program/project_2/project_2.srcs/sources_1/bd/clk/ip/clk_clk_wiz_0_1/clk_clk_wiz_0_1_clk_wiz.v:1]
[Tue Oct 03 19:15:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/project_2/project_2.runs/synth_1/runme.log
remove_files //puma.student.lth.se/mi3105is-s/Downloads/CrazyCar.coe
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_1.0/component.xml. It will be created.
