Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Apr 27 16:05:23 2018
| Host         : DESKTOP-00180EF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.015       -1.015                      1                   80        0.175        0.000                      0                   80        4.500        0.000                       0                    49  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk_pin        {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             6.070        0.000                      0                   73        0.175        0.000                      0                   73        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pin        virtual_clock       -1.015       -1.015                      1                    7        2.984        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.052ns (29.085%)  route 2.565ns (70.915%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.916     6.506    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.432     7.062    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.118     7.180 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.871     8.051    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.354     8.405 r  uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.346     8.751    uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.255    14.821    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.058ns (27.963%)  route 2.726ns (72.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X62Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.000     6.592    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.152     6.744 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.917     7.661    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.326     7.987 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.809     8.795    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.919 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.919    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.031    15.107    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.058ns (32.226%)  route 2.225ns (67.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X62Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.000     6.592    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.152     6.744 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.917     7.661    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.326     7.987 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.308     8.295    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.419    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.031    15.107    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.766ns (25.115%)  route 2.284ns (74.885%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X64Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=8, routed)           1.131     6.783    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X63Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.907 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.677     7.584    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.476     8.184    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.499    14.840    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X65Y81         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X65Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.872    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.024ns (31.507%)  route 2.226ns (68.493%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.916     6.506    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.432     7.062    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.118     7.180 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.878     8.058    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.384 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     8.384    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.029    15.105    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.766ns (25.831%)  route 2.199ns (74.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X64Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=8, routed)           1.131     6.783    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X63Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.907 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.677     7.584    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.392     8.099    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_CE)      -0.205    14.871    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.766ns (25.831%)  route 2.199ns (74.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X64Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=8, routed)           1.131     6.783    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X63Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.907 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.677     7.584    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.392     8.099    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_CE)      -0.205    14.871    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.766ns (25.831%)  route 2.199ns (74.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X64Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=8, routed)           1.131     6.783    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X63Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.907 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.677     7.584    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.392     8.099    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y80         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_CE)      -0.205    14.871    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.058ns (34.663%)  route 1.994ns (65.337%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X62Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.000     6.592    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.152     6.744 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.499     7.243    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y79         LUT3 (Prop_lut3_I2_O)        0.326     7.569 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=1, routed)           0.495     8.064    uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.188 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.188    uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.498    14.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X62Y79         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.032    15.108    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.934ns (31.713%)  route 2.011ns (68.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X62Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.000     6.592    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.152     6.744 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           1.011     7.755    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.000     8.081    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.497    14.838    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X64Y78         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.077    15.152    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  7.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 control/codeidxvld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    control/CLK
    SLICE_X63Y80         FDRE                                         r  control/codeidxvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  control/codeidxvld_reg/Q
                         net (fo=2, routed)           0.111     1.720    design_2_i/rs_erasure_0/inst/ap_start
    SLICE_X64Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.981    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X64Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.063     1.545    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=2, routed)           0.127     1.737    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter3
    SLICE_X65Y82         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.983    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y82         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter4_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.070     1.554    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter4_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.031%)  route 0.114ns (37.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X63Y81         FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=7, routed)           0.114     1.724    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[0]
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.982    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X62Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.092     1.574    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.793%)  route 0.115ns (38.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X63Y81         FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=7, routed)           0.115     1.725    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[0]
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.770    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X62Y81         FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.982    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X62Y81         FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y81         FDSE (Hold_fdse_C_D)         0.092     1.574    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X64Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, routed)           0.124     1.756    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1
    SLICE_X65Y79         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.980    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.072     1.553    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.618%)  route 0.143ns (50.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg/Q
                         net (fo=7, routed)           0.143     1.752    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9
    SLICE_X65Y79         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.980    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.066     1.547    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X64Y81         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter8_reg/Q
                         net (fo=2, routed)           0.121     1.754    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter8
    SLICE_X65Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.981    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.066     1.548    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter9_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 control/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.678%)  route 0.141ns (40.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    control/CLK
    SLICE_X64Y67         FDRE                                         r  control/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  control/state_reg[0]/Q
                         net (fo=6, routed)           0.141     1.775    control/state[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  control/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    control/count[0]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  control/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.982    control/CLK
    SLICE_X64Y68         FDRE                                         r  control/count_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     1.604    control/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 control/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.132%)  route 0.144ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    control/CLK
    SLICE_X64Y68         FDRE                                         r  control/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  control/count_reg[3]/Q
                         net (fo=6, routed)           0.144     1.778    control/count_reg_n_0_[3]
    SLICE_X64Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  control/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    control/count[2]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  control/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.983    control/CLK
    SLICE_X64Y67         FDRE                                         r  control/count_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.120     1.604    control/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X64Y78         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.130     1.760    control/rx_data_rdy
    SLICE_X64Y77         FDRE                                         r  control/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.850     1.978    control/CLK
    SLICE_X64Y77         FDRE                                         r  control/old_rx_data_rdy_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.059     1.538    control/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y80   control/codeidxvld_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   control/codeidxvld_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y68   control/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y67   control/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y67   control/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y68   control/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   control/old_rx_data_rdy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y67   control/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y68   control/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   control/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   control/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   control/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter4_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   meta_harden_rst_i0/signal_dst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   meta_harden_rst_i0/signal_meta_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y78   uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   control/codeidxvld_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   control/codeidxvld_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   control/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   control/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   control/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y80   design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            1  Failing Endpoint ,  Worst Slack       -1.015ns,  Total Violation       -1.015ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 3.370ns (57.564%)  route 2.485ns (42.436%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.135    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X64Y80         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, routed)           0.667     6.320    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter1
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.444 r  design_2_i/rs_erasure_0/inst/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           0.292     6.736    design_2_i/rs_erasure_0/inst/ap_idle_INST_0_i_1_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.860 r  design_2_i/rs_erasure_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           1.525     8.385    led_pins_OBUF[5]
    M1                   OBUF (Prop_obuf_I_O)         2.604    10.990 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.990    led_pins[5]
    M1                                                                r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                 -1.015    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 control/codeidxvld_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 3.120ns (65.234%)  route 1.663ns (34.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    control/CLK
    SLICE_X64Y79         FDRE                                         r  control/codeidxvld_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  control/codeidxvld_reg_lopt_replica/Q
                         net (fo=1, routed)           1.663     7.315    lopt_5
    N2                   OBUF (Prop_obuf_I_O)         2.602     9.917 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.917    led_pins[4]
    N2                                                                r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 3.056ns (64.765%)  route 1.663ns (35.235%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.606     5.127    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y75         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.663     7.246    lopt_2
    N3                   OBUF (Prop_obuf_I_O)         2.600     9.846 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.846    led_pins[2]
    N3                                                                r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 3.064ns (66.763%)  route 1.526ns (33.237%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.623     5.144    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y61         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.526     7.125    lopt_4
    P1                   OBUF (Prop_obuf_I_O)         2.608     9.734 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.734    led_pins[0]
    P1                                                                r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 3.060ns (66.734%)  route 1.526ns (33.266%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y82         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.119    lopt
    M2                   OBUF (Prop_obuf_I_O)         2.604     9.724 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.724    led_pins[6]
    M2                                                                r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.067ns (66.783%)  route 1.526ns (33.217%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.606     5.127    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y75         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/Q
                         net (fo=1, routed)           1.526     7.108    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         2.611     9.720 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.720    led_pins[1]
    P3                                                                r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 3.059ns (66.722%)  route 1.526ns (33.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.134    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.526     7.115    lopt_1
    N1                   OBUF (Prop_obuf_I_O)         2.603     9.718 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.718    led_pins[3]
    N1                                                                r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.984ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.261ns (81.799%)  route 0.281ns (18.201%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.584     1.467    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.281     1.889    lopt_1
    N1                   OBUF (Prop_obuf_I_O)         1.120     3.009 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.009    led_pins[3]
    N1                                                                r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.988ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 1.269ns (81.897%)  route 0.281ns (18.103%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.580     1.463    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y75         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.281     1.885    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         1.128     3.013 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.013    led_pins[1]
    P3                                                                r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 1.262ns (81.819%)  route 0.281ns (18.181%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y82         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.892    lopt
    M2                   OBUF (Prop_obuf_I_O)         1.121     3.013 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.013    led_pins[6]
    M2                                                                r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.996ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.266ns (81.865%)  route 0.281ns (18.135%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y61         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_5/Q
                         net (fo=1, routed)           0.281     1.896    lopt_4
    P1                   OBUF (Prop_obuf_I_O)         1.125     3.021 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.021    led_pins[0]
    P1                                                                r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.027ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 1.258ns (79.186%)  route 0.331ns (20.814%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.580     1.463    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X65Y75         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter10_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.331     1.935    lopt_2
    N3                   OBUF (Prop_obuf_I_O)         1.117     3.052 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.052    led_pins[2]
    N3                                                                r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 control/codeidxvld_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 1.283ns (79.505%)  route 0.331ns (20.495%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.584     1.467    control/CLK
    SLICE_X64Y79         FDRE                                         r  control/codeidxvld_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  control/codeidxvld_reg_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.962    lopt_5
    N2                   OBUF (Prop_obuf_I_O)         1.119     3.081 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.081    led_pins[4]
    N2                                                                r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.150ns  (arrival time - required time)
  Source:                 design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 1.330ns (77.984%)  route 0.376ns (22.016%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    design_2_i/rs_erasure_0/inst/ap_clk
    SLICE_X64Y81         FDRE                                         r  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter7_reg/Q
                         net (fo=2, routed)           0.095     1.728    design_2_i/rs_erasure_0/inst/ap_enable_reg_pp0_iter7
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  design_2_i/rs_erasure_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           0.280     2.054    led_pins_OBUF[5]
    M1                   OBUF (Prop_obuf_I_O)         1.121     3.175 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.175    led_pins[5]
    M1                                                                r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  3.150    





