-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 20 15:15:05 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      51  297727     297732            0  0        ? 
    Design Total:                             51  297727     297732            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_00b64c95ce21aa4b67e3fb6e37c6c98b620d()  79388.961     0.000      0.000            0.000   0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                              
    mgc_add(10,0,2,1,10)                                  10.000     0.000     10.000            9.000   0.558          1           0 
    mgc_add(10,0,9,0,10)                                  10.000     0.000     10.000            9.000   0.558          1           0 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   0.606          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   0.646          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   0.774          1           0 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   0.774          1           0 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   0.774          3           0 
    mgc_add(64,0,64,1,64)                                 64.000     0.000     64.000           63.000   0.774          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   0.778          1           0 
    mgc_add(65,0,64,1,65)                                 65.000     0.000     65.000           64.000   0.778          0           1 
    mgc_add(9,0,2,1,10)                                    9.000     0.000      9.000            8.000   0.554          1           1 
    mgc_add3(10,0,9,0,9,0,10)                             10.000     0.000     10.000            9.000   0.835          1           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.266          0          41 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.266          0          18 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.266          0           6 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.266          0           3 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.266          0           1 
    mgc_and(9,2)                                           9.000     0.000      9.000            0.000   0.266          0           1 
    mgc_div(64,10,0)                                    1102.214     0.000   1102.214            0.000  40.294          1           1 
    mgc_mul(64,0,64,0,64)                               6670.000    10.000      0.000            0.000  12.542          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.266          0          33 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.266          0           4 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.266          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.532          0           5 
    mgc_mux(9,1,2)                                         9.000     0.000      9.000            0.000   0.266          0           2 
    mgc_mux1hot(10,3)                                     14.463     0.000     14.463            0.000   0.266          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.266          0           2 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   0.782          0           2 
    mgc_mux1hot(64,6)                                    166.297     0.000    166.297            0.000   0.782          0           2 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.266          0           4 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.266          0           7 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.266          0           7 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.266          0           5 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0          71 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.266          0          20 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.266          0           9 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.266          0           5 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_or(10,2)                                          10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_or(64,2)                                          64.000     0.000     64.000            0.000   0.266          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           3 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.103          0           3 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           6 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_rem(64,64,0)                                    5068.821     0.000   5068.821            0.000 200.671          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.266          1           1 
    mgc_xnor(1,2)                                          1.000     0.000      1.000            0.000   0.266          0           1 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          3           3 
                                                                                                                                      
    TOTAL AREA (After Assignment):                     93849.206    10.000   7790.000          144.000                                
    
  Area Scores
                       Post-Scheduling     Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ----------------- ----------------
    Total Area Score:   92724.7          107560.7          93857.2        
    Total Reg:              0.0               0.0              0.0        
                                                                          
    DataPath:           92724.7 (100%)   107552.7 (100%)   93849.2 (100%) 
      MUX:                  0.0            1286.9   (1%)    1181.5   (1%) 
      FUNC:             92724.7 (100%)   106172.7  (99%)   92386.7  (98%) 
      LOGIC:                0.0              93.0   (0%)     281.0   (0%) 
      BUFFER:               0.0               0.0              0.0        
      MEM:                  0.0               0.0              0.0        
      ROM:                  0.0               0.0              0.0        
      REG:                  0.0               0.0              0.0        
                                                                          
    
    FSM:                    0.0               8.0   (0%)       8.0   (0%) 
      FSM-REG:              0.0               0.0              0.0        
      FSM-COMB:             0.0               8.0 (100%)       8.0 (100%) 
                                                                          
    
  Register-to-Variable Mappings
    Register                                                      Size(bits) Gated Register CG Opt Done Variables                                                     
    ------------------------------------------------------------- ---------- -------------- ----------- -------------------------------------------------------------
    COMP_LOOP:mul.itm                                                     64         Y           Y      COMP_LOOP:mul.itm                                             
                                                                                                        factor1.sva                                                   
                                                                                                        modExp_dev:exp.sva                                            
                                                                                                        operator-<64,false>:acc.mut                                   
    STAGE_MAIN_LOOP:div:cmp.a                                             64                            STAGE_MAIN_LOOP:div:cmp.a                                     
    factor2.sva                                                           64         Y           Y      factor2.sva                                                   
    modExp_dev#1:while:mul.mut                                            64         Y           Y      modExp_dev#1:while:mul.mut                                    
                                                                                                        modExp_dev:while:mul.mut                                      
                                                                                                        modExp_dev#1:result.sva                                       
    modExp_dev:result.sva                                                 64         Y           Y      modExp_dev:result.sva                                         
    modExp_dev:while:rem:cmp.a                                            64                            modExp_dev:while:rem:cmp.a                                    
    p.sva                                                                 64         Y           Y      p.sva                                                         
    r.sva                                                                 64         Y           Y      r.sva                                                         
    reg(modulo_dev():cmp.m_rsc_dat).cse                                   64                            reg(modulo_dev():cmp.m_rsc_dat).cse                           
    modExp_dev:exp#1.sva(63:9)                                            55         Y           Y      modExp_dev:exp#1.sva(63:9)                                    
    STAGE_MAIN_LOOP:div:cmp.b                                             10                            STAGE_MAIN_LOOP:div:cmp.b                                     
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                      10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                              
    STAGE_VEC_LOOP:j.sva(9:0)                                             10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                     
    operator+<64,false>:acc.cse.sva                                       10         Y           Y      operator+<64,false>:acc.cse.sva                               
    COMP_LOOP:acc.cse.sva(8:0)                                             9         Y           Y      COMP_LOOP:acc.cse.sva                                         
                                                                                                        modExp_dev:exp#1.sva(8:0)                                     
    COMP_LOOP:k(9:0).sva(8:0)                                              9         Y           Y      COMP_LOOP:k(9:0).sva(8:0)                                     
    STAGE_MAIN_LOOP:acc#1.psp.sva                                          4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                 
                                                                                                        STAGE_MAIN_LOOP:i(3:0).sva                                    
    COMP_LOOP:acc.cse.sva(9)                                               1         Y           Y      COMP_LOOP:acc.cse.sva                                         
                                                                                                        modExp_dev:exp#1.sva(8:0)                                     
    exit:modExp_dev#1:while.sva                                            1         Y           Y      exit:modExp_dev#1:while.sva                                   
                                                                                                        exit:modExp_dev:while.sva                                     
                                                                                                        exit:COMP_LOOP.sva                                            
    operator><64,false>#1:slc(operator><64,false>#1:acc#1)(9).itm          1         Y           Y      operator><64,false>#1:slc(operator><64,false>#1:acc#1)(9).itm 
    reg(ensig.cgo).cse                                                     1                            reg(ensig.cgo).cse                                            
    reg(vec:rsc.triosy:obj.ld).cse                                         1                            reg(vec:rsc.triosy:obj.ld).cse                                
                                                                                                                                                                      
    Total:                                                               698            494         494 (Total Gating Ratio: 0.71, CG Opt Gating Ratio: 0.71)         
    
  Timing Report
    Critical Path
      Max Delay:  14.387702
      Slack:      5.612297999999999
      
      Path                                                              Startpoint                                            Endpoint                                            Delay   Slack   
      ----------------------------------------------------------------- ----------------------------------------------------- --------------------------------------------------- ------- -------
      1                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)              14.3877 5.6123  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#47                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#47.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#133                                     mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/not#133.itm                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/and#158                                     mgc_and_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl                                                                                                                                              0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                          0.7821  14.3877 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                         0.0000  14.3877 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)                          mgc_reg_pos_64_0_0_0_0_1_1                                                                                0.0000  14.3877 
                                                                                                                                                                                                  
      2                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)              14.3877 5.6123  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#32                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#32.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#33                                      mgc_nor_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl#72                                                                                                                                           0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                          0.7821  14.3877 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                         0.0000  14.3877 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)                          mgc_reg_pos_64_0_0_0_0_1_1                                                                                0.0000  14.3877 
                                                                                                                                                                                                  
      3                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)              14.3877 5.6123  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#36                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#36.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/and#158                                     mgc_and_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl                                                                                                                                              0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                          0.7821  14.3877 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                         0.0000  14.3877 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)                          mgc_reg_pos_64_0_0_0_0_1_1                                                                                0.0000  14.3877 
                                                                                                                                                                                                  
      4                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)              14.3877 5.6123  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#42                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#42.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#33                                      mgc_nor_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl#72                                                                                                                                           0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                          0.7821  14.3877 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                         0.0000  14.3877 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)                          mgc_reg_pos_64_0_0_0_0_1_1                                                                                0.0000  14.3877 
                                                                                                                                                                                                  
      5                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a) 14.1377 5.8623  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#47                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#47.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#133                                     mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/not#133.itm                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/and#158                                     mgc_and_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl                                                                                                                                              0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1     mgc_mux_64_1_2                                                                                            0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1.itm                                                                                                           0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                0.0000  14.1377 
                                                                                                                                                                                                  
      6                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a) 14.1377 5.8623  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#32                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#32.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#33                                      mgc_nor_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl#72                                                                                                                                           0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1     mgc_mux_64_1_2                                                                                            0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1.itm                                                                                                           0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                0.0000  14.1377 
                                                                                                                                                                                                  
      7                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a) 14.1377 5.8623  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#36                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#36.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/and#158                                     mgc_and_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl                                                                                                                                              0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1     mgc_mux_64_1_2                                                                                            0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1.itm                                                                                                           0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                0.0000  14.1377 
                                                                                                                                                                                                  
      8                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a) 14.1377 5.8623  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#42                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#42.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#33                                      mgc_nor_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl#72                                                                                                                                           0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1     mgc_mux_64_1_2                                                                                            0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux#1.itm                                                                                                           0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                0.0000  14.1377 
                                                                                                                                                                                                  
      9                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev#1:while:mul.mut) 13.8717 6.1283  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#47                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#47.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#133                                     mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/not#133.itm                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/and#158                                     mgc_and_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl                                                                                                                                              0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:mux1h#1                    mgc_mux1hot_64_3                                                                                          0.2660  13.8717 
        inPlaceNTT_DIF:core/modExp_dev:while:mux1h#1.itm                                                                                                                          0.0000  13.8717 
        inPlaceNTT_DIF:core/reg(modExp_dev#1:while:mul.mut)             mgc_reg_pos_64_0_0_0_0_1_1                                                                                0.0000  13.8717 
                                                                                                                                                                                                  
      10                                                                inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev#1:while:mul.mut) 13.8717 6.1283  
                                                                                                                                                                                                  
        Instance                                                        Component                                                                                                 Delta   Delay   
        --------                                                        ---------                                                                                                 -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#32                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#32.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#33                                      mgc_nor_1_2                                                                                               0.2660  0.2660  
        inPlaceNTT_DIF:core/and.dcpl#72                                                                                                                                           0.0000  0.2660  
        inPlaceNTT_DIF:core/and#88                                      mgc_and_1_5                                                                                               0.2660  0.5321  
        inPlaceNTT_DIF:core/and.dcpl#75                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4                             mgc_mux_64_1_2                                                                                            0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#4.itm                                                                                                                                   0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                            mgc_mul_64_0_64_0_64                                                                                      12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                 0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:mux1h#1                    mgc_mux1hot_64_3                                                                                          0.2660  13.8717 
        inPlaceNTT_DIF:core/modExp_dev:while:mux1h#1.itm                                                                                                                          0.0000  13.8717 
        inPlaceNTT_DIF:core/reg(modExp_dev#1:while:mul.mut)             mgc_reg_pos_64_0_0_0_0_1_1                                                                                0.0000  13.8717 
                                                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                           Port                                                         Slack (Delay) Messages 
      ---------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                         p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                         r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy:obj.ld)                                     and#24.itm                                                 15.1075  4.8925          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                                 mux#22.rmff                                                12.0192  7.9808          
      inPlaceNTT_DIF:core/reg(modulo_dev():cmp.m_rsc_dat)                                p.sva                                                      11.4245  8.5755          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                                modExp_dev:while:modExp_dev:while:mux#1.itm                 5.8623 14.1377          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                                 operator-<64,false>:mux.itm                                16.4017  3.5983          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                                 STAGE_MAIN_LOOP:mux.itm                                    18.1160  1.8840          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                                 STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                18.3820  1.6180          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                              STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                     18.1160  1.8840          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:mul)                                             operator-<64,false>:mux1h.itm                               5.6123 14.3877          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                                 STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm 15.1075  4.8925          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                         modExp_dev:result:modExp_dev:result:mux.itm                18.6947  1.3053          
      inPlaceNTT_DIF:core/reg(modExp_dev#1:while:mul.mut)                                modExp_dev:while:mux1h#1.itm                                6.1283 13.8717          
      inPlaceNTT_DIF:core/reg(exit:modExp_dev#1:while)                                   modExp_dev:while:modExp_dev:while:mux.itm                  15.1075  4.8925          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:0).sva(8:0))                                 COMP_LOOP:k:COMP_LOOP:k:and.itm                            18.3820  1.6180          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                   operator+<64,false>:acc.cse.sva:mx0w0                      18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(operator><64,false>#1:slc(operator><64,false>#1:acc#1)(9)) operator><64,false>#1:slc(z.out#3)(9-0).itm                15.3735  4.6265          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                             slc(COMP_LOOP:COMP_LOOP:mux.rgt)(9).itm                    16.4017  3.5983          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#1                                           slc(COMP_LOOP:COMP_LOOP:mux.rgt)(8-0).itm                  16.4017  3.5983          
      inPlaceNTT_DIF:core/reg(factor2)                                                   vec:rsci.q_d                                               10.0171  9.9829          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                                COMP_LOOP:COMP_LOOP:and.itm                                16.6677  3.3323          
      inPlaceNTT_DIF                                                                     vec:rsc.wadr                                               18.0319  1.9681          
      inPlaceNTT_DIF                                                                     vec:rsc.d                                                  18.7275  1.2725          
      inPlaceNTT_DIF                                                                     vec:rsc.we                                                 18.0319  1.9681          
      inPlaceNTT_DIF                                                                     vec:rsc.radr                                               17.6264  2.3736          
      inPlaceNTT_DIF                                                                     vec:rsc.triosy.lz                                          19.8974  0.1026          
      inPlaceNTT_DIF                                                                     p:rsc.triosy.lz                                            19.8974  0.1026          
      inPlaceNTT_DIF                                                                     r:rsc.triosy.lz                                            19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                        65     1 
    -                                                        64     1 
    -                                                        10     1 
    add3                                                              
    -                                                        10     1 
    and                                                               
    -                                                         9     1 
    -                                                        55     1 
    -                                                        10     1 
    -                                                         1    71 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_00b64c95ce21aa4b67e3fb6e37c6c98b620d                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         9     2 
    -                                                        64     5 
    -                                                         4     1 
    -                                                        10     4 
    -                                                         1    33 
    mux1h                                                             
    -                                                        64     6 
    -                                                        10     1 
    nand                                                              
    -                                                         1     4 
    nor                                                               
    -                                                         1    21 
    not                                                               
    -                                                         9     3 
    -                                                        64     3 
    -                                                         1    71 
    or                                                                
    -                                                        64     1 
    -                                                        10     1 
    -                                                         1    35 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0     3 
    reg                                                               
    -                                                         9     2 
    -                                                        64     9 
    -                                                        55     1 
    -                                                         4     1 
    -                                                        10     4 
    -                                                         1     5 
    rem                                                               
    -                                                        64     1 
    xnor                                                              
    -                                                         1     1 
    
  End of Report
