
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402038 <.init>:
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402760 <ferror@plt+0x60>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret

Disassembly of section .plt:

0000000000402050 <memcpy@plt-0x20>:
  402050:	stp	x16, x30, [sp, #-16]!
  402054:	adrp	x16, 41d000 <ferror@plt+0x1a900>
  402058:	ldr	x17, [x16, #4088]
  40205c:	add	x16, x16, #0xff8
  402060:	br	x17
  402064:	nop
  402068:	nop
  40206c:	nop

0000000000402070 <memcpy@plt>:
  402070:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402074:	ldr	x17, [x16]
  402078:	add	x16, x16, #0x0
  40207c:	br	x17

0000000000402080 <recvmsg@plt>:
  402080:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402084:	ldr	x17, [x16, #8]
  402088:	add	x16, x16, #0x8
  40208c:	br	x17

0000000000402090 <strtoul@plt>:
  402090:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402094:	ldr	x17, [x16, #16]
  402098:	add	x16, x16, #0x10
  40209c:	br	x17

00000000004020a0 <strlen@plt>:
  4020a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020a4:	ldr	x17, [x16, #24]
  4020a8:	add	x16, x16, #0x18
  4020ac:	br	x17

00000000004020b0 <exit@plt>:
  4020b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020b4:	ldr	x17, [x16, #32]
  4020b8:	add	x16, x16, #0x20
  4020bc:	br	x17

00000000004020c0 <perror@plt>:
  4020c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020c4:	ldr	x17, [x16, #40]
  4020c8:	add	x16, x16, #0x28
  4020cc:	br	x17

00000000004020d0 <listen@plt>:
  4020d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020d4:	ldr	x17, [x16, #48]
  4020d8:	add	x16, x16, #0x30
  4020dc:	br	x17

00000000004020e0 <strtoll@plt>:
  4020e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020e4:	ldr	x17, [x16, #56]
  4020e8:	add	x16, x16, #0x38
  4020ec:	br	x17

00000000004020f0 <daemon@plt>:
  4020f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020f4:	ldr	x17, [x16, #64]
  4020f8:	add	x16, x16, #0x40
  4020fc:	br	x17

0000000000402100 <strtod@plt>:
  402100:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402104:	ldr	x17, [x16, #72]
  402108:	add	x16, x16, #0x48
  40210c:	br	x17

0000000000402110 <geteuid@plt>:
  402110:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402114:	ldr	x17, [x16, #80]
  402118:	add	x16, x16, #0x50
  40211c:	br	x17

0000000000402120 <sethostent@plt>:
  402120:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402124:	ldr	x17, [x16, #88]
  402128:	add	x16, x16, #0x58
  40212c:	br	x17

0000000000402130 <bind@plt>:
  402130:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402134:	ldr	x17, [x16, #96]
  402138:	add	x16, x16, #0x60
  40213c:	br	x17

0000000000402140 <ftell@plt>:
  402140:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402144:	ldr	x17, [x16, #104]
  402148:	add	x16, x16, #0x68
  40214c:	br	x17

0000000000402150 <sprintf@plt>:
  402150:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402154:	ldr	x17, [x16, #112]
  402158:	add	x16, x16, #0x70
  40215c:	br	x17

0000000000402160 <getuid@plt>:
  402160:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402164:	ldr	x17, [x16, #120]
  402168:	add	x16, x16, #0x78
  40216c:	br	x17

0000000000402170 <putc@plt>:
  402170:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402174:	ldr	x17, [x16, #128]
  402178:	add	x16, x16, #0x80
  40217c:	br	x17

0000000000402180 <strftime@plt>:
  402180:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402184:	ldr	x17, [x16, #136]
  402188:	add	x16, x16, #0x88
  40218c:	br	x17

0000000000402190 <fputc@plt>:
  402190:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402194:	ldr	x17, [x16, #144]
  402198:	add	x16, x16, #0x90
  40219c:	br	x17

00000000004021a0 <fork@plt>:
  4021a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021a4:	ldr	x17, [x16, #152]
  4021a8:	add	x16, x16, #0x98
  4021ac:	br	x17

00000000004021b0 <snprintf@plt>:
  4021b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021b4:	ldr	x17, [x16, #160]
  4021b8:	add	x16, x16, #0xa0
  4021bc:	br	x17

00000000004021c0 <fileno@plt>:
  4021c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021c4:	ldr	x17, [x16, #168]
  4021c8:	add	x16, x16, #0xa8
  4021cc:	br	x17

00000000004021d0 <localtime@plt>:
  4021d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021d4:	ldr	x17, [x16, #176]
  4021d8:	add	x16, x16, #0xb0
  4021dc:	br	x17

00000000004021e0 <signal@plt>:
  4021e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021e4:	ldr	x17, [x16, #184]
  4021e8:	add	x16, x16, #0xb8
  4021ec:	br	x17

00000000004021f0 <ftruncate64@plt>:
  4021f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021f4:	ldr	x17, [x16, #192]
  4021f8:	add	x16, x16, #0xc0
  4021fc:	br	x17

0000000000402200 <fclose@plt>:
  402200:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402204:	ldr	x17, [x16, #200]
  402208:	add	x16, x16, #0xc8
  40220c:	br	x17

0000000000402210 <getpid@plt>:
  402210:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402214:	ldr	x17, [x16, #208]
  402218:	add	x16, x16, #0xd0
  40221c:	br	x17

0000000000402220 <time@plt>:
  402220:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402224:	ldr	x17, [x16, #216]
  402228:	add	x16, x16, #0xd8
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402234:	ldr	x17, [x16, #224]
  402238:	add	x16, x16, #0xe0
  40223c:	br	x17

0000000000402240 <setsockopt@plt>:
  402240:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402244:	ldr	x17, [x16, #232]
  402248:	add	x16, x16, #0xe8
  40224c:	br	x17

0000000000402250 <poll@plt>:
  402250:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402254:	ldr	x17, [x16, #240]
  402258:	add	x16, x16, #0xf0
  40225c:	br	x17

0000000000402260 <__isoc99_fscanf@plt>:
  402260:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402264:	ldr	x17, [x16, #248]
  402268:	add	x16, x16, #0xf8
  40226c:	br	x17

0000000000402270 <__libc_start_main@plt>:
  402270:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402274:	ldr	x17, [x16, #256]
  402278:	add	x16, x16, #0x100
  40227c:	br	x17

0000000000402280 <strcat@plt>:
  402280:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402284:	ldr	x17, [x16, #264]
  402288:	add	x16, x16, #0x108
  40228c:	br	x17

0000000000402290 <flock@plt>:
  402290:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402294:	ldr	x17, [x16, #272]
  402298:	add	x16, x16, #0x110
  40229c:	br	x17

00000000004022a0 <if_indextoname@plt>:
  4022a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022a4:	ldr	x17, [x16, #280]
  4022a8:	add	x16, x16, #0x118
  4022ac:	br	x17

00000000004022b0 <memset@plt>:
  4022b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022b4:	ldr	x17, [x16, #288]
  4022b8:	add	x16, x16, #0x120
  4022bc:	br	x17

00000000004022c0 <fdopen@plt>:
  4022c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022c4:	ldr	x17, [x16, #296]
  4022c8:	add	x16, x16, #0x128
  4022cc:	br	x17

00000000004022d0 <gettimeofday@plt>:
  4022d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022d4:	ldr	x17, [x16, #304]
  4022d8:	add	x16, x16, #0x130
  4022dc:	br	x17

00000000004022e0 <accept@plt>:
  4022e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022e4:	ldr	x17, [x16, #312]
  4022e8:	add	x16, x16, #0x138
  4022ec:	br	x17

00000000004022f0 <random@plt>:
  4022f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022f4:	ldr	x17, [x16, #320]
  4022f8:	add	x16, x16, #0x140
  4022fc:	br	x17

0000000000402300 <sendmsg@plt>:
  402300:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402304:	ldr	x17, [x16, #328]
  402308:	add	x16, x16, #0x148
  40230c:	br	x17

0000000000402310 <cap_get_flag@plt>:
  402310:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402314:	ldr	x17, [x16, #336]
  402318:	add	x16, x16, #0x150
  40231c:	br	x17

0000000000402320 <bcmp@plt>:
  402320:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402324:	ldr	x17, [x16, #344]
  402328:	add	x16, x16, #0x158
  40232c:	br	x17

0000000000402330 <strcasecmp@plt>:
  402330:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402334:	ldr	x17, [x16, #352]
  402338:	add	x16, x16, #0x160
  40233c:	br	x17

0000000000402340 <realloc@plt>:
  402340:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402344:	ldr	x17, [x16, #360]
  402348:	add	x16, x16, #0x168
  40234c:	br	x17

0000000000402350 <rewind@plt>:
  402350:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402354:	ldr	x17, [x16, #368]
  402358:	add	x16, x16, #0x170
  40235c:	br	x17

0000000000402360 <cap_set_proc@plt>:
  402360:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402364:	ldr	x17, [x16, #376]
  402368:	add	x16, x16, #0x178
  40236c:	br	x17

0000000000402370 <strdup@plt>:
  402370:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402374:	ldr	x17, [x16, #384]
  402378:	add	x16, x16, #0x180
  40237c:	br	x17

0000000000402380 <strerror@plt>:
  402380:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402384:	ldr	x17, [x16, #392]
  402388:	add	x16, x16, #0x188
  40238c:	br	x17

0000000000402390 <close@plt>:
  402390:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402394:	ldr	x17, [x16, #400]
  402398:	add	x16, x16, #0x190
  40239c:	br	x17

00000000004023a0 <strrchr@plt>:
  4023a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023a4:	ldr	x17, [x16, #408]
  4023a8:	add	x16, x16, #0x198
  4023ac:	br	x17

00000000004023b0 <recv@plt>:
  4023b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023b4:	ldr	x17, [x16, #416]
  4023b8:	add	x16, x16, #0x1a0
  4023bc:	br	x17

00000000004023c0 <__gmon_start__@plt>:
  4023c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023c4:	ldr	x17, [x16, #424]
  4023c8:	add	x16, x16, #0x1a8
  4023cc:	br	x17

00000000004023d0 <abort@plt>:
  4023d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023d4:	ldr	x17, [x16, #432]
  4023d8:	add	x16, x16, #0x1b0
  4023dc:	br	x17

00000000004023e0 <feof@plt>:
  4023e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023e4:	ldr	x17, [x16, #440]
  4023e8:	add	x16, x16, #0x1b8
  4023ec:	br	x17

00000000004023f0 <getopt_long@plt>:
  4023f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023f4:	ldr	x17, [x16, #448]
  4023f8:	add	x16, x16, #0x1c0
  4023fc:	br	x17

0000000000402400 <strcmp@plt>:
  402400:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402404:	ldr	x17, [x16, #456]
  402408:	add	x16, x16, #0x1c8
  40240c:	br	x17

0000000000402410 <__ctype_b_loc@plt>:
  402410:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402414:	ldr	x17, [x16, #464]
  402418:	add	x16, x16, #0x1d0
  40241c:	br	x17

0000000000402420 <strtol@plt>:
  402420:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402424:	ldr	x17, [x16, #472]
  402428:	add	x16, x16, #0x1d8
  40242c:	br	x17

0000000000402430 <cap_get_proc@plt>:
  402430:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402434:	ldr	x17, [x16, #480]
  402438:	add	x16, x16, #0x1e0
  40243c:	br	x17

0000000000402440 <fread@plt>:
  402440:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402444:	ldr	x17, [x16, #488]
  402448:	add	x16, x16, #0x1e8
  40244c:	br	x17

0000000000402450 <gethostbyaddr@plt>:
  402450:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402454:	ldr	x17, [x16, #496]
  402458:	add	x16, x16, #0x1f0
  40245c:	br	x17

0000000000402460 <free@plt>:
  402460:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402464:	ldr	x17, [x16, #504]
  402468:	add	x16, x16, #0x1f8
  40246c:	br	x17

0000000000402470 <inet_pton@plt>:
  402470:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402474:	ldr	x17, [x16, #512]
  402478:	add	x16, x16, #0x200
  40247c:	br	x17

0000000000402480 <__fxstat64@plt>:
  402480:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402484:	ldr	x17, [x16, #520]
  402488:	add	x16, x16, #0x208
  40248c:	br	x17

0000000000402490 <send@plt>:
  402490:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402494:	ldr	x17, [x16, #528]
  402498:	add	x16, x16, #0x210
  40249c:	br	x17

00000000004024a0 <connect@plt>:
  4024a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024a4:	ldr	x17, [x16, #536]
  4024a8:	add	x16, x16, #0x218
  4024ac:	br	x17

00000000004024b0 <strspn@plt>:
  4024b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024b4:	ldr	x17, [x16, #544]
  4024b8:	add	x16, x16, #0x220
  4024bc:	br	x17

00000000004024c0 <strchr@plt>:
  4024c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024c4:	ldr	x17, [x16, #552]
  4024c8:	add	x16, x16, #0x228
  4024cc:	br	x17

00000000004024d0 <strtoull@plt>:
  4024d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024d4:	ldr	x17, [x16, #560]
  4024d8:	add	x16, x16, #0x230
  4024dc:	br	x17

00000000004024e0 <fwrite@plt>:
  4024e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024e4:	ldr	x17, [x16, #568]
  4024e8:	add	x16, x16, #0x238
  4024ec:	br	x17

00000000004024f0 <fnmatch@plt>:
  4024f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024f4:	ldr	x17, [x16, #576]
  4024f8:	add	x16, x16, #0x240
  4024fc:	br	x17

0000000000402500 <socket@plt>:
  402500:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402504:	ldr	x17, [x16, #584]
  402508:	add	x16, x16, #0x248
  40250c:	br	x17

0000000000402510 <fflush@plt>:
  402510:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402514:	ldr	x17, [x16, #592]
  402518:	add	x16, x16, #0x250
  40251c:	br	x17

0000000000402520 <strcpy@plt>:
  402520:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402524:	ldr	x17, [x16, #600]
  402528:	add	x16, x16, #0x258
  40252c:	br	x17

0000000000402530 <strncat@plt>:
  402530:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402534:	ldr	x17, [x16, #608]
  402538:	add	x16, x16, #0x260
  40253c:	br	x17

0000000000402540 <fopen64@plt>:
  402540:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402544:	ldr	x17, [x16, #616]
  402548:	add	x16, x16, #0x268
  40254c:	br	x17

0000000000402550 <getsockopt@plt>:
  402550:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402554:	ldr	x17, [x16, #624]
  402558:	add	x16, x16, #0x270
  40255c:	br	x17

0000000000402560 <cap_clear@plt>:
  402560:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402564:	ldr	x17, [x16, #632]
  402568:	add	x16, x16, #0x278
  40256c:	br	x17

0000000000402570 <isatty@plt>:
  402570:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402574:	ldr	x17, [x16, #640]
  402578:	add	x16, x16, #0x280
  40257c:	br	x17

0000000000402580 <sysconf@plt>:
  402580:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402584:	ldr	x17, [x16, #648]
  402588:	add	x16, x16, #0x288
  40258c:	br	x17

0000000000402590 <open64@plt>:
  402590:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402594:	ldr	x17, [x16, #656]
  402598:	add	x16, x16, #0x290
  40259c:	br	x17

00000000004025a0 <asctime@plt>:
  4025a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025a4:	ldr	x17, [x16, #664]
  4025a8:	add	x16, x16, #0x298
  4025ac:	br	x17

00000000004025b0 <cap_free@plt>:
  4025b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025b4:	ldr	x17, [x16, #672]
  4025b8:	add	x16, x16, #0x2a0
  4025bc:	br	x17

00000000004025c0 <if_nametoindex@plt>:
  4025c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025c4:	ldr	x17, [x16, #680]
  4025c8:	add	x16, x16, #0x2a8
  4025cc:	br	x17

00000000004025d0 <strchrnul@plt>:
  4025d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025d4:	ldr	x17, [x16, #688]
  4025d8:	add	x16, x16, #0x2b0
  4025dc:	br	x17

00000000004025e0 <strstr@plt>:
  4025e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025e4:	ldr	x17, [x16, #696]
  4025e8:	add	x16, x16, #0x2b8
  4025ec:	br	x17

00000000004025f0 <__isoc99_sscanf@plt>:
  4025f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025f4:	ldr	x17, [x16, #704]
  4025f8:	add	x16, x16, #0x2c0
  4025fc:	br	x17

0000000000402600 <strncpy@plt>:
  402600:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402604:	ldr	x17, [x16, #712]
  402608:	add	x16, x16, #0x2c8
  40260c:	br	x17

0000000000402610 <strcspn@plt>:
  402610:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402614:	ldr	x17, [x16, #720]
  402618:	add	x16, x16, #0x2d0
  40261c:	br	x17

0000000000402620 <vfprintf@plt>:
  402620:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402624:	ldr	x17, [x16, #728]
  402628:	add	x16, x16, #0x2d8
  40262c:	br	x17

0000000000402630 <printf@plt>:
  402630:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402634:	ldr	x17, [x16, #736]
  402638:	add	x16, x16, #0x2e0
  40263c:	br	x17

0000000000402640 <__assert_fail@plt>:
  402640:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402644:	ldr	x17, [x16, #744]
  402648:	add	x16, x16, #0x2e8
  40264c:	br	x17

0000000000402650 <__errno_location@plt>:
  402650:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402654:	ldr	x17, [x16, #752]
  402658:	add	x16, x16, #0x2f0
  40265c:	br	x17

0000000000402660 <getenv@plt>:
  402660:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402664:	ldr	x17, [x16, #760]
  402668:	add	x16, x16, #0x2f8
  40266c:	br	x17

0000000000402670 <putchar@plt>:
  402670:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402674:	ldr	x17, [x16, #768]
  402678:	add	x16, x16, #0x300
  40267c:	br	x17

0000000000402680 <__getdelim@plt>:
  402680:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402684:	ldr	x17, [x16, #776]
  402688:	add	x16, x16, #0x308
  40268c:	br	x17

0000000000402690 <getsockname@plt>:
  402690:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402694:	ldr	x17, [x16, #784]
  402698:	add	x16, x16, #0x310
  40269c:	br	x17

00000000004026a0 <waitpid@plt>:
  4026a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026a4:	ldr	x17, [x16, #792]
  4026a8:	add	x16, x16, #0x318
  4026ac:	br	x17

00000000004026b0 <unlink@plt>:
  4026b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026b4:	ldr	x17, [x16, #800]
  4026b8:	add	x16, x16, #0x320
  4026bc:	br	x17

00000000004026c0 <fprintf@plt>:
  4026c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026c4:	ldr	x17, [x16, #808]
  4026c8:	add	x16, x16, #0x328
  4026cc:	br	x17

00000000004026d0 <fgets@plt>:
  4026d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026d4:	ldr	x17, [x16, #816]
  4026d8:	add	x16, x16, #0x330
  4026dc:	br	x17

00000000004026e0 <exp@plt>:
  4026e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026e4:	ldr	x17, [x16, #824]
  4026e8:	add	x16, x16, #0x338
  4026ec:	br	x17

00000000004026f0 <inet_ntop@plt>:
  4026f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026f4:	ldr	x17, [x16, #832]
  4026f8:	add	x16, x16, #0x340
  4026fc:	br	x17

0000000000402700 <ferror@plt>:
  402700:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402704:	ldr	x17, [x16, #840]
  402708:	add	x16, x16, #0x348
  40270c:	br	x17

Disassembly of section .text:

0000000000402710 <.text>:
  402710:	mov	x29, #0x0                   	// #0
  402714:	mov	x30, #0x0                   	// #0
  402718:	mov	x5, x0
  40271c:	ldr	x1, [sp]
  402720:	add	x2, sp, #0x8
  402724:	mov	x6, sp
  402728:	movz	x0, #0x0, lsl #48
  40272c:	movk	x0, #0x0, lsl #32
  402730:	movk	x0, #0x40, lsl #16
  402734:	movk	x0, #0x281c
  402738:	movz	x3, #0x0, lsl #48
  40273c:	movk	x3, #0x0, lsl #32
  402740:	movk	x3, #0x40, lsl #16
  402744:	movk	x3, #0xba48
  402748:	movz	x4, #0x0, lsl #48
  40274c:	movk	x4, #0x0, lsl #32
  402750:	movk	x4, #0x40, lsl #16
  402754:	movk	x4, #0xbac8
  402758:	bl	402270 <__libc_start_main@plt>
  40275c:	bl	4023d0 <abort@plt>
  402760:	adrp	x0, 41d000 <ferror@plt+0x1a900>
  402764:	ldr	x0, [x0, #4040]
  402768:	cbz	x0, 402770 <ferror@plt+0x70>
  40276c:	b	4023c0 <__gmon_start__@plt>
  402770:	ret
  402774:	nop
  402778:	adrp	x0, 41e000 <ferror@plt+0x1b900>
  40277c:	add	x0, x0, #0x370
  402780:	adrp	x1, 41e000 <ferror@plt+0x1b900>
  402784:	add	x1, x1, #0x370
  402788:	cmp	x1, x0
  40278c:	b.eq	4027a4 <ferror@plt+0xa4>  // b.none
  402790:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402794:	ldr	x1, [x1, #2792]
  402798:	cbz	x1, 4027a4 <ferror@plt+0xa4>
  40279c:	mov	x16, x1
  4027a0:	br	x16
  4027a4:	ret
  4027a8:	adrp	x0, 41e000 <ferror@plt+0x1b900>
  4027ac:	add	x0, x0, #0x370
  4027b0:	adrp	x1, 41e000 <ferror@plt+0x1b900>
  4027b4:	add	x1, x1, #0x370
  4027b8:	sub	x1, x1, x0
  4027bc:	lsr	x2, x1, #63
  4027c0:	add	x1, x2, x1, asr #3
  4027c4:	cmp	xzr, x1, asr #1
  4027c8:	asr	x1, x1, #1
  4027cc:	b.eq	4027e4 <ferror@plt+0xe4>  // b.none
  4027d0:	adrp	x2, 40b000 <ferror@plt+0x8900>
  4027d4:	ldr	x2, [x2, #2800]
  4027d8:	cbz	x2, 4027e4 <ferror@plt+0xe4>
  4027dc:	mov	x16, x2
  4027e0:	br	x16
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	mov	x29, sp
  4027f0:	str	x19, [sp, #16]
  4027f4:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  4027f8:	ldrb	w0, [x19, #912]
  4027fc:	cbnz	w0, 40280c <ferror@plt+0x10c>
  402800:	bl	402778 <ferror@plt+0x78>
  402804:	mov	w0, #0x1                   	// #1
  402808:	strb	w0, [x19, #912]
  40280c:	ldr	x19, [sp, #16]
  402810:	ldp	x29, x30, [sp], #32
  402814:	ret
  402818:	b	4027a8 <ferror@plt+0xa8>
  40281c:	sub	sp, sp, #0x160
  402820:	stp	x26, x25, [sp, #288]
  402824:	stp	x24, x23, [sp, #304]
  402828:	stp	x22, x21, [sp, #320]
  40282c:	stp	x20, x19, [sp, #336]
  402830:	adrp	x20, 40b000 <ferror@plt+0x8900>
  402834:	adrp	x22, 40b000 <ferror@plt+0x8900>
  402838:	adrp	x25, 40b000 <ferror@plt+0x8900>
  40283c:	adrp	x23, 40c000 <ferror@plt+0x9900>
  402840:	adrp	x24, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402844:	stp	x28, x27, [sp, #272]
  402848:	mov	x21, x1
  40284c:	mov	w19, w0
  402850:	add	x20, x20, #0xcaf
  402854:	add	x22, x22, #0xb28
  402858:	add	x25, x25, #0xb00
  40285c:	mov	w26, #0x1                   	// #1
  402860:	adrp	x27, 41e000 <ferror@plt+0x1b900>
  402864:	mov	w28, #0x3e8                 	// #1000
  402868:	add	x23, x23, #0x102
  40286c:	add	x24, x24, #0xe08
  402870:	stp	x29, x30, [sp, #256]
  402874:	add	x29, sp, #0x100
  402878:	b	402884 <ferror@plt+0x184>
  40287c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402880:	str	w26, [x8, #3576]
  402884:	mov	w0, w19
  402888:	mov	x1, x21
  40288c:	mov	x2, x20
  402890:	mov	x3, x22
  402894:	mov	x4, xzr
  402898:	bl	4023f0 <getopt_long@plt>
  40289c:	sub	w8, w0, #0x56
  4028a0:	cmp	w8, #0x24
  4028a4:	b.hi	402964 <ferror@plt+0x264>  // b.pmore
  4028a8:	adr	x9, 40287c <ferror@plt+0x17c>
  4028ac:	ldrb	w10, [x25, x8]
  4028b0:	add	x9, x9, x10, lsl #2
  4028b4:	br	x9
  4028b8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028bc:	str	w26, [x8, #3744]
  4028c0:	b	402884 <ferror@plt+0x184>
  4028c4:	ldr	x0, [x27, #888]
  4028c8:	mov	x1, x23
  4028cc:	mov	x2, x24
  4028d0:	bl	4025f0 <__isoc99_sscanf@plt>
  4028d4:	cmp	w0, #0x1
  4028d8:	b.ne	402c8c <ferror@plt+0x58c>  // b.any
  4028dc:	ldr	w8, [x24]
  4028e0:	cmp	w8, #0x0
  4028e4:	b.gt	402884 <ferror@plt+0x184>
  4028e8:	b	402c8c <ferror@plt+0x58c>
  4028ec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028f0:	str	w26, [x8, #3556]
  4028f4:	b	402884 <ferror@plt+0x184>
  4028f8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028fc:	str	w26, [x8, #3552]
  402900:	b	402884 <ferror@plt+0x184>
  402904:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402908:	str	w26, [x8, #3764]
  40290c:	b	402884 <ferror@plt+0x184>
  402910:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402914:	str	w26, [x8, #3580]
  402918:	b	402884 <ferror@plt+0x184>
  40291c:	ldr	x0, [x27, #888]
  402920:	mov	w2, #0xa                   	// #10
  402924:	mov	x1, xzr
  402928:	bl	402420 <strtol@plt>
  40292c:	mul	w8, w0, w28
  402930:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402934:	str	w8, [x9, #3748]
  402938:	b	402884 <ferror@plt+0x184>
  40293c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402940:	str	w26, [x8, #3568]
  402944:	b	402884 <ferror@plt+0x184>
  402948:	adrp	x0, 40b000 <ferror@plt+0x8900>
  40294c:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402950:	add	x0, x0, #0xce5
  402954:	add	x1, x1, #0xca8
  402958:	bl	402630 <printf@plt>
  40295c:	mov	w0, wzr
  402960:	bl	4020b0 <exit@plt>
  402964:	cmn	w0, #0x1
  402968:	b.ne	402a20 <ferror@plt+0x320>  // b.any
  40296c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402970:	ldrsw	x22, [x8, #896]
  402974:	mov	w9, #0x1                   	// #1
  402978:	sub	x8, x29, #0x78
  40297c:	sturh	w9, [x29, #-120]
  402980:	sturb	wzr, [x29, #-118]
  402984:	orr	x20, x8, #0x3
  402988:	bl	402160 <getuid@plt>
  40298c:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402990:	mov	w2, w0
  402994:	add	x1, x1, #0xd03
  402998:	mov	x0, x20
  40299c:	bl	402150 <sprintf@plt>
  4029a0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029a4:	ldr	w8, [x8, #3748]
  4029a8:	cmp	w8, #0x1
  4029ac:	b.lt	402a24 <ferror@plt+0x324>  // b.tstop
  4029b0:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029b4:	ldr	w10, [x9, #3592]
  4029b8:	cbnz	w10, 4029c4 <ferror@plt+0x2c4>
  4029bc:	mov	w10, #0x3c                  	// #60
  4029c0:	str	w10, [x9, #3592]
  4029c4:	adrp	x12, 40b000 <ferror@plt+0x8900>
  4029c8:	ldr	d0, [x12, #2808]
  4029cc:	mov	w11, #0x3e8                 	// #1000
  4029d0:	scvtf	d1, w8
  4029d4:	mul	w8, w10, w11
  4029d8:	fmul	d0, d1, d0
  4029dc:	scvtf	d1, w8
  4029e0:	fdiv	d0, d0, d1
  4029e4:	str	w8, [x9, #3592]
  4029e8:	bl	4026e0 <exp@plt>
  4029ec:	fmov	d1, #1.000000000000000000e+00
  4029f0:	fdiv	d0, d1, d0
  4029f4:	fsub	d0, d1, d0
  4029f8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029fc:	mov	w0, #0x1                   	// #1
  402a00:	mov	w1, #0x1                   	// #1
  402a04:	mov	w2, wzr
  402a08:	str	d0, [x8, #3728]
  402a0c:	bl	402500 <socket@plt>
  402a10:	tbz	w0, #31, 402c40 <ferror@plt+0x540>
  402a14:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402a18:	add	x0, x0, #0xd0b
  402a1c:	b	4030a8 <ferror@plt+0x9a8>
  402a20:	bl	403118 <ferror@plt+0xa18>
  402a24:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402a28:	add	x8, x21, x22, lsl #3
  402a2c:	sub	w9, w19, w22
  402a30:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a34:	adrp	x22, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a38:	add	x0, x0, #0xd41
  402a3c:	str	x8, [x10, #3736]
  402a40:	str	w9, [x22, #3596]
  402a44:	bl	402660 <getenv@plt>
  402a48:	mov	x19, x0
  402a4c:	cbnz	x0, 402a74 <ferror@plt+0x374>
  402a50:	mov	w0, #0x80                  	// #128
  402a54:	bl	402230 <malloc@plt>
  402a58:	mov	x19, x0
  402a5c:	bl	402160 <getuid@plt>
  402a60:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402a64:	mov	w2, w0
  402a68:	add	x1, x1, #0xd4f
  402a6c:	mov	x0, x19
  402a70:	bl	402150 <sprintf@plt>
  402a74:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a78:	ldr	w8, [x8, #3576]
  402a7c:	cbz	w8, 402a88 <ferror@plt+0x388>
  402a80:	mov	x0, x19
  402a84:	bl	4026b0 <unlink@plt>
  402a88:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a8c:	ldr	w8, [x8, #3744]
  402a90:	cbz	w8, 402c6c <ferror@plt+0x56c>
  402a94:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a98:	ldr	w8, [x8, #3556]
  402a9c:	cbz	w8, 402c6c <ferror@plt+0x56c>
  402aa0:	mov	x19, xzr
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	mov	w1, #0x1                   	// #1
  402aac:	mov	w2, wzr
  402ab0:	bl	402500 <socket@plt>
  402ab4:	tbnz	w0, #31, 402b5c <ferror@plt+0x45c>
  402ab8:	mov	w21, w0
  402abc:	mov	x0, x20
  402ac0:	bl	4020a0 <strlen@plt>
  402ac4:	add	w2, w0, #0x3
  402ac8:	sub	x1, x29, #0x78
  402acc:	mov	w0, w21
  402ad0:	bl	4024a0 <connect@plt>
  402ad4:	cbz	w0, 402b0c <ferror@plt+0x40c>
  402ad8:	mov	w8, #0x7461                	// #29793
  402adc:	mov	w9, #0x736e                	// #29550
  402ae0:	movk	w8, #0x30, lsl #16
  402ae4:	movk	w9, #0x6174, lsl #16
  402ae8:	mov	x0, x20
  402aec:	stur	w8, [x20, #3]
  402af0:	str	w9, [x20]
  402af4:	bl	4020a0 <strlen@plt>
  402af8:	add	w2, w0, #0x3
  402afc:	sub	x1, x29, #0x78
  402b00:	mov	w0, w21
  402b04:	bl	4024a0 <connect@plt>
  402b08:	cbnz	w0, 402b54 <ferror@plt+0x454>
  402b0c:	mov	w8, #0xc                   	// #12
  402b10:	add	x3, sp, #0x8
  402b14:	mov	x4, sp
  402b18:	mov	w1, #0x1                   	// #1
  402b1c:	mov	w2, #0x11                  	// #17
  402b20:	mov	w0, w21
  402b24:	str	w8, [sp]
  402b28:	bl	402550 <getsockopt@plt>
  402b2c:	cbnz	w0, 402b54 <ferror@plt+0x454>
  402b30:	ldr	w8, [sp]
  402b34:	cmp	w8, #0xb
  402b38:	b.ls	402b54 <ferror@plt+0x454>  // b.plast
  402b3c:	ldr	w20, [sp, #12]
  402b40:	bl	402160 <getuid@plt>
  402b44:	cmp	w20, w0
  402b48:	b.eq	402e9c <ferror@plt+0x79c>  // b.none
  402b4c:	ldr	w8, [sp, #12]
  402b50:	cbz	w8, 402e9c <ferror@plt+0x79c>
  402b54:	mov	w0, w21
  402b58:	bl	402390 <close@plt>
  402b5c:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402b60:	ldr	x8, [x21, #3584]
  402b64:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402b68:	cbz	x8, 402bc8 <ferror@plt+0x4c8>
  402b6c:	ldrb	w8, [x20, #3600]
  402b70:	cbz	w8, 402bc8 <ferror@plt+0x4c8>
  402b74:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402b78:	add	x8, x8, #0xe10
  402b7c:	ldr	w9, [x8]
  402b80:	ldur	w8, [x8, #3]
  402b84:	mov	w10, #0x656b                	// #25963
  402b88:	mov	w11, #0x656e                	// #25966
  402b8c:	movk	w10, #0x6e72, lsl #16
  402b90:	movk	w11, #0x6c, lsl #16
  402b94:	eor	w9, w9, w10
  402b98:	eor	w8, w8, w11
  402b9c:	orr	w8, w9, w8
  402ba0:	cbz	w8, 402bc8 <ferror@plt+0x4c8>
  402ba4:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402ba8:	ldr	x3, [x8, #880]
  402bac:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402bb0:	add	x0, x0, #0xe83
  402bb4:	mov	w1, #0x26                  	// #38
  402bb8:	mov	w2, #0x1                   	// #1
  402bbc:	bl	4024e0 <fwrite@plt>
  402bc0:	str	xzr, [x21, #3584]
  402bc4:	strb	wzr, [x20, #3600]
  402bc8:	bl	403608 <ferror@plt+0xf08>
  402bcc:	bl	4036b0 <ferror@plt+0xfb0>
  402bd0:	bl	403758 <ferror@plt+0x1058>
  402bd4:	bl	403800 <ferror@plt+0x1100>
  402bd8:	ldrb	w8, [x20, #3600]
  402bdc:	cbnz	w8, 402c00 <ferror@plt+0x500>
  402be0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402be4:	mov	w9, #0x656e                	// #25966
  402be8:	mov	w10, #0x656b                	// #25963
  402bec:	add	x8, x8, #0xe10
  402bf0:	movk	w9, #0x6c, lsl #16
  402bf4:	movk	w10, #0x6e72, lsl #16
  402bf8:	stur	w9, [x8, #3]
  402bfc:	str	w10, [x8]
  402c00:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c04:	ldr	w8, [x8, #3568]
  402c08:	cbnz	w8, 403048 <ferror@plt+0x948>
  402c0c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c10:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  402c14:	ldr	w8, [x8, #3744]
  402c18:	ldr	x20, [x9, #904]
  402c1c:	cbnz	w8, 402ce8 <ferror@plt+0x5e8>
  402c20:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c24:	ldr	x25, [x21, #3584]
  402c28:	cbz	x25, 402ce8 <ferror@plt+0x5e8>
  402c2c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c30:	ldr	w8, [x8, #3580]
  402c34:	cbnz	w8, 402e50 <ferror@plt+0x750>
  402c38:	str	xzr, [sp, #8]
  402c3c:	b	402e64 <ferror@plt+0x764>
  402c40:	mov	w19, w0
  402c44:	mov	x0, x20
  402c48:	bl	4020a0 <strlen@plt>
  402c4c:	add	w2, w0, #0x3
  402c50:	sub	x1, x29, #0x78
  402c54:	mov	w0, w19
  402c58:	bl	402130 <bind@plt>
  402c5c:	tbz	w0, #31, 402cb0 <ferror@plt+0x5b0>
  402c60:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402c64:	add	x0, x0, #0xd19
  402c68:	b	4030a8 <ferror@plt+0x9a8>
  402c6c:	mov	w1, #0x8042                	// #32834
  402c70:	mov	w2, #0x180                 	// #384
  402c74:	mov	x0, x19
  402c78:	bl	402590 <open64@plt>
  402c7c:	tbz	w0, #31, 402ccc <ferror@plt+0x5cc>
  402c80:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402c84:	add	x0, x0, #0xd5f
  402c88:	b	4030a8 <ferror@plt+0x9a8>
  402c8c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402c90:	ldr	x3, [x8, #880]
  402c94:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402c98:	add	x0, x0, #0xcbf
  402c9c:	mov	w1, #0x25                  	// #37
  402ca0:	mov	w2, #0x1                   	// #1
  402ca4:	bl	4024e0 <fwrite@plt>
  402ca8:	mov	w0, #0xffffffff            	// #-1
  402cac:	bl	4020b0 <exit@plt>
  402cb0:	mov	w1, #0x5                   	// #5
  402cb4:	mov	w0, w19
  402cb8:	bl	4020d0 <listen@plt>
  402cbc:	tbz	w0, #31, 402cf8 <ferror@plt+0x5f8>
  402cc0:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402cc4:	add	x0, x0, #0xd25
  402cc8:	b	4030a8 <ferror@plt+0x9a8>
  402ccc:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402cd0:	add	x1, x1, #0xd78
  402cd4:	bl	4022c0 <fdopen@plt>
  402cd8:	cbnz	x0, 402d2c <ferror@plt+0x62c>
  402cdc:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402ce0:	add	x0, x0, #0xd7b
  402ce4:	b	4030a8 <ferror@plt+0x9a8>
  402ce8:	mov	x0, x20
  402cec:	mov	w1, wzr
  402cf0:	bl	4038a8 <ferror@plt+0x11a8>
  402cf4:	b	403048 <ferror@plt+0x948>
  402cf8:	mov	w0, wzr
  402cfc:	mov	w1, wzr
  402d00:	bl	4020f0 <daemon@plt>
  402d04:	cbnz	w0, 402e84 <ferror@plt+0x784>
  402d08:	mov	w0, #0xd                   	// #13
  402d0c:	mov	w1, #0x1                   	// #1
  402d10:	bl	4021e0 <signal@plt>
  402d14:	adrp	x1, 403000 <ferror@plt+0x900>
  402d18:	add	x1, x1, #0x144
  402d1c:	mov	w0, #0x11                  	// #17
  402d20:	bl	4021e0 <signal@plt>
  402d24:	mov	w0, w19
  402d28:	bl	403148 <ferror@plt+0xa48>
  402d2c:	mov	x19, x0
  402d30:	bl	4021c0 <fileno@plt>
  402d34:	mov	w1, #0x2                   	// #2
  402d38:	bl	402290 <flock@plt>
  402d3c:	cbnz	w0, 402e90 <ferror@plt+0x790>
  402d40:	mov	x0, x19
  402d44:	bl	4021c0 <fileno@plt>
  402d48:	mov	w1, w0
  402d4c:	add	x2, sp, #0x8
  402d50:	mov	w0, wzr
  402d54:	bl	402480 <__fxstat64@plt>
  402d58:	cbnz	w0, 4030a0 <ferror@plt+0x9a0>
  402d5c:	ldr	w8, [sp, #28]
  402d60:	cmp	w8, #0x1
  402d64:	b.ne	403100 <ferror@plt+0xa00>  // b.any
  402d68:	ldr	w21, [sp, #32]
  402d6c:	bl	402160 <getuid@plt>
  402d70:	cmp	w21, w0
  402d74:	b.ne	403100 <ferror@plt+0xa00>  // b.any
  402d78:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402d7c:	ldr	w8, [x8, #3744]
  402d80:	cbnz	w8, 402e30 <ferror@plt+0x730>
  402d84:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402d88:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402d8c:	mov	x8, #0xffffffffffffffff    	// #-1
  402d90:	add	x0, x0, #0xe19
  402d94:	add	x1, x1, #0x853
  402d98:	str	x8, [sp]
  402d9c:	bl	402540 <fopen64@plt>
  402da0:	cbz	x0, 402dd0 <ferror@plt+0x6d0>
  402da4:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402da8:	add	x1, x1, #0xe26
  402dac:	mov	x2, sp
  402db0:	mov	x21, x0
  402db4:	bl	402260 <__isoc99_fscanf@plt>
  402db8:	cmp	w0, #0x1
  402dbc:	b.eq	402dc8 <ferror@plt+0x6c8>  // b.none
  402dc0:	mov	x8, #0xffffffffffffffff    	// #-1
  402dc4:	str	x8, [sp]
  402dc8:	mov	x0, x21
  402dcc:	bl	402200 <fclose@plt>
  402dd0:	ldr	x8, [sp]
  402dd4:	tbnz	x8, #63, 402e30 <ferror@plt+0x730>
  402dd8:	mov	x0, xzr
  402ddc:	bl	402220 <time@plt>
  402de0:	ldr	x8, [sp, #96]
  402de4:	ldr	x9, [sp]
  402de8:	add	x8, x9, x8
  402dec:	cmp	x0, x8
  402df0:	b.lt	402e30 <ferror@plt+0x730>  // b.tstop
  402df4:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402df8:	ldr	x3, [x8, #880]
  402dfc:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402e00:	add	x0, x0, #0xe2a
  402e04:	mov	w1, #0x26                  	// #38
  402e08:	mov	w2, #0x1                   	// #1
  402e0c:	bl	4024e0 <fwrite@plt>
  402e10:	mov	x0, x19
  402e14:	bl	4021c0 <fileno@plt>
  402e18:	mov	x1, xzr
  402e1c:	bl	4021f0 <ftruncate64@plt>
  402e20:	tbz	w0, #31, 402e30 <ferror@plt+0x730>
  402e24:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402e28:	add	x0, x0, #0xe51
  402e2c:	bl	4020c0 <perror@plt>
  402e30:	mov	x0, x19
  402e34:	bl	403470 <ferror@plt+0xd70>
  402e38:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402e3c:	ldr	x9, [x8, #3560]
  402e40:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402e44:	str	xzr, [x8, #3560]
  402e48:	str	x9, [x10, #3584]
  402e4c:	b	402aa4 <ferror@plt+0x3a4>
  402e50:	mov	x0, x20
  402e54:	bl	407c54 <ferror@plt+0x5554>
  402e58:	ldr	x25, [x21, #3584]
  402e5c:	str	x0, [sp, #8]
  402e60:	cbnz	x0, 402ee4 <ferror@plt+0x7e4>
  402e64:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402e68:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402e6c:	add	x1, x1, #0x1ea
  402e70:	add	x2, x2, #0xe10
  402e74:	mov	x0, x20
  402e78:	bl	4026c0 <fprintf@plt>
  402e7c:	mov	x21, xzr
  402e80:	b	402f1c <ferror@plt+0x81c>
  402e84:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402e88:	add	x0, x0, #0xd33
  402e8c:	b	4030a8 <ferror@plt+0x9a8>
  402e90:	adrp	x0, 40b000 <ferror@plt+0x8900>
  402e94:	add	x0, x0, #0xd96
  402e98:	b	4030a8 <ferror@plt+0x9a8>
  402e9c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402ea0:	add	x1, x1, #0x853
  402ea4:	mov	w0, w21
  402ea8:	bl	4022c0 <fdopen@plt>
  402eac:	cbnz	x0, 4030b4 <ferror@plt+0x9b4>
  402eb0:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402eb4:	ldr	x20, [x8, #880]
  402eb8:	bl	402650 <__errno_location@plt>
  402ebc:	ldr	w0, [x0]
  402ec0:	bl	402380 <strerror@plt>
  402ec4:	adrp	x1, 40b000 <ferror@plt+0x8900>
  402ec8:	mov	x2, x0
  402ecc:	add	x1, x1, #0xe69
  402ed0:	mov	x0, x20
  402ed4:	bl	4026c0 <fprintf@plt>
  402ed8:	mov	w0, w21
  402edc:	bl	402390 <close@plt>
  402ee0:	b	402c00 <ferror@plt+0x500>
  402ee4:	mov	x21, x0
  402ee8:	bl	408018 <ferror@plt+0x5918>
  402eec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402ef0:	ldr	w8, [x8, #3764]
  402ef4:	mov	x0, x21
  402ef8:	cmp	w8, #0x0
  402efc:	cset	w1, ne  // ne = any
  402f00:	bl	407cf0 <ferror@plt+0x55f0>
  402f04:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f08:	add	x1, x1, #0xe10
  402f0c:	mov	x0, x21
  402f10:	bl	407cfc <ferror@plt+0x55fc>
  402f14:	mov	x0, x21
  402f18:	bl	408018 <ferror@plt+0x5918>
  402f1c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f20:	ldr	x26, [x8, #3560]
  402f24:	cbz	x26, 40302c <ferror@plt+0x92c>
  402f28:	ldr	x23, [x26, #16]
  402f2c:	cbnz	x25, 402f38 <ferror@plt+0x838>
  402f30:	mov	w27, wzr
  402f34:	b	402f70 <ferror@plt+0x870>
  402f38:	ldr	x24, [x26, #8]
  402f3c:	mov	x27, x25
  402f40:	ldr	x0, [x27, #8]
  402f44:	mov	x1, x24
  402f48:	bl	402400 <strcmp@plt>
  402f4c:	cbz	w0, 402f5c <ferror@plt+0x85c>
  402f50:	ldr	x27, [x27]
  402f54:	cbnz	x27, 402f40 <ferror@plt+0x840>
  402f58:	b	402f70 <ferror@plt+0x870>
  402f5c:	ldr	x8, [x27, #16]
  402f60:	ldr	x25, [x27]
  402f64:	subs	x8, x23, x8
  402f68:	cset	w27, cc  // cc = lo, ul, last
  402f6c:	csel	x23, xzr, x8, cc  // cc = lo, ul, last
  402f70:	cbnz	x23, 402f8c <ferror@plt+0x88c>
  402f74:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f78:	ldr	w8, [x8, #3552]
  402f7c:	cbnz	w8, 402f8c <ferror@plt+0x88c>
  402f80:	ldr	d0, [x26, #24]
  402f84:	fcmp	d0, #0.0
  402f88:	b.eq	403024 <ferror@plt+0x924>  // b.none
  402f8c:	ldr	w8, [x22, #3596]
  402f90:	ldr	x24, [x26, #8]
  402f94:	cbz	w8, 402fd8 <ferror@plt+0x8d8>
  402f98:	cmp	w8, #0x1
  402f9c:	b.lt	403024 <ferror@plt+0x924>  // b.tstop
  402fa0:	mov	x28, xzr
  402fa4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402fa8:	ldr	x8, [x8, #3736]
  402fac:	mov	x1, x24
  402fb0:	mov	w2, wzr
  402fb4:	ldr	x0, [x8, x28, lsl #3]
  402fb8:	bl	4024f0 <fnmatch@plt>
  402fbc:	cbz	w0, 402fd4 <ferror@plt+0x8d4>
  402fc0:	ldrsw	x8, [x22, #3596]
  402fc4:	add	x28, x28, #0x1
  402fc8:	cmp	x28, x8
  402fcc:	b.ge	403024 <ferror@plt+0x924>  // b.tcont
  402fd0:	b	402fa4 <ferror@plt+0x8a4>
  402fd4:	ldr	x24, [x26, #8]
  402fd8:	cbnz	x21, 403014 <ferror@plt+0x914>
  402fdc:	ldr	d0, [x26, #24]
  402fe0:	adrp	x8, 40c000 <ferror@plt+0x9900>
  402fe4:	adrp	x9, 40c000 <ferror@plt+0x9900>
  402fe8:	cmp	w27, #0x0
  402fec:	add	x8, x8, #0x217
  402ff0:	add	x9, x9, #0xd13
  402ff4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402ff8:	csel	x4, x9, x8, eq  // eq = none
  402ffc:	mov	x0, x20
  403000:	add	x1, x1, #0x202
  403004:	mov	x2, x24
  403008:	mov	x3, x23
  40300c:	bl	4026c0 <fprintf@plt>
  403010:	b	403024 <ferror@plt+0x924>
  403014:	mov	x0, x21
  403018:	mov	x1, x24
  40301c:	mov	w2, w23
  403020:	bl	4083b4 <ferror@plt+0x5cb4>
  403024:	ldr	x26, [x26]
  403028:	cbnz	x26, 402f28 <ferror@plt+0x828>
  40302c:	cbz	x21, 403048 <ferror@plt+0x948>
  403030:	mov	x0, x21
  403034:	bl	408068 <ferror@plt+0x5968>
  403038:	mov	x0, x21
  40303c:	bl	408068 <ferror@plt+0x5968>
  403040:	add	x0, sp, #0x8
  403044:	bl	407c88 <ferror@plt+0x5588>
  403048:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40304c:	ldr	w8, [x8, #3556]
  403050:	cbnz	w8, 403098 <ferror@plt+0x998>
  403054:	mov	x0, x19
  403058:	bl	4021c0 <fileno@plt>
  40305c:	mov	x1, xzr
  403060:	bl	4021f0 <ftruncate64@plt>
  403064:	tbz	w0, #31, 403074 <ferror@plt+0x974>
  403068:	adrp	x0, 40b000 <ferror@plt+0x8900>
  40306c:	add	x0, x0, #0xe51
  403070:	bl	4020c0 <perror@plt>
  403074:	mov	x0, x19
  403078:	bl	402350 <rewind@plt>
  40307c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403080:	mov	w1, #0x1                   	// #1
  403084:	mov	x0, x19
  403088:	str	wzr, [x8, #3580]
  40308c:	bl	4038a8 <ferror@plt+0x11a8>
  403090:	mov	x0, x19
  403094:	bl	402200 <fclose@plt>
  403098:	mov	w0, wzr
  40309c:	bl	4020b0 <exit@plt>
  4030a0:	adrp	x0, 40b000 <ferror@plt+0x8900>
  4030a4:	add	x0, x0, #0xdb0
  4030a8:	bl	4020c0 <perror@plt>
  4030ac:	mov	w0, #0xffffffff            	// #-1
  4030b0:	bl	4020b0 <exit@plt>
  4030b4:	mov	x20, x0
  4030b8:	bl	403470 <ferror@plt+0xd70>
  4030bc:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4030c0:	ldr	x8, [x21, #3584]
  4030c4:	cbz	x8, 4030f4 <ferror@plt+0x9f4>
  4030c8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4030cc:	ldr	w8, [x8, #3572]
  4030d0:	cbz	w8, 4030f4 <ferror@plt+0x9f4>
  4030d4:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  4030d8:	ldr	x3, [x8, #880]
  4030dc:	adrp	x0, 40b000 <ferror@plt+0x8900>
  4030e0:	add	x0, x0, #0xe83
  4030e4:	mov	w1, #0x26                  	// #38
  4030e8:	mov	w2, #0x1                   	// #1
  4030ec:	bl	4024e0 <fwrite@plt>
  4030f0:	str	xzr, [x21, #3584]
  4030f4:	mov	x0, x20
  4030f8:	bl	402200 <fclose@plt>
  4030fc:	b	402c00 <ferror@plt+0x500>
  403100:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403104:	ldr	x3, [x8, #880]
  403108:	adrp	x0, 40b000 <ferror@plt+0x8900>
  40310c:	add	x0, x0, #0xdca
  403110:	mov	w1, #0x4e                  	// #78
  403114:	b	402ca0 <ferror@plt+0x5a0>
  403118:	stp	x29, x30, [sp, #-16]!
  40311c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403120:	ldr	x3, [x8, #880]
  403124:	adrp	x0, 40b000 <ferror@plt+0x8900>
  403128:	add	x0, x0, #0xefd
  40312c:	mov	w1, #0x1dd                 	// #477
  403130:	mov	w2, #0x1                   	// #1
  403134:	mov	x29, sp
  403138:	bl	4024e0 <fwrite@plt>
  40313c:	mov	w0, #0xffffffff            	// #-1
  403140:	bl	4020b0 <exit@plt>
  403144:	ret
  403148:	sub	sp, sp, #0x90
  40314c:	stp	x29, x30, [sp, #48]
  403150:	add	x29, sp, #0x20
  403154:	mov	w8, #0x10001               	// #65537
  403158:	str	d8, [sp, #32]
  40315c:	stp	x28, x27, [sp, #64]
  403160:	stp	x26, x25, [sp, #80]
  403164:	stp	x24, x23, [sp, #96]
  403168:	stp	x22, x21, [sp, #112]
  40316c:	stp	x20, x19, [sp, #128]
  403170:	str	w0, [sp, #4]
  403174:	stp	w0, w8, [x29, #8]
  403178:	bl	402210 <getpid@plt>
  40317c:	mov	w20, w0
  403180:	bl	4022f0 <random@plt>
  403184:	adrp	x23, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403188:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40318c:	ldrsw	x8, [x23, #3748]
  403190:	ldrsw	x9, [x9, #3592]
  403194:	mov	w10, #0x4dd3                	// #19923
  403198:	movk	w10, #0x1062, lsl #16
  40319c:	mul	x8, x8, x10
  4031a0:	mul	x9, x9, x10
  4031a4:	mov	x3, x0
  4031a8:	lsr	x10, x8, #63
  4031ac:	asr	x8, x8, #38
  4031b0:	lsr	x11, x9, #63
  4031b4:	asr	x9, x9, #38
  4031b8:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4031bc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4031c0:	add	w4, w8, w10
  4031c4:	add	w5, w9, w11
  4031c8:	add	x0, x0, #0xe10
  4031cc:	add	x1, x1, #0xdb
  4031d0:	mov	w2, w20
  4031d4:	bl	402150 <sprintf@plt>
  4031d8:	bl	403608 <ferror@plt+0xf08>
  4031dc:	bl	4036b0 <ferror@plt+0xfb0>
  4031e0:	bl	403758 <ferror@plt+0x1058>
  4031e4:	bl	403800 <ferror@plt+0x1100>
  4031e8:	mov	x27, #0xf7cf                	// #63439
  4031ec:	movk	x27, #0xe353, lsl #16
  4031f0:	movk	x27, #0x9ba5, lsl #32
  4031f4:	mov	x21, xzr
  4031f8:	mov	x22, xzr
  4031fc:	mov	w26, #0x3e8                 	// #1000
  403200:	movk	x27, #0x20c4, lsl #48
  403204:	adrp	x28, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403208:	add	x0, sp, #0x8
  40320c:	mov	x1, xzr
  403210:	bl	4022d0 <gettimeofday@plt>
  403214:	ldp	x19, x25, [sp, #8]
  403218:	sub	x8, x25, x21
  40321c:	smulh	x10, x8, x27
  403220:	ldrsw	x8, [x23, #3748]
  403224:	asr	x11, x10, #7
  403228:	sub	x9, x19, x22
  40322c:	add	x10, x11, x10, lsr #63
  403230:	madd	x24, x9, x26, x10
  403234:	cmp	x24, x8
  403238:	b.lt	4033a0 <ferror@plt+0xca0>  // b.tstop
  40323c:	ldr	x26, [x28, #3560]
  403240:	mov	x27, x23
  403244:	str	xzr, [x28, #3560]
  403248:	bl	403608 <ferror@plt+0xf08>
  40324c:	bl	4036b0 <ferror@plt+0xfb0>
  403250:	bl	403758 <ferror@plt+0x1058>
  403254:	bl	403800 <ferror@plt+0x1100>
  403258:	ldr	x23, [x28, #3560]
  40325c:	str	x26, [x28, #3560]
  403260:	cbz	x26, 403378 <ferror@plt+0xc78>
  403264:	scvtf	d8, w24
  403268:	cbz	x23, 403290 <ferror@plt+0xb90>
  40326c:	ldr	x22, [x26, #8]
  403270:	mov	x20, x23
  403274:	ldr	x21, [x20, #8]
  403278:	mov	x1, x22
  40327c:	mov	x0, x21
  403280:	bl	402400 <strcmp@plt>
  403284:	cbz	w0, 40329c <ferror@plt+0xb9c>
  403288:	ldr	x20, [x20]
  40328c:	cbnz	x20, 403274 <ferror@plt+0xb74>
  403290:	ldr	x26, [x26]
  403294:	cbnz	x26, 403268 <ferror@plt+0xb68>
  403298:	b	403378 <ferror@plt+0xc78>
  40329c:	ldr	x9, [x20, #16]
  4032a0:	ldr	x10, [x26, #16]
  4032a4:	str	x9, [x26, #16]
  4032a8:	sub	x9, x9, x10
  4032ac:	ldr	w8, [x27, #3748]
  4032b0:	ucvtf	d0, x9
  4032b4:	mov	x9, #0x400000000000        	// #70368744177664
  4032b8:	movk	x9, #0x408f, lsl #48
  4032bc:	fmov	d1, x9
  4032c0:	fmul	d0, d0, d1
  4032c4:	cmp	w8, w24
  4032c8:	fdiv	d0, d0, d8
  4032cc:	b.le	403310 <ferror@plt+0xc10>
  4032d0:	cmp	w24, #0x3e8
  4032d4:	b.lt	40332c <ferror@plt+0xc2c>  // b.tstop
  4032d8:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4032dc:	ldr	w9, [x9, #3592]
  4032e0:	cmp	w9, w24
  4032e4:	b.le	403328 <ferror@plt+0xc28>
  4032e8:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4032ec:	ldr	d1, [x9, #3728]
  4032f0:	ldr	d2, [x26, #24]
  4032f4:	scvtf	d3, w8
  4032f8:	fmul	d1, d1, d8
  4032fc:	fdiv	d1, d1, d3
  403300:	fsub	d0, d0, d2
  403304:	fmul	d0, d1, d0
  403308:	fadd	d0, d2, d0
  40330c:	b	403328 <ferror@plt+0xc28>
  403310:	ldr	d1, [x26, #24]
  403314:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403318:	ldr	d2, [x8, #3728]
  40331c:	fsub	d0, d0, d1
  403320:	fmul	d0, d2, d0
  403324:	fadd	d0, d1, d0
  403328:	str	d0, [x26, #24]
  40332c:	cmp	x23, x20
  403330:	b.eq	403358 <ferror@plt+0xc58>  // b.none
  403334:	ldp	x21, x0, [x23]
  403338:	bl	402460 <free@plt>
  40333c:	mov	x0, x23
  403340:	bl	402460 <free@plt>
  403344:	cmp	x21, x20
  403348:	mov	x23, x21
  40334c:	b.ne	403334 <ferror@plt+0xc34>  // b.any
  403350:	ldr	x21, [x20, #8]
  403354:	mov	x23, x20
  403358:	ldr	x20, [x20]
  40335c:	mov	x0, x21
  403360:	bl	402460 <free@plt>
  403364:	mov	x0, x23
  403368:	bl	402460 <free@plt>
  40336c:	mov	x23, x20
  403370:	ldr	x26, [x26]
  403374:	cbnz	x26, 403268 <ferror@plt+0xb68>
  403378:	mov	x23, x27
  40337c:	ldr	w8, [x27, #3748]
  403380:	mov	x27, #0xf7cf                	// #63439
  403384:	movk	x27, #0xe353, lsl #16
  403388:	movk	x27, #0x9ba5, lsl #32
  40338c:	mov	x24, xzr
  403390:	mov	x21, x25
  403394:	mov	x22, x19
  403398:	mov	w26, #0x3e8                 	// #1000
  40339c:	movk	x27, #0x20c4, lsl #48
  4033a0:	sub	w2, w8, w24
  4033a4:	add	x0, x29, #0x8
  4033a8:	mov	w1, #0x1                   	// #1
  4033ac:	bl	402250 <poll@plt>
  4033b0:	cmp	w0, #0x1
  4033b4:	b.lt	403410 <ferror@plt+0xd10>  // b.tstop
  4033b8:	ldrb	w8, [x29, #14]
  4033bc:	tbz	w8, #0, 403410 <ferror@plt+0xd10>
  4033c0:	ldr	w0, [sp, #4]
  4033c4:	mov	x1, xzr
  4033c8:	mov	x2, xzr
  4033cc:	bl	4022e0 <accept@plt>
  4033d0:	tbnz	w0, #31, 403410 <ferror@plt+0xd10>
  4033d4:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  4033d8:	ldr	w8, [x8, #916]
  4033dc:	mov	w20, w0
  4033e0:	cmp	w8, #0x5
  4033e4:	b.ge	403408 <ferror@plt+0xd08>  // b.tcont
  4033e8:	bl	4021a0 <fork@plt>
  4033ec:	cbz	w0, 40344c <ferror@plt+0xd4c>
  4033f0:	cmp	w0, #0x1
  4033f4:	b.lt	403408 <ferror@plt+0xd08>  // b.tstop
  4033f8:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  4033fc:	ldr	w8, [x9, #916]
  403400:	add	w8, w8, #0x1
  403404:	str	w8, [x9, #916]
  403408:	mov	w0, w20
  40340c:	bl	402390 <close@plt>
  403410:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403414:	ldr	w8, [x8, #916]
  403418:	cbz	w8, 403208 <ferror@plt+0xb08>
  40341c:	sub	x1, x29, #0x4
  403420:	mov	w0, #0xffffffff            	// #-1
  403424:	mov	w2, #0x1                   	// #1
  403428:	bl	4026a0 <waitpid@plt>
  40342c:	cmp	w0, #0x1
  403430:	b.lt	403208 <ferror@plt+0xb08>  // b.tstop
  403434:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  403438:	ldr	w8, [x9, #916]
  40343c:	subs	w8, w8, #0x1
  403440:	str	w8, [x9, #916]
  403444:	b.eq	403208 <ferror@plt+0xb08>  // b.none
  403448:	b	40341c <ferror@plt+0xd1c>
  40344c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403450:	add	x1, x1, #0x105
  403454:	mov	w0, w20
  403458:	bl	4022c0 <fdopen@plt>
  40345c:	cbz	x0, 403468 <ferror@plt+0xd68>
  403460:	mov	w1, wzr
  403464:	bl	4038a8 <ferror@plt+0x11a8>
  403468:	mov	w0, wzr
  40346c:	bl	4020b0 <exit@plt>
  403470:	stp	x29, x30, [sp, #-96]!
  403474:	stp	x28, x27, [sp, #16]
  403478:	stp	x26, x25, [sp, #32]
  40347c:	stp	x24, x23, [sp, #48]
  403480:	stp	x22, x21, [sp, #64]
  403484:	stp	x20, x19, [sp, #80]
  403488:	mov	x29, sp
  40348c:	sub	sp, sp, #0x2, lsl #12
  403490:	sub	sp, sp, #0x20
  403494:	mov	x19, x0
  403498:	add	x0, sp, #0x1, lsl #12
  40349c:	add	x0, x0, #0x18
  4034a0:	mov	w1, #0x1000                	// #4096
  4034a4:	add	x25, sp, #0x1, lsl #12
  4034a8:	mov	x2, x19
  4034ac:	add	x25, x25, #0x18
  4034b0:	bl	4026d0 <fgets@plt>
  4034b4:	cbz	x0, 4035e0 <ferror@plt+0xee0>
  4034b8:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034bc:	adrp	x22, 40c000 <ferror@plt+0x9900>
  4034c0:	mov	x24, xzr
  4034c4:	orr	x20, x25, #0x1
  4034c8:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034cc:	add	x21, x21, #0xe10
  4034d0:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034d4:	mov	w28, #0x1                   	// #1
  4034d8:	add	x22, x22, #0x107
  4034dc:	b	40350c <ferror@plt+0xe0c>
  4034e0:	mov	w2, #0x7f                  	// #127
  4034e4:	mov	x0, x21
  4034e8:	mov	x1, x20
  4034ec:	strb	wzr, [x21]
  4034f0:	bl	402530 <strncat@plt>
  4034f4:	add	x0, sp, #0x1, lsl #12
  4034f8:	add	x0, x0, #0x18
  4034fc:	mov	w1, #0x1000                	// #4096
  403500:	mov	x2, x19
  403504:	bl	4026d0 <fgets@plt>
  403508:	cbz	x0, 4035bc <ferror@plt+0xebc>
  40350c:	add	x8, sp, #0x19
  403510:	ldrb	w8, [x8, #4095]
  403514:	add	x0, sp, #0x1, lsl #12
  403518:	add	x0, x0, #0x18
  40351c:	cmp	w8, #0x23
  403520:	b.ne	403550 <ferror@plt+0xe50>  // b.any
  403524:	bl	4020a0 <strlen@plt>
  403528:	ldrb	w8, [x26, #3600]
  40352c:	add	x9, x0, x25
  403530:	sturb	wzr, [x9, #-1]
  403534:	cbz	w8, 4034e0 <ferror@plt+0xde0>
  403538:	mov	x0, x21
  40353c:	mov	x1, x20
  403540:	bl	402400 <strcmp@plt>
  403544:	cbz	w0, 4034e0 <ferror@plt+0xde0>
  403548:	str	w28, [x27, #3572]
  40354c:	b	4034e0 <ferror@plt+0xde0>
  403550:	add	x3, sp, #0x1, lsl #12
  403554:	add	x4, sp, #0x1, lsl #12
  403558:	add	x2, sp, #0x8
  40355c:	add	x3, x3, #0x10
  403560:	add	x4, x4, #0x8
  403564:	mov	x1, x22
  403568:	bl	4025f0 <__isoc99_sscanf@plt>
  40356c:	cmp	w0, #0x1
  403570:	b.le	403604 <ferror@plt+0xf04>
  403574:	cmp	w0, #0x2
  403578:	b.ne	403580 <ferror@plt+0xe80>  // b.any
  40357c:	str	xzr, [sp, #4104]
  403580:	add	x0, sp, #0x8
  403584:	bl	403a80 <ferror@plt+0x1380>
  403588:	cbnz	w0, 4034f4 <ferror@plt+0xdf4>
  40358c:	mov	w0, #0x20                  	// #32
  403590:	bl	402230 <malloc@plt>
  403594:	cbz	x0, 403604 <ferror@plt+0xf04>
  403598:	mov	x23, x0
  40359c:	add	x0, sp, #0x8
  4035a0:	bl	402370 <strdup@plt>
  4035a4:	ldr	x8, [sp, #4112]
  4035a8:	ldr	x9, [sp, #4104]
  4035ac:	stp	x24, x0, [x23]
  4035b0:	mov	x24, x23
  4035b4:	stp	x8, x9, [x23, #16]
  4035b8:	b	4034f4 <ferror@plt+0xdf4>
  4035bc:	cbz	x24, 4035e0 <ferror@plt+0xee0>
  4035c0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4035c4:	ldr	x9, [x8, #3560]
  4035c8:	ldr	x10, [x24]
  4035cc:	str	x9, [x24]
  4035d0:	str	x24, [x8, #3560]
  4035d4:	mov	x9, x24
  4035d8:	mov	x24, x10
  4035dc:	cbnz	x10, 4035c8 <ferror@plt+0xec8>
  4035e0:	add	sp, sp, #0x2, lsl #12
  4035e4:	add	sp, sp, #0x20
  4035e8:	ldp	x20, x19, [sp, #80]
  4035ec:	ldp	x22, x21, [sp, #64]
  4035f0:	ldp	x24, x23, [sp, #48]
  4035f4:	ldp	x26, x25, [sp, #32]
  4035f8:	ldp	x28, x27, [sp, #16]
  4035fc:	ldp	x29, x30, [sp], #96
  403600:	ret
  403604:	bl	4023d0 <abort@plt>
  403608:	sub	sp, sp, #0xa0
  40360c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403610:	add	x0, x0, #0x167
  403614:	stp	x29, x30, [sp, #128]
  403618:	str	x19, [sp, #144]
  40361c:	add	x29, sp, #0x80
  403620:	bl	402660 <getenv@plt>
  403624:	mov	x19, x0
  403628:	cbnz	x0, 403668 <ferror@plt+0xf68>
  40362c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403630:	add	x0, x0, #0x184
  403634:	mov	x19, sp
  403638:	bl	402660 <getenv@plt>
  40363c:	adrp	x8, 40c000 <ferror@plt+0x9900>
  403640:	add	x8, x8, #0x18e
  403644:	cmp	x0, #0x0
  403648:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40364c:	adrp	x4, 40c000 <ferror@plt+0x9900>
  403650:	csel	x3, x8, x0, eq  // eq = none
  403654:	add	x2, x2, #0x306
  403658:	add	x4, x4, #0x178
  40365c:	mov	x0, sp
  403660:	mov	w1, #0x7f                  	// #127
  403664:	bl	4021b0 <snprintf@plt>
  403668:	mov	x0, x19
  40366c:	mov	w1, wzr
  403670:	bl	402590 <open64@plt>
  403674:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403678:	add	x1, x1, #0x853
  40367c:	bl	4022c0 <fdopen@plt>
  403680:	cbz	x0, 4036a0 <ferror@plt+0xfa0>
  403684:	mov	x19, x0
  403688:	bl	403b30 <ferror@plt+0x1430>
  40368c:	mov	x0, x19
  403690:	ldr	x19, [sp, #144]
  403694:	ldp	x29, x30, [sp, #128]
  403698:	add	sp, sp, #0xa0
  40369c:	b	402200 <fclose@plt>
  4036a0:	ldr	x19, [sp, #144]
  4036a4:	ldp	x29, x30, [sp, #128]
  4036a8:	add	sp, sp, #0xa0
  4036ac:	ret
  4036b0:	sub	sp, sp, #0xa0
  4036b4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4036b8:	add	x0, x0, #0x199
  4036bc:	stp	x29, x30, [sp, #128]
  4036c0:	str	x19, [sp, #144]
  4036c4:	add	x29, sp, #0x80
  4036c8:	bl	402660 <getenv@plt>
  4036cc:	mov	x19, x0
  4036d0:	cbnz	x0, 403710 <ferror@plt+0x1010>
  4036d4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4036d8:	add	x0, x0, #0x184
  4036dc:	mov	x19, sp
  4036e0:	bl	402660 <getenv@plt>
  4036e4:	adrp	x8, 40c000 <ferror@plt+0x9900>
  4036e8:	add	x8, x8, #0x18e
  4036ec:	cmp	x0, #0x0
  4036f0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4036f4:	adrp	x4, 40c000 <ferror@plt+0x9900>
  4036f8:	csel	x3, x8, x0, eq  // eq = none
  4036fc:	add	x2, x2, #0x306
  403700:	add	x4, x4, #0x1a8
  403704:	mov	x0, sp
  403708:	mov	w1, #0x7f                  	// #127
  40370c:	bl	4021b0 <snprintf@plt>
  403710:	mov	x0, x19
  403714:	mov	w1, wzr
  403718:	bl	402590 <open64@plt>
  40371c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403720:	add	x1, x1, #0x853
  403724:	bl	4022c0 <fdopen@plt>
  403728:	cbz	x0, 403748 <ferror@plt+0x1048>
  40372c:	mov	x19, x0
  403730:	bl	403470 <ferror@plt+0xd70>
  403734:	mov	x0, x19
  403738:	ldr	x19, [sp, #144]
  40373c:	ldp	x29, x30, [sp, #128]
  403740:	add	sp, sp, #0xa0
  403744:	b	402200 <fclose@plt>
  403748:	ldr	x19, [sp, #144]
  40374c:	ldp	x29, x30, [sp, #128]
  403750:	add	sp, sp, #0xa0
  403754:	ret
  403758:	sub	sp, sp, #0xa0
  40375c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403760:	add	x0, x0, #0x1b2
  403764:	stp	x29, x30, [sp, #128]
  403768:	str	x19, [sp, #144]
  40376c:	add	x29, sp, #0x80
  403770:	bl	402660 <getenv@plt>
  403774:	mov	x19, x0
  403778:	cbnz	x0, 4037b8 <ferror@plt+0x10b8>
  40377c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403780:	add	x0, x0, #0x184
  403784:	mov	x19, sp
  403788:	bl	402660 <getenv@plt>
  40378c:	adrp	x8, 40c000 <ferror@plt+0x9900>
  403790:	add	x8, x8, #0x18e
  403794:	cmp	x0, #0x0
  403798:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40379c:	adrp	x4, 40c000 <ferror@plt+0x9900>
  4037a0:	csel	x3, x8, x0, eq  // eq = none
  4037a4:	add	x2, x2, #0x306
  4037a8:	add	x4, x4, #0x1c0
  4037ac:	mov	x0, sp
  4037b0:	mov	w1, #0x7f                  	// #127
  4037b4:	bl	4021b0 <snprintf@plt>
  4037b8:	mov	x0, x19
  4037bc:	mov	w1, wzr
  4037c0:	bl	402590 <open64@plt>
  4037c4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4037c8:	add	x1, x1, #0x853
  4037cc:	bl	4022c0 <fdopen@plt>
  4037d0:	cbz	x0, 4037f0 <ferror@plt+0x10f0>
  4037d4:	mov	x19, x0
  4037d8:	bl	403b30 <ferror@plt+0x1430>
  4037dc:	mov	x0, x19
  4037e0:	ldr	x19, [sp, #144]
  4037e4:	ldp	x29, x30, [sp, #128]
  4037e8:	add	sp, sp, #0xa0
  4037ec:	b	402200 <fclose@plt>
  4037f0:	ldr	x19, [sp, #144]
  4037f4:	ldp	x29, x30, [sp, #128]
  4037f8:	add	sp, sp, #0xa0
  4037fc:	ret
  403800:	sub	sp, sp, #0xa0
  403804:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403808:	add	x0, x0, #0x1c9
  40380c:	stp	x29, x30, [sp, #128]
  403810:	str	x19, [sp, #144]
  403814:	add	x29, sp, #0x80
  403818:	bl	402660 <getenv@plt>
  40381c:	mov	x19, x0
  403820:	cbnz	x0, 403860 <ferror@plt+0x1160>
  403824:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403828:	add	x0, x0, #0x184
  40382c:	mov	x19, sp
  403830:	bl	402660 <getenv@plt>
  403834:	adrp	x8, 40c000 <ferror@plt+0x9900>
  403838:	add	x8, x8, #0x18e
  40383c:	cmp	x0, #0x0
  403840:	adrp	x2, 40c000 <ferror@plt+0x9900>
  403844:	adrp	x4, 40c000 <ferror@plt+0x9900>
  403848:	csel	x3, x8, x0, eq  // eq = none
  40384c:	add	x2, x2, #0x306
  403850:	add	x4, x4, #0x1dc
  403854:	mov	x0, sp
  403858:	mov	w1, #0x7f                  	// #127
  40385c:	bl	4021b0 <snprintf@plt>
  403860:	mov	x0, x19
  403864:	mov	w1, wzr
  403868:	bl	402590 <open64@plt>
  40386c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403870:	add	x1, x1, #0x853
  403874:	bl	4022c0 <fdopen@plt>
  403878:	cbz	x0, 403898 <ferror@plt+0x1198>
  40387c:	mov	x19, x0
  403880:	bl	403470 <ferror@plt+0xd70>
  403884:	mov	x0, x19
  403888:	ldr	x19, [sp, #144]
  40388c:	ldp	x29, x30, [sp, #128]
  403890:	add	sp, sp, #0xa0
  403894:	b	402200 <fclose@plt>
  403898:	ldr	x19, [sp, #144]
  40389c:	ldp	x29, x30, [sp, #128]
  4038a0:	add	sp, sp, #0xa0
  4038a4:	ret
  4038a8:	sub	sp, sp, #0x70
  4038ac:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4038b0:	ldr	w8, [x8, #3580]
  4038b4:	stp	x20, x19, [sp, #96]
  4038b8:	mov	w19, w1
  4038bc:	mov	x20, x0
  4038c0:	stp	x29, x30, [sp, #16]
  4038c4:	stp	x28, x27, [sp, #32]
  4038c8:	stp	x26, x25, [sp, #48]
  4038cc:	stp	x24, x23, [sp, #64]
  4038d0:	stp	x22, x21, [sp, #80]
  4038d4:	add	x29, sp, #0x10
  4038d8:	str	x0, [sp]
  4038dc:	cbz	w8, 403934 <ferror@plt+0x1234>
  4038e0:	mov	x0, x20
  4038e4:	bl	407c54 <ferror@plt+0x5554>
  4038e8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4038ec:	ldr	x25, [x8, #3584]
  4038f0:	str	x0, [sp, #8]
  4038f4:	cbz	x0, 403940 <ferror@plt+0x1240>
  4038f8:	mov	x21, x0
  4038fc:	bl	408018 <ferror@plt+0x5918>
  403900:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403904:	ldr	w8, [x8, #3764]
  403908:	mov	x0, x21
  40390c:	cmp	w8, #0x0
  403910:	cset	w1, ne  // ne = any
  403914:	bl	407cf0 <ferror@plt+0x55f0>
  403918:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40391c:	add	x1, x1, #0xe10
  403920:	mov	x0, x21
  403924:	bl	407cfc <ferror@plt+0x55fc>
  403928:	mov	x0, x21
  40392c:	bl	408018 <ferror@plt+0x5918>
  403930:	b	40395c <ferror@plt+0x125c>
  403934:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403938:	ldr	x25, [x8, #3584]
  40393c:	str	xzr, [sp, #8]
  403940:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403944:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403948:	add	x1, x1, #0x1ea
  40394c:	add	x2, x2, #0xe10
  403950:	mov	x0, x20
  403954:	bl	4026c0 <fprintf@plt>
  403958:	mov	x21, xzr
  40395c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403960:	ldr	x26, [x8, #3560]
  403964:	cbz	x26, 403a44 <ferror@plt+0x1344>
  403968:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40396c:	adrp	x28, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403970:	adrp	x22, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403974:	b	4039a0 <ferror@plt+0x12a0>
  403978:	ldr	x23, [x20, #16]
  40397c:	ldr	x25, [x20]
  403980:	ldr	x2, [x26, #8]
  403984:	cbz	x21, 403a28 <ferror@plt+0x1328>
  403988:	mov	x0, x21
  40398c:	mov	x1, x2
  403990:	mov	w2, w23
  403994:	bl	4083b4 <ferror@plt+0x5cb4>
  403998:	ldr	x26, [x26]
  40399c:	cbz	x26, 403a44 <ferror@plt+0x1344>
  4039a0:	ldr	x23, [x26, #16]
  4039a4:	cbnz	x23, 4039bc <ferror@plt+0x12bc>
  4039a8:	ldr	w8, [x27, #3552]
  4039ac:	cbnz	w8, 4039bc <ferror@plt+0x12bc>
  4039b0:	ldr	d0, [x26, #24]
  4039b4:	fcmp	d0, #0.0
  4039b8:	b.eq	403998 <ferror@plt+0x1298>  // b.none
  4039bc:	ldr	w8, [x28, #3596]
  4039c0:	cbz	w8, 403980 <ferror@plt+0x1280>
  4039c4:	cmp	w8, #0x1
  4039c8:	b.lt	4039fc <ferror@plt+0x12fc>  // b.tstop
  4039cc:	ldr	x24, [x26, #8]
  4039d0:	mov	x20, xzr
  4039d4:	ldr	x8, [x22, #3736]
  4039d8:	mov	x1, x24
  4039dc:	mov	w2, wzr
  4039e0:	ldr	x0, [x8, x20, lsl #3]
  4039e4:	bl	4024f0 <fnmatch@plt>
  4039e8:	cbz	w0, 403980 <ferror@plt+0x1280>
  4039ec:	ldrsw	x8, [x28, #3596]
  4039f0:	add	x20, x20, #0x1
  4039f4:	cmp	x20, x8
  4039f8:	b.lt	4039d4 <ferror@plt+0x12d4>  // b.tstop
  4039fc:	cbz	w19, 403998 <ferror@plt+0x1298>
  403a00:	cbz	x25, 403980 <ferror@plt+0x1280>
  403a04:	ldr	x24, [x26, #8]
  403a08:	mov	x20, x25
  403a0c:	ldr	x0, [x20, #8]
  403a10:	mov	x1, x24
  403a14:	bl	402400 <strcmp@plt>
  403a18:	cbz	w0, 403978 <ferror@plt+0x1278>
  403a1c:	ldr	x20, [x20]
  403a20:	cbnz	x20, 403a0c <ferror@plt+0x130c>
  403a24:	b	403980 <ferror@plt+0x1280>
  403a28:	ldr	d0, [x26, #24]
  403a2c:	ldr	x0, [sp]
  403a30:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403a34:	add	x1, x1, #0x1ef
  403a38:	mov	x3, x23
  403a3c:	bl	4026c0 <fprintf@plt>
  403a40:	b	403998 <ferror@plt+0x1298>
  403a44:	cbz	x21, 403a60 <ferror@plt+0x1360>
  403a48:	mov	x0, x21
  403a4c:	bl	408068 <ferror@plt+0x5968>
  403a50:	mov	x0, x21
  403a54:	bl	408068 <ferror@plt+0x5968>
  403a58:	add	x0, sp, #0x8
  403a5c:	bl	407c88 <ferror@plt+0x5588>
  403a60:	ldp	x20, x19, [sp, #96]
  403a64:	ldp	x22, x21, [sp, #80]
  403a68:	ldp	x24, x23, [sp, #64]
  403a6c:	ldp	x26, x25, [sp, #48]
  403a70:	ldp	x28, x27, [sp, #32]
  403a74:	ldp	x29, x30, [sp, #16]
  403a78:	add	sp, sp, #0x70
  403a7c:	ret
  403a80:	stp	x29, x30, [sp, #-32]!
  403a84:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403a88:	add	x1, x1, #0x111
  403a8c:	str	x19, [sp, #16]
  403a90:	mov	x29, sp
  403a94:	mov	x19, x0
  403a98:	bl	402400 <strcmp@plt>
  403a9c:	cbz	w0, 403b20 <ferror@plt+0x1420>
  403aa0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403aa4:	add	x1, x1, #0x11e
  403aa8:	mov	x0, x19
  403aac:	bl	402400 <strcmp@plt>
  403ab0:	cbz	w0, 403b20 <ferror@plt+0x1420>
  403ab4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403ab8:	add	x1, x1, #0x12b
  403abc:	mov	x0, x19
  403ac0:	bl	402400 <strcmp@plt>
  403ac4:	cbz	w0, 403b20 <ferror@plt+0x1420>
  403ac8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403acc:	add	x1, x1, #0x13b
  403ad0:	mov	x0, x19
  403ad4:	bl	402400 <strcmp@plt>
  403ad8:	cbz	w0, 403b20 <ferror@plt+0x1420>
  403adc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403ae0:	add	x1, x1, #0x145
  403ae4:	mov	x0, x19
  403ae8:	bl	402400 <strcmp@plt>
  403aec:	cbz	w0, 403b20 <ferror@plt+0x1420>
  403af0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403af4:	add	x1, x1, #0x14f
  403af8:	mov	x0, x19
  403afc:	bl	402400 <strcmp@plt>
  403b00:	cbz	w0, 403b20 <ferror@plt+0x1420>
  403b04:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403b08:	add	x1, x1, #0x15a
  403b0c:	mov	x0, x19
  403b10:	bl	402400 <strcmp@plt>
  403b14:	cmp	w0, #0x0
  403b18:	cset	w0, eq  // eq = none
  403b1c:	b	403b24 <ferror@plt+0x1424>
  403b20:	mov	w0, #0x1                   	// #1
  403b24:	ldr	x19, [sp, #16]
  403b28:	ldp	x29, x30, [sp], #32
  403b2c:	ret
  403b30:	stp	x29, x30, [sp, #-96]!
  403b34:	stp	x28, x27, [sp, #16]
  403b38:	stp	x26, x25, [sp, #32]
  403b3c:	stp	x24, x23, [sp, #48]
  403b40:	stp	x22, x21, [sp, #64]
  403b44:	stp	x20, x19, [sp, #80]
  403b48:	mov	x29, sp
  403b4c:	sub	sp, sp, #0x1, lsl #12
  403b50:	sub	sp, sp, #0x20
  403b54:	mov	x20, x0
  403b58:	sub	x0, x29, #0x10
  403b5c:	sub	x1, x29, #0x18
  403b60:	mov	w2, #0xa                   	// #10
  403b64:	mov	x3, x20
  403b68:	stp	xzr, xzr, [x29, #-24]
  403b6c:	bl	402680 <__getdelim@plt>
  403b70:	cmn	x0, #0x1
  403b74:	b.eq	403db8 <ferror@plt+0x16b8>  // b.none
  403b78:	adrp	x21, 40c000 <ferror@plt+0x9900>
  403b7c:	mov	x19, xzr
  403b80:	add	x27, sp, #0x8
  403b84:	add	x21, x21, #0x194
  403b88:	b	403ba8 <ferror@plt+0x14a8>
  403b8c:	sub	x0, x29, #0x10
  403b90:	sub	x1, x29, #0x18
  403b94:	mov	w2, #0xa                   	// #10
  403b98:	mov	x3, x20
  403b9c:	bl	402680 <__getdelim@plt>
  403ba0:	cmn	x0, #0x1
  403ba4:	b.eq	403d64 <ferror@plt+0x1664>  // b.none
  403ba8:	ldur	x23, [x29, #-16]
  403bac:	mov	w1, #0x3a                  	// #58
  403bb0:	mov	x0, x23
  403bb4:	bl	4024c0 <strchr@plt>
  403bb8:	cbz	x0, 403de4 <ferror@plt+0x16e4>
  403bbc:	ldrb	w9, [x23]
  403bc0:	mov	x22, x0
  403bc4:	cbz	w9, 403bf8 <ferror@plt+0x14f8>
  403bc8:	mov	w26, wzr
  403bcc:	add	x8, x23, #0x1
  403bd0:	and	w10, w9, #0xff
  403bd4:	cmp	w10, #0x20
  403bd8:	ldrb	w9, [x8], #1
  403bdc:	cset	w11, eq  // eq = none
  403be0:	cmp	w10, #0xa
  403be4:	cset	w10, eq  // eq = none
  403be8:	orr	w10, w11, w10
  403bec:	add	w26, w26, w10
  403bf0:	cbnz	w9, 403bd0 <ferror@plt+0x14d0>
  403bf4:	b	403bfc <ferror@plt+0x14fc>
  403bf8:	mov	w26, wzr
  403bfc:	strb	wzr, [x22]
  403c00:	ldur	x1, [x29, #-16]
  403c04:	add	x0, sp, #0x8
  403c08:	mov	w2, #0xfff                 	// #4095
  403c0c:	strb	wzr, [sp, #8]
  403c10:	bl	402530 <strncat@plt>
  403c14:	ldur	x8, [x29, #-16]
  403c18:	sub	x8, x22, x8
  403c1c:	ldrb	w9, [x22, #2]!
  403c20:	sxtw	x28, w8
  403c24:	cbz	w9, 403cac <ferror@plt+0x15ac>
  403c28:	mov	w8, #0xfff                 	// #4095
  403c2c:	sub	x23, x8, x28
  403c30:	mov	w1, #0x20                  	// #32
  403c34:	mov	x0, x22
  403c38:	bl	4024c0 <strchr@plt>
  403c3c:	mov	x24, x0
  403c40:	cbnz	x0, 403c58 <ferror@plt+0x1558>
  403c44:	mov	w1, #0xa                   	// #10
  403c48:	mov	x0, x22
  403c4c:	bl	4024c0 <strchr@plt>
  403c50:	mov	x24, x0
  403c54:	cbz	x0, 403c5c <ferror@plt+0x155c>
  403c58:	strb	wzr, [x24], #1
  403c5c:	cmp	x28, #0xfff
  403c60:	b.hi	403c78 <ferror@plt+0x1578>  // b.pmore
  403c64:	add	x0, sp, #0x8
  403c68:	mov	x1, x22
  403c6c:	mov	x2, x23
  403c70:	strb	wzr, [x27, x28]
  403c74:	bl	402530 <strncat@plt>
  403c78:	mov	w0, #0x20                  	// #32
  403c7c:	bl	402230 <malloc@plt>
  403c80:	cbz	x0, 403de4 <ferror@plt+0x16e4>
  403c84:	mov	x25, x0
  403c88:	add	x0, sp, #0x8
  403c8c:	bl	402370 <strdup@plt>
  403c90:	str	xzr, [x25, #24]
  403c94:	stp	x19, x0, [x25]
  403c98:	ldrb	w8, [x24]
  403c9c:	mov	x19, x25
  403ca0:	mov	x22, x24
  403ca4:	cbnz	w8, 403c30 <ferror@plt+0x1530>
  403ca8:	mov	x19, x25
  403cac:	sub	x0, x29, #0x10
  403cb0:	sub	x1, x29, #0x18
  403cb4:	mov	w2, #0xa                   	// #10
  403cb8:	mov	x3, x20
  403cbc:	bl	402680 <__getdelim@plt>
  403cc0:	cmn	x0, #0x1
  403cc4:	b.eq	403de4 <ferror@plt+0x16e4>  // b.none
  403cc8:	ldur	x0, [x29, #-16]
  403ccc:	ldrb	w10, [x0]
  403cd0:	cbz	w10, 403d04 <ferror@plt+0x1604>
  403cd4:	mov	w8, wzr
  403cd8:	add	x9, x0, #0x1
  403cdc:	and	w11, w10, #0xff
  403ce0:	cmp	w11, #0x20
  403ce4:	ldrb	w10, [x9], #1
  403ce8:	cset	w12, eq  // eq = none
  403cec:	cmp	w11, #0xa
  403cf0:	cset	w11, eq  // eq = none
  403cf4:	orr	w11, w12, w11
  403cf8:	add	w8, w8, w11
  403cfc:	cbnz	w10, 403cdc <ferror@plt+0x15dc>
  403d00:	b	403d08 <ferror@plt+0x1608>
  403d04:	mov	w8, wzr
  403d08:	subs	w8, w8, w26
  403d0c:	csel	w24, w8, wzr, gt
  403d10:	mov	x23, x19
  403d14:	b	403d30 <ferror@plt+0x1630>
  403d18:	ldr	x23, [x23]
  403d1c:	ldur	x0, [x29, #-16]
  403d20:	add	x8, x0, x28
  403d24:	add	x8, x8, #0x2
  403d28:	cmp	x22, x8
  403d2c:	b.ls	403b8c <ferror@plt+0x148c>  // b.plast
  403d30:	mov	w1, #0x20                  	// #32
  403d34:	bl	4023a0 <strrchr@plt>
  403d38:	cbz	x0, 403de4 <ferror@plt+0x16e4>
  403d3c:	mov	x22, x0
  403d40:	strb	wzr, [x0], #1
  403d44:	add	x2, x23, #0x10
  403d48:	mov	x1, x21
  403d4c:	bl	4025f0 <__isoc99_sscanf@plt>
  403d50:	cmp	w0, #0x1
  403d54:	b.ne	403de4 <ferror@plt+0x16e4>  // b.any
  403d58:	cbz	w24, 403d18 <ferror@plt+0x1618>
  403d5c:	sub	w24, w24, #0x1
  403d60:	b	403d1c <ferror@plt+0x161c>
  403d64:	ldur	x0, [x29, #-16]
  403d68:	bl	402460 <free@plt>
  403d6c:	cbz	x19, 403dc0 <ferror@plt+0x16c0>
  403d70:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403d74:	b	403d8c <ferror@plt+0x168c>
  403d78:	ldr	x8, [x21, #3560]
  403d7c:	str	x8, [x19]
  403d80:	str	x19, [x21, #3560]
  403d84:	mov	x19, x22
  403d88:	cbz	x22, 403dc0 <ferror@plt+0x16c0>
  403d8c:	ldp	x22, x20, [x19]
  403d90:	mov	x0, x20
  403d94:	bl	403a80 <ferror@plt+0x1380>
  403d98:	cbz	w0, 403d78 <ferror@plt+0x1678>
  403d9c:	mov	x0, x20
  403da0:	bl	402460 <free@plt>
  403da4:	mov	x0, x19
  403da8:	bl	402460 <free@plt>
  403dac:	mov	x19, x22
  403db0:	cbnz	x22, 403d8c <ferror@plt+0x168c>
  403db4:	b	403dc0 <ferror@plt+0x16c0>
  403db8:	ldur	x0, [x29, #-16]
  403dbc:	bl	402460 <free@plt>
  403dc0:	add	sp, sp, #0x1, lsl #12
  403dc4:	add	sp, sp, #0x20
  403dc8:	ldp	x20, x19, [sp, #80]
  403dcc:	ldp	x22, x21, [sp, #64]
  403dd0:	ldp	x24, x23, [sp, #48]
  403dd4:	ldp	x26, x25, [sp, #32]
  403dd8:	ldp	x28, x27, [sp, #16]
  403ddc:	ldp	x29, x30, [sp], #96
  403de0:	ret
  403de4:	bl	4023d0 <abort@plt>
  403de8:	sub	sp, sp, #0x110
  403dec:	stp	x20, x19, [sp, #256]
  403df0:	mov	x19, x2
  403df4:	mov	x20, x1
  403df8:	adrp	x2, 40c000 <ferror@plt+0x9900>
  403dfc:	mov	x3, x0
  403e00:	add	x2, x2, #0x2f7
  403e04:	add	x0, sp, #0x60
  403e08:	mov	w1, #0x80                  	// #128
  403e0c:	mov	x4, x20
  403e10:	stp	x29, x30, [sp, #224]
  403e14:	stp	x28, x21, [sp, #240]
  403e18:	add	x29, sp, #0xe0
  403e1c:	bl	4021b0 <snprintf@plt>
  403e20:	cmp	w0, #0x1
  403e24:	b.lt	403ed0 <ferror@plt+0x17d0>  // b.tstop
  403e28:	cmp	w0, #0x80
  403e2c:	b.cs	403ed0 <ferror@plt+0x17d0>  // b.hs, b.nlast
  403e30:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403e34:	add	x1, x1, #0x853
  403e38:	add	x0, sp, #0x60
  403e3c:	bl	402540 <fopen64@plt>
  403e40:	cbz	x0, 403ef4 <ferror@plt+0x17f4>
  403e44:	mov	x21, x0
  403e48:	add	x0, sp, #0x10
  403e4c:	mov	w1, #0x50                  	// #80
  403e50:	mov	x2, x21
  403e54:	bl	4026d0 <fgets@plt>
  403e58:	cbz	x0, 403f28 <ferror@plt+0x1828>
  403e5c:	add	x0, sp, #0x10
  403e60:	mov	w1, #0xa                   	// #10
  403e64:	add	x20, sp, #0x10
  403e68:	bl	4024c0 <strchr@plt>
  403e6c:	cbz	x0, 403e74 <ferror@plt+0x1774>
  403e70:	strb	wzr, [x0]
  403e74:	mov	x0, x21
  403e78:	bl	402200 <fclose@plt>
  403e7c:	add	x0, sp, #0x10
  403e80:	add	x1, sp, #0x8
  403e84:	mov	w2, wzr
  403e88:	bl	402420 <strtol@plt>
  403e8c:	ldr	x8, [sp, #8]
  403e90:	cmp	x20, x8
  403e94:	b.eq	403f54 <ferror@plt+0x1854>  // b.none
  403e98:	ldrb	w8, [x8]
  403e9c:	cbnz	w8, 403f54 <ferror@plt+0x1854>
  403ea0:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  403ea4:	add	x8, x0, x8
  403ea8:	mov	x20, x0
  403eac:	cmp	x8, #0x1
  403eb0:	b.hi	403ec4 <ferror@plt+0x17c4>  // b.pmore
  403eb4:	bl	402650 <__errno_location@plt>
  403eb8:	ldr	w8, [x0]
  403ebc:	cmp	w8, #0x22
  403ec0:	b.eq	403f74 <ferror@plt+0x1874>  // b.none
  403ec4:	mov	w0, wzr
  403ec8:	str	x20, [x19]
  403ecc:	b	403fc0 <ferror@plt+0x18c0>
  403ed0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  403ed4:	ldr	x8, [x8, #3992]
  403ed8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403edc:	add	x0, x0, #0x30c
  403ee0:	mov	w1, #0x26                  	// #38
  403ee4:	ldr	x3, [x8]
  403ee8:	mov	w2, #0x1                   	// #1
  403eec:	bl	4024e0 <fwrite@plt>
  403ef0:	b	403fbc <ferror@plt+0x18bc>
  403ef4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  403ef8:	ldr	x8, [x8, #3992]
  403efc:	ldr	x19, [x8]
  403f00:	bl	402650 <__errno_location@plt>
  403f04:	ldr	w0, [x0]
  403f08:	bl	402380 <strerror@plt>
  403f0c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403f10:	mov	x3, x0
  403f14:	add	x1, x1, #0x333
  403f18:	add	x2, sp, #0x60
  403f1c:	mov	x0, x19
  403f20:	bl	4026c0 <fprintf@plt>
  403f24:	b	403fbc <ferror@plt+0x18bc>
  403f28:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  403f2c:	ldr	x8, [x8, #3992]
  403f30:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403f34:	add	x1, x1, #0x341
  403f38:	add	x3, sp, #0x60
  403f3c:	ldr	x0, [x8]
  403f40:	mov	x2, x20
  403f44:	bl	4026c0 <fprintf@plt>
  403f48:	mov	x0, x21
  403f4c:	bl	402200 <fclose@plt>
  403f50:	b	403fa0 <ferror@plt+0x18a0>
  403f54:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  403f58:	ldr	x8, [x8, #3992]
  403f5c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403f60:	add	x1, x1, #0x370
  403f64:	add	x2, sp, #0x10
  403f68:	ldr	x0, [x8]
  403f6c:	add	x3, sp, #0x60
  403f70:	b	403f9c <ferror@plt+0x189c>
  403f74:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  403f78:	ldr	x8, [x8, #3992]
  403f7c:	mov	w0, #0x22                  	// #34
  403f80:	ldr	x19, [x8]
  403f84:	bl	402380 <strerror@plt>
  403f88:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403f8c:	mov	x3, x0
  403f90:	add	x1, x1, #0x397
  403f94:	add	x2, sp, #0x60
  403f98:	mov	x0, x19
  403f9c:	bl	4026c0 <fprintf@plt>
  403fa0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  403fa4:	ldr	x8, [x8, #3992]
  403fa8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403fac:	add	x1, x1, #0x3a5
  403fb0:	add	x2, sp, #0x60
  403fb4:	ldr	x0, [x8]
  403fb8:	bl	4026c0 <fprintf@plt>
  403fbc:	mov	w0, #0xffffffff            	// #-1
  403fc0:	ldp	x20, x19, [sp, #256]
  403fc4:	ldp	x28, x21, [sp, #240]
  403fc8:	ldp	x29, x30, [sp, #224]
  403fcc:	add	sp, sp, #0x110
  403fd0:	ret
  403fd4:	sub	w8, w0, #0x41
  403fd8:	and	w8, w8, #0xff
  403fdc:	cmp	w8, #0x6
  403fe0:	and	w8, w0, #0xff
  403fe4:	b.cs	403ff4 <ferror@plt+0x18f4>  // b.hs, b.nlast
  403fe8:	mov	w9, #0xffffffc9            	// #-55
  403fec:	add	w0, w9, w8
  403ff0:	ret
  403ff4:	sub	w9, w0, #0x61
  403ff8:	and	w9, w9, #0xff
  403ffc:	cmp	w9, #0x6
  404000:	b.cs	404010 <ferror@plt+0x1910>  // b.hs, b.nlast
  404004:	mov	w9, #0xffffffa9            	// #-87
  404008:	add	w0, w9, w8
  40400c:	ret
  404010:	sub	w9, w0, #0x30
  404014:	and	w9, w9, #0xff
  404018:	sub	w8, w8, #0x30
  40401c:	cmp	w9, #0xa
  404020:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  404024:	ret
  404028:	sub	sp, sp, #0x30
  40402c:	stp	x29, x30, [sp, #16]
  404030:	stp	x20, x19, [sp, #32]
  404034:	add	x29, sp, #0x10
  404038:	cbz	x1, 404078 <ferror@plt+0x1978>
  40403c:	ldrb	w8, [x1]
  404040:	mov	x20, x1
  404044:	cbz	w8, 404078 <ferror@plt+0x1978>
  404048:	mov	x19, x0
  40404c:	add	x1, sp, #0x8
  404050:	mov	x0, x20
  404054:	bl	402420 <strtol@plt>
  404058:	ldr	x9, [sp, #8]
  40405c:	mov	x8, x0
  404060:	mov	w0, #0xffffffff            	// #-1
  404064:	cbz	x9, 40407c <ferror@plt+0x197c>
  404068:	cmp	x9, x20
  40406c:	b.eq	40407c <ferror@plt+0x197c>  // b.none
  404070:	ldrb	w9, [x9]
  404074:	cbz	w9, 40408c <ferror@plt+0x198c>
  404078:	mov	w0, #0xffffffff            	// #-1
  40407c:	ldp	x20, x19, [sp, #32]
  404080:	ldp	x29, x30, [sp, #16]
  404084:	add	sp, sp, #0x30
  404088:	ret
  40408c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  404090:	add	x9, x8, x9
  404094:	cmp	x9, #0x2
  404098:	mov	w0, #0xffffffff            	// #-1
  40409c:	b.cc	40407c <ferror@plt+0x197c>  // b.lo, b.ul, b.last
  4040a0:	mov	w9, #0x80000000            	// #-2147483648
  4040a4:	add	x9, x8, x9
  4040a8:	lsr	x9, x9, #32
  4040ac:	cbnz	x9, 40407c <ferror@plt+0x197c>
  4040b0:	mov	w0, wzr
  4040b4:	str	w8, [x19]
  4040b8:	b	40407c <ferror@plt+0x197c>
  4040bc:	rev	w8, w0
  4040c0:	neg	w9, w8
  4040c4:	bics	wzr, w9, w8
  4040c8:	b.eq	4040d4 <ferror@plt+0x19d4>  // b.none
  4040cc:	mov	w0, #0xffffffff            	// #-1
  4040d0:	ret
  4040d4:	cbz	w0, 4040e8 <ferror@plt+0x19e8>
  4040d8:	mov	w0, wzr
  4040dc:	lsl	w8, w8, #1
  4040e0:	add	w0, w0, #0x1
  4040e4:	cbnz	w8, 4040dc <ferror@plt+0x19dc>
  4040e8:	ret
  4040ec:	sub	sp, sp, #0x30
  4040f0:	stp	x29, x30, [sp, #16]
  4040f4:	stp	x20, x19, [sp, #32]
  4040f8:	add	x29, sp, #0x10
  4040fc:	cbz	x1, 404154 <ferror@plt+0x1a54>
  404100:	ldrb	w8, [x1]
  404104:	mov	x20, x1
  404108:	cbz	w8, 404154 <ferror@plt+0x1a54>
  40410c:	mov	x19, x0
  404110:	add	x1, sp, #0x8
  404114:	mov	x0, x20
  404118:	bl	402090 <strtoul@plt>
  40411c:	ldr	x9, [sp, #8]
  404120:	mov	x8, x0
  404124:	mov	w0, #0xffffffff            	// #-1
  404128:	cbz	x9, 404158 <ferror@plt+0x1a58>
  40412c:	cmp	x9, x20
  404130:	b.eq	404158 <ferror@plt+0x1a58>  // b.none
  404134:	ldrb	w9, [x9]
  404138:	mov	w0, #0xffffffff            	// #-1
  40413c:	cbnz	w9, 404158 <ferror@plt+0x1a58>
  404140:	lsr	x9, x8, #32
  404144:	cbnz	x9, 404158 <ferror@plt+0x1a58>
  404148:	mov	w0, wzr
  40414c:	str	w8, [x19]
  404150:	b	404158 <ferror@plt+0x1a58>
  404154:	mov	w0, #0xffffffff            	// #-1
  404158:	ldp	x20, x19, [sp, #32]
  40415c:	ldp	x29, x30, [sp, #16]
  404160:	add	sp, sp, #0x30
  404164:	ret
  404168:	sub	sp, sp, #0x50
  40416c:	stp	x22, x21, [sp, #48]
  404170:	mov	x22, x1
  404174:	stp	x20, x19, [sp, #64]
  404178:	mov	x19, x0
  40417c:	mov	w1, #0x2e                  	// #46
  404180:	mov	x0, x22
  404184:	str	d8, [sp, #16]
  404188:	stp	x29, x30, [sp, #24]
  40418c:	str	x23, [sp, #40]
  404190:	add	x29, sp, #0x10
  404194:	mov	x21, x2
  404198:	bl	4024c0 <strchr@plt>
  40419c:	add	x1, sp, #0x8
  4041a0:	cbz	x0, 404200 <ferror@plt+0x1b00>
  4041a4:	mov	x0, x22
  4041a8:	bl	402100 <strtod@plt>
  4041ac:	fcmp	d0, #0.0
  4041b0:	b.mi	4042d4 <ferror@plt+0x1bd4>  // b.first
  4041b4:	ldr	x20, [sp, #8]
  4041b8:	mov	w0, #0xffffffff            	// #-1
  4041bc:	cbz	x20, 404308 <ferror@plt+0x1c08>
  4041c0:	cmp	x20, x22
  4041c4:	b.eq	404308 <ferror@plt+0x1c08>  // b.none
  4041c8:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4041cc:	mov	v8.16b, v0.16b
  4041d0:	fmov	d0, x8
  4041d4:	fcmp	d8, d0
  4041d8:	b.ne	4041f4 <ferror@plt+0x1af4>  // b.any
  4041dc:	bl	402650 <__errno_location@plt>
  4041e0:	ldr	w8, [x0]
  4041e4:	cmp	w8, #0x22
  4041e8:	b.eq	4042d4 <ferror@plt+0x1bd4>  // b.none
  4041ec:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4041f0:	fmov	d8, x8
  4041f4:	cmp	x20, x22
  4041f8:	b.ne	404248 <ferror@plt+0x1b48>  // b.any
  4041fc:	b	4042d4 <ferror@plt+0x1bd4>
  404200:	mov	x0, x22
  404204:	mov	w2, wzr
  404208:	bl	402090 <strtoul@plt>
  40420c:	ldr	x20, [sp, #8]
  404210:	mov	x23, x0
  404214:	mov	w0, #0xffffffff            	// #-1
  404218:	cbz	x20, 404308 <ferror@plt+0x1c08>
  40421c:	cmp	x20, x22
  404220:	b.eq	404308 <ferror@plt+0x1c08>  // b.none
  404224:	cmn	x23, #0x1
  404228:	b.ne	40423c <ferror@plt+0x1b3c>  // b.any
  40422c:	bl	402650 <__errno_location@plt>
  404230:	ldr	w8, [x0]
  404234:	cmp	w8, #0x22
  404238:	b.eq	4042d4 <ferror@plt+0x1bd4>  // b.none
  40423c:	ucvtf	d8, x23
  404240:	cmp	x20, x22
  404244:	b.eq	4042d4 <ferror@plt+0x1bd4>  // b.none
  404248:	mov	w8, #0x1                   	// #1
  40424c:	str	w8, [x21]
  404250:	ldrb	w8, [x20]
  404254:	cbz	w8, 4042ec <ferror@plt+0x1bec>
  404258:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40425c:	add	x1, x1, #0x3a3
  404260:	mov	x0, x20
  404264:	str	wzr, [x21]
  404268:	bl	402330 <strcasecmp@plt>
  40426c:	cbz	w0, 4042dc <ferror@plt+0x1bdc>
  404270:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404274:	add	x1, x1, #0x3ba
  404278:	mov	x0, x20
  40427c:	bl	402330 <strcasecmp@plt>
  404280:	cbz	w0, 4042dc <ferror@plt+0x1bdc>
  404284:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404288:	add	x1, x1, #0x3bf
  40428c:	mov	x0, x20
  404290:	bl	402330 <strcasecmp@plt>
  404294:	cbz	w0, 4042dc <ferror@plt+0x1bdc>
  404298:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40429c:	add	x1, x1, #0x741
  4042a0:	mov	x0, x20
  4042a4:	bl	402330 <strcasecmp@plt>
  4042a8:	cbz	w0, 4042ec <ferror@plt+0x1bec>
  4042ac:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4042b0:	add	x1, x1, #0x3b9
  4042b4:	mov	x0, x20
  4042b8:	bl	402330 <strcasecmp@plt>
  4042bc:	cbz	w0, 4042ec <ferror@plt+0x1bec>
  4042c0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4042c4:	add	x1, x1, #0x3be
  4042c8:	mov	x0, x20
  4042cc:	bl	402330 <strcasecmp@plt>
  4042d0:	cbz	w0, 4042ec <ferror@plt+0x1bec>
  4042d4:	mov	w0, #0xffffffff            	// #-1
  4042d8:	b	404308 <ferror@plt+0x1c08>
  4042dc:	mov	x8, #0x400000000000        	// #70368744177664
  4042e0:	movk	x8, #0x408f, lsl #48
  4042e4:	fmov	d0, x8
  4042e8:	fmul	d8, d8, d0
  4042ec:	fcvtzu	w8, d8
  4042f0:	ucvtf	d0, w8
  4042f4:	fcmp	d8, d0
  4042f8:	cset	w9, gt
  4042fc:	add	w8, w9, w8
  404300:	mov	w0, wzr
  404304:	str	w8, [x19]
  404308:	ldp	x20, x19, [sp, #64]
  40430c:	ldp	x22, x21, [sp, #48]
  404310:	ldr	x23, [sp, #40]
  404314:	ldp	x29, x30, [sp, #24]
  404318:	ldr	d8, [sp, #16]
  40431c:	add	sp, sp, #0x50
  404320:	ret
  404324:	stp	x29, x30, [sp, #-48]!
  404328:	str	x21, [sp, #16]
  40432c:	stp	x20, x19, [sp, #32]
  404330:	mov	x29, sp
  404334:	cbz	x1, 404374 <ferror@plt+0x1c74>
  404338:	ldrb	w8, [x1]
  40433c:	mov	x21, x1
  404340:	cbz	w8, 404374 <ferror@plt+0x1c74>
  404344:	mov	x19, x0
  404348:	add	x1, x29, #0x18
  40434c:	mov	x0, x21
  404350:	bl	4024d0 <strtoull@plt>
  404354:	ldr	x8, [x29, #24]
  404358:	mov	x20, x0
  40435c:	mov	w0, #0xffffffff            	// #-1
  404360:	cbz	x8, 404378 <ferror@plt+0x1c78>
  404364:	cmp	x8, x21
  404368:	b.eq	404378 <ferror@plt+0x1c78>  // b.none
  40436c:	ldrb	w8, [x8]
  404370:	cbz	w8, 404388 <ferror@plt+0x1c88>
  404374:	mov	w0, #0xffffffff            	// #-1
  404378:	ldp	x20, x19, [sp, #32]
  40437c:	ldr	x21, [sp, #16]
  404380:	ldp	x29, x30, [sp], #48
  404384:	ret
  404388:	cmn	x20, #0x1
  40438c:	b.ne	4043a0 <ferror@plt+0x1ca0>  // b.any
  404390:	bl	402650 <__errno_location@plt>
  404394:	ldr	w8, [x0]
  404398:	cmp	w8, #0x22
  40439c:	b.eq	404374 <ferror@plt+0x1c74>  // b.none
  4043a0:	mov	w0, wzr
  4043a4:	str	x20, [x19]
  4043a8:	b	404378 <ferror@plt+0x1c78>
  4043ac:	sub	sp, sp, #0x30
  4043b0:	stp	x29, x30, [sp, #16]
  4043b4:	stp	x20, x19, [sp, #32]
  4043b8:	add	x29, sp, #0x10
  4043bc:	cbz	x1, 404414 <ferror@plt+0x1d14>
  4043c0:	ldrb	w8, [x1]
  4043c4:	mov	x20, x1
  4043c8:	cbz	w8, 404414 <ferror@plt+0x1d14>
  4043cc:	mov	x19, x0
  4043d0:	add	x1, sp, #0x8
  4043d4:	mov	x0, x20
  4043d8:	bl	402090 <strtoul@plt>
  4043dc:	ldr	x9, [sp, #8]
  4043e0:	mov	x8, x0
  4043e4:	mov	w0, #0xffffffff            	// #-1
  4043e8:	cbz	x9, 404418 <ferror@plt+0x1d18>
  4043ec:	cmp	x9, x20
  4043f0:	b.eq	404418 <ferror@plt+0x1d18>  // b.none
  4043f4:	ldrb	w9, [x9]
  4043f8:	mov	w0, #0xffffffff            	// #-1
  4043fc:	cbnz	w9, 404418 <ferror@plt+0x1d18>
  404400:	lsr	x9, x8, #32
  404404:	cbnz	x9, 404418 <ferror@plt+0x1d18>
  404408:	mov	w0, wzr
  40440c:	str	w8, [x19]
  404410:	b	404418 <ferror@plt+0x1d18>
  404414:	mov	w0, #0xffffffff            	// #-1
  404418:	ldp	x20, x19, [sp, #32]
  40441c:	ldp	x29, x30, [sp, #16]
  404420:	add	sp, sp, #0x30
  404424:	ret
  404428:	sub	sp, sp, #0x30
  40442c:	stp	x29, x30, [sp, #16]
  404430:	stp	x20, x19, [sp, #32]
  404434:	add	x29, sp, #0x10
  404438:	cbz	x1, 404490 <ferror@plt+0x1d90>
  40443c:	ldrb	w8, [x1]
  404440:	mov	x20, x1
  404444:	cbz	w8, 404490 <ferror@plt+0x1d90>
  404448:	mov	x19, x0
  40444c:	add	x1, sp, #0x8
  404450:	mov	x0, x20
  404454:	bl	402090 <strtoul@plt>
  404458:	ldr	x9, [sp, #8]
  40445c:	mov	x8, x0
  404460:	mov	w0, #0xffffffff            	// #-1
  404464:	cbz	x9, 404494 <ferror@plt+0x1d94>
  404468:	cmp	x9, x20
  40446c:	b.eq	404494 <ferror@plt+0x1d94>  // b.none
  404470:	ldrb	w9, [x9]
  404474:	mov	w0, #0xffffffff            	// #-1
  404478:	cbnz	w9, 404494 <ferror@plt+0x1d94>
  40447c:	lsr	x9, x8, #16
  404480:	cbnz	x9, 404494 <ferror@plt+0x1d94>
  404484:	mov	w0, wzr
  404488:	strh	w8, [x19]
  40448c:	b	404494 <ferror@plt+0x1d94>
  404490:	mov	w0, #0xffffffff            	// #-1
  404494:	ldp	x20, x19, [sp, #32]
  404498:	ldp	x29, x30, [sp, #16]
  40449c:	add	sp, sp, #0x30
  4044a0:	ret
  4044a4:	sub	sp, sp, #0x30
  4044a8:	stp	x29, x30, [sp, #16]
  4044ac:	stp	x20, x19, [sp, #32]
  4044b0:	add	x29, sp, #0x10
  4044b4:	cbz	x1, 40450c <ferror@plt+0x1e0c>
  4044b8:	ldrb	w8, [x1]
  4044bc:	mov	x20, x1
  4044c0:	cbz	w8, 40450c <ferror@plt+0x1e0c>
  4044c4:	mov	x19, x0
  4044c8:	add	x1, sp, #0x8
  4044cc:	mov	x0, x20
  4044d0:	bl	402090 <strtoul@plt>
  4044d4:	ldr	x9, [sp, #8]
  4044d8:	mov	x8, x0
  4044dc:	mov	w0, #0xffffffff            	// #-1
  4044e0:	cbz	x9, 404510 <ferror@plt+0x1e10>
  4044e4:	cmp	x9, x20
  4044e8:	b.eq	404510 <ferror@plt+0x1e10>  // b.none
  4044ec:	ldrb	w9, [x9]
  4044f0:	mov	w0, #0xffffffff            	// #-1
  4044f4:	cbnz	w9, 404510 <ferror@plt+0x1e10>
  4044f8:	cmp	x8, #0xff
  4044fc:	b.hi	404510 <ferror@plt+0x1e10>  // b.pmore
  404500:	mov	w0, wzr
  404504:	strb	w8, [x19]
  404508:	b	404510 <ferror@plt+0x1e10>
  40450c:	mov	w0, #0xffffffff            	// #-1
  404510:	ldp	x20, x19, [sp, #32]
  404514:	ldp	x29, x30, [sp, #16]
  404518:	add	sp, sp, #0x30
  40451c:	ret
  404520:	sub	sp, sp, #0x40
  404524:	stp	x29, x30, [sp, #16]
  404528:	stp	x22, x21, [sp, #32]
  40452c:	stp	x20, x19, [sp, #48]
  404530:	add	x29, sp, #0x10
  404534:	mov	w22, w2
  404538:	mov	x21, x1
  40453c:	mov	x19, x0
  404540:	bl	402650 <__errno_location@plt>
  404544:	str	wzr, [x0]
  404548:	cbz	x21, 404588 <ferror@plt+0x1e88>
  40454c:	ldrb	w8, [x21]
  404550:	cbz	w8, 404588 <ferror@plt+0x1e88>
  404554:	mov	x20, x0
  404558:	add	x1, sp, #0x8
  40455c:	mov	x0, x21
  404560:	mov	w2, w22
  404564:	bl	4020e0 <strtoll@plt>
  404568:	ldr	x9, [sp, #8]
  40456c:	mov	x8, x0
  404570:	mov	w0, #0xffffffff            	// #-1
  404574:	cbz	x9, 40458c <ferror@plt+0x1e8c>
  404578:	cmp	x9, x21
  40457c:	b.eq	40458c <ferror@plt+0x1e8c>  // b.none
  404580:	ldrb	w9, [x9]
  404584:	cbz	w9, 4045a0 <ferror@plt+0x1ea0>
  404588:	mov	w0, #0xffffffff            	// #-1
  40458c:	ldp	x20, x19, [sp, #48]
  404590:	ldp	x22, x21, [sp, #32]
  404594:	ldp	x29, x30, [sp, #16]
  404598:	add	sp, sp, #0x40
  40459c:	ret
  4045a0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4045a4:	add	x9, x8, x9
  4045a8:	cmp	x9, #0x1
  4045ac:	b.hi	4045bc <ferror@plt+0x1ebc>  // b.pmore
  4045b0:	ldr	w9, [x20]
  4045b4:	cmp	w9, #0x22
  4045b8:	b.eq	404588 <ferror@plt+0x1e88>  // b.none
  4045bc:	mov	w0, wzr
  4045c0:	str	x8, [x19]
  4045c4:	b	40458c <ferror@plt+0x1e8c>
  4045c8:	stp	x29, x30, [sp, #-48]!
  4045cc:	str	x21, [sp, #16]
  4045d0:	stp	x20, x19, [sp, #32]
  4045d4:	mov	x29, sp
  4045d8:	mov	w21, w2
  4045dc:	mov	x20, x1
  4045e0:	mov	x19, x0
  4045e4:	bl	402650 <__errno_location@plt>
  4045e8:	str	wzr, [x0]
  4045ec:	cbz	x20, 404628 <ferror@plt+0x1f28>
  4045f0:	ldrb	w8, [x20]
  4045f4:	cbz	w8, 404628 <ferror@plt+0x1f28>
  4045f8:	add	x1, x29, #0x18
  4045fc:	mov	x0, x20
  404600:	mov	w2, w21
  404604:	bl	402420 <strtol@plt>
  404608:	ldr	x9, [x29, #24]
  40460c:	mov	x8, x0
  404610:	mov	w0, #0xffffffff            	// #-1
  404614:	cbz	x9, 40462c <ferror@plt+0x1f2c>
  404618:	cmp	x9, x20
  40461c:	b.eq	40462c <ferror@plt+0x1f2c>  // b.none
  404620:	ldrb	w9, [x9]
  404624:	cbz	w9, 40463c <ferror@plt+0x1f3c>
  404628:	mov	w0, #0xffffffff            	// #-1
  40462c:	ldp	x20, x19, [sp, #32]
  404630:	ldr	x21, [sp, #16]
  404634:	ldp	x29, x30, [sp], #48
  404638:	ret
  40463c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  404640:	add	x9, x8, x9
  404644:	cmp	x9, #0x2
  404648:	mov	w0, #0xffffffff            	// #-1
  40464c:	b.cc	40462c <ferror@plt+0x1f2c>  // b.lo, b.ul, b.last
  404650:	mov	w9, #0x80000000            	// #-2147483648
  404654:	add	x9, x8, x9
  404658:	lsr	x9, x9, #32
  40465c:	cbnz	x9, 40462c <ferror@plt+0x1f2c>
  404660:	mov	w0, wzr
  404664:	str	w8, [x19]
  404668:	b	40462c <ferror@plt+0x1f2c>
  40466c:	stp	x29, x30, [sp, #-48]!
  404670:	str	x21, [sp, #16]
  404674:	stp	x20, x19, [sp, #32]
  404678:	mov	x29, sp
  40467c:	cbz	x1, 4046b4 <ferror@plt+0x1fb4>
  404680:	ldrb	w8, [x1]
  404684:	mov	x21, x1
  404688:	cbz	w8, 4046b4 <ferror@plt+0x1fb4>
  40468c:	mov	x19, x0
  404690:	add	x1, x29, #0x18
  404694:	mov	x0, x21
  404698:	bl	4024d0 <strtoull@plt>
  40469c:	ldr	x8, [x29, #24]
  4046a0:	cbz	x8, 4046b4 <ferror@plt+0x1fb4>
  4046a4:	cmp	x8, x21
  4046a8:	b.eq	4046b4 <ferror@plt+0x1fb4>  // b.none
  4046ac:	ldrb	w8, [x8]
  4046b0:	cbz	w8, 4046c8 <ferror@plt+0x1fc8>
  4046b4:	mov	w0, #0xffffffff            	// #-1
  4046b8:	ldp	x20, x19, [sp, #32]
  4046bc:	ldr	x21, [sp, #16]
  4046c0:	ldp	x29, x30, [sp], #48
  4046c4:	ret
  4046c8:	mov	x20, x0
  4046cc:	cmn	x0, #0x1
  4046d0:	b.ne	4046e4 <ferror@plt+0x1fe4>  // b.any
  4046d4:	bl	402650 <__errno_location@plt>
  4046d8:	ldr	w8, [x0]
  4046dc:	cmp	w8, #0x22
  4046e0:	b.eq	4046b4 <ferror@plt+0x1fb4>  // b.none
  4046e4:	lsr	x9, x20, #32
  4046e8:	rev	w8, w20
  4046ec:	rev	w9, w9
  4046f0:	mov	w0, wzr
  4046f4:	bfi	x9, x8, #32, #32
  4046f8:	str	x9, [x19]
  4046fc:	b	4046b8 <ferror@plt+0x1fb8>
  404700:	sub	sp, sp, #0x30
  404704:	stp	x29, x30, [sp, #16]
  404708:	stp	x20, x19, [sp, #32]
  40470c:	add	x29, sp, #0x10
  404710:	cbz	x1, 40475c <ferror@plt+0x205c>
  404714:	ldrb	w8, [x1]
  404718:	mov	x20, x1
  40471c:	cbz	w8, 40475c <ferror@plt+0x205c>
  404720:	mov	x19, x0
  404724:	add	x1, sp, #0x8
  404728:	mov	x0, x20
  40472c:	bl	402090 <strtoul@plt>
  404730:	ldr	x8, [sp, #8]
  404734:	cbz	x8, 40475c <ferror@plt+0x205c>
  404738:	cmp	x8, x20
  40473c:	b.eq	40475c <ferror@plt+0x205c>  // b.none
  404740:	lsr	x9, x0, #32
  404744:	cbnz	x9, 40475c <ferror@plt+0x205c>
  404748:	ldrb	w8, [x8]
  40474c:	cbnz	w8, 40475c <ferror@plt+0x205c>
  404750:	rev	w9, w0
  404754:	str	w9, [x19]
  404758:	b	404760 <ferror@plt+0x2060>
  40475c:	mov	w8, #0xffffffff            	// #-1
  404760:	ldp	x20, x19, [sp, #32]
  404764:	ldp	x29, x30, [sp, #16]
  404768:	mov	w0, w8
  40476c:	add	sp, sp, #0x30
  404770:	ret
  404774:	sub	sp, sp, #0x30
  404778:	stp	x29, x30, [sp, #16]
  40477c:	stp	x20, x19, [sp, #32]
  404780:	add	x29, sp, #0x10
  404784:	cbz	x1, 4047d4 <ferror@plt+0x20d4>
  404788:	ldrb	w8, [x1]
  40478c:	mov	x20, x1
  404790:	cbz	w8, 4047d4 <ferror@plt+0x20d4>
  404794:	mov	x19, x0
  404798:	add	x1, sp, #0x8
  40479c:	mov	x0, x20
  4047a0:	bl	402090 <strtoul@plt>
  4047a4:	ldr	x8, [sp, #8]
  4047a8:	cbz	x8, 4047d4 <ferror@plt+0x20d4>
  4047ac:	cmp	x8, x20
  4047b0:	b.eq	4047d4 <ferror@plt+0x20d4>  // b.none
  4047b4:	lsr	x9, x0, #16
  4047b8:	cbnz	x9, 4047d4 <ferror@plt+0x20d4>
  4047bc:	ldrb	w8, [x8]
  4047c0:	cbnz	w8, 4047d4 <ferror@plt+0x20d4>
  4047c4:	rev	w9, w0
  4047c8:	lsr	w9, w9, #16
  4047cc:	strh	w9, [x19]
  4047d0:	b	4047d8 <ferror@plt+0x20d8>
  4047d4:	mov	w8, #0xffffffff            	// #-1
  4047d8:	ldp	x20, x19, [sp, #32]
  4047dc:	ldp	x29, x30, [sp, #16]
  4047e0:	mov	w0, w8
  4047e4:	add	sp, sp, #0x30
  4047e8:	ret
  4047ec:	sub	sp, sp, #0x30
  4047f0:	stp	x20, x19, [sp, #32]
  4047f4:	mov	x20, x1
  4047f8:	mov	x19, x0
  4047fc:	mov	x1, sp
  404800:	mov	w2, #0x10                  	// #16
  404804:	mov	x0, x20
  404808:	stp	x29, x30, [sp, #16]
  40480c:	add	x29, sp, #0x10
  404810:	bl	402090 <strtoul@plt>
  404814:	lsr	x8, x0, #16
  404818:	cbnz	x8, 404908 <ferror@plt+0x2208>
  40481c:	ldr	x8, [sp]
  404820:	cmp	x8, x20
  404824:	b.eq	404908 <ferror@plt+0x2208>  // b.none
  404828:	rev	w9, w0
  40482c:	lsr	w9, w9, #16
  404830:	strh	w9, [sp, #8]
  404834:	ldrb	w9, [x8]
  404838:	cbz	w9, 40491c <ferror@plt+0x221c>
  40483c:	cmp	w9, #0x3a
  404840:	b.ne	404908 <ferror@plt+0x2208>  // b.any
  404844:	add	x20, x8, #0x1
  404848:	mov	x1, sp
  40484c:	mov	w2, #0x10                  	// #16
  404850:	mov	x0, x20
  404854:	bl	402090 <strtoul@plt>
  404858:	lsr	x8, x0, #16
  40485c:	cbnz	x8, 404908 <ferror@plt+0x2208>
  404860:	ldr	x8, [sp]
  404864:	cmp	x8, x20
  404868:	b.eq	404908 <ferror@plt+0x2208>  // b.none
  40486c:	rev	w9, w0
  404870:	lsr	w9, w9, #16
  404874:	strh	w9, [sp, #10]
  404878:	ldrb	w9, [x8]
  40487c:	cbz	w9, 40491c <ferror@plt+0x221c>
  404880:	cmp	w9, #0x3a
  404884:	b.ne	404908 <ferror@plt+0x2208>  // b.any
  404888:	add	x20, x8, #0x1
  40488c:	mov	x1, sp
  404890:	mov	w2, #0x10                  	// #16
  404894:	mov	x0, x20
  404898:	bl	402090 <strtoul@plt>
  40489c:	lsr	x8, x0, #16
  4048a0:	cbnz	x8, 404908 <ferror@plt+0x2208>
  4048a4:	ldr	x8, [sp]
  4048a8:	cmp	x8, x20
  4048ac:	b.eq	404908 <ferror@plt+0x2208>  // b.none
  4048b0:	rev	w9, w0
  4048b4:	lsr	w9, w9, #16
  4048b8:	strh	w9, [sp, #12]
  4048bc:	ldrb	w9, [x8]
  4048c0:	cbz	w9, 40491c <ferror@plt+0x221c>
  4048c4:	cmp	w9, #0x3a
  4048c8:	b.ne	404908 <ferror@plt+0x2208>  // b.any
  4048cc:	add	x20, x8, #0x1
  4048d0:	mov	x1, sp
  4048d4:	mov	w2, #0x10                  	// #16
  4048d8:	mov	x0, x20
  4048dc:	bl	402090 <strtoul@plt>
  4048e0:	lsr	x8, x0, #16
  4048e4:	cbnz	x8, 404908 <ferror@plt+0x2208>
  4048e8:	ldr	x8, [sp]
  4048ec:	cmp	x8, x20
  4048f0:	b.eq	404908 <ferror@plt+0x2208>  // b.none
  4048f4:	rev	w9, w0
  4048f8:	lsr	w9, w9, #16
  4048fc:	strh	w9, [sp, #14]
  404900:	ldrb	w8, [x8]
  404904:	cbz	w8, 40491c <ferror@plt+0x221c>
  404908:	mov	w0, #0xffffffff            	// #-1
  40490c:	ldp	x20, x19, [sp, #32]
  404910:	ldp	x29, x30, [sp, #16]
  404914:	add	sp, sp, #0x30
  404918:	ret
  40491c:	ldr	x8, [sp, #8]
  404920:	mov	w0, #0x1                   	// #1
  404924:	str	x8, [x19]
  404928:	b	40490c <ferror@plt+0x220c>
  40492c:	stp	x29, x30, [sp, #-48]!
  404930:	stp	x20, x19, [sp, #32]
  404934:	mov	x20, x1
  404938:	movi	v0.2d, #0x0
  40493c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404940:	str	x21, [sp, #16]
  404944:	mov	x19, x0
  404948:	str	xzr, [x0, #256]
  40494c:	stp	q0, q0, [x0, #224]
  404950:	stp	q0, q0, [x0, #192]
  404954:	stp	q0, q0, [x0, #160]
  404958:	stp	q0, q0, [x0, #128]
  40495c:	stp	q0, q0, [x0, #96]
  404960:	stp	q0, q0, [x0, #64]
  404964:	stp	q0, q0, [x0, #32]
  404968:	stp	q0, q0, [x0]
  40496c:	add	x1, x1, #0x71d
  404970:	mov	x0, x20
  404974:	mov	x29, sp
  404978:	mov	w21, w2
  40497c:	bl	402400 <strcmp@plt>
  404980:	cbz	w0, 4049fc <ferror@plt+0x22fc>
  404984:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404988:	add	x1, x1, #0x725
  40498c:	mov	x0, x20
  404990:	bl	402400 <strcmp@plt>
  404994:	cbz	w0, 4049e0 <ferror@plt+0x22e0>
  404998:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40499c:	add	x1, x1, #0x729
  4049a0:	mov	x0, x20
  4049a4:	bl	402400 <strcmp@plt>
  4049a8:	cbz	w0, 4049e0 <ferror@plt+0x22e0>
  4049ac:	cmp	w21, #0x11
  4049b0:	b.ne	404a48 <ferror@plt+0x2348>  // b.any
  4049b4:	add	x0, x19, #0x8
  4049b8:	mov	w1, #0x100                 	// #256
  4049bc:	mov	x2, x20
  4049c0:	bl	407b2c <ferror@plt+0x542c>
  4049c4:	tbnz	w0, #31, 404a08 <ferror@plt+0x2308>
  4049c8:	mov	w8, #0x11                  	// #17
  4049cc:	lsl	w9, w0, #3
  4049d0:	strh	w0, [x19, #2]
  4049d4:	strh	w8, [x19, #6]
  4049d8:	strh	w9, [x19, #4]
  4049dc:	b	404b14 <ferror@plt+0x2414>
  4049e0:	orr	w8, w21, #0x10
  4049e4:	cmp	w8, #0x1c
  4049e8:	b.eq	404a08 <ferror@plt+0x2308>  // b.none
  4049ec:	strh	w21, [x19, #6]
  4049f0:	mov	w8, #0xfffe0000            	// #-131072
  4049f4:	stur	w8, [x19, #2]
  4049f8:	b	404b14 <ferror@plt+0x2414>
  4049fc:	orr	w8, w21, #0x10
  404a00:	cmp	w8, #0x1c
  404a04:	b.ne	404a10 <ferror@plt+0x2310>  // b.any
  404a08:	mov	w0, #0xffffffff            	// #-1
  404a0c:	b	404bac <ferror@plt+0x24ac>
  404a10:	and	w8, w21, #0xffff
  404a14:	sub	w8, w8, #0x2
  404a18:	cmp	w8, #0x1a
  404a1c:	strh	w21, [x19, #6]
  404a20:	b.hi	404af4 <ferror@plt+0x23f4>  // b.pmore
  404a24:	adrp	x9, 40c000 <ferror@plt+0x9900>
  404a28:	add	x9, x9, #0x223
  404a2c:	adr	x10, 404a40 <ferror@plt+0x2340>
  404a30:	ldrb	w11, [x9, x8]
  404a34:	add	x10, x10, x11, lsl #2
  404a38:	mov	w8, #0x10                  	// #16
  404a3c:	br	x10
  404a40:	mov	w8, #0x2                   	// #2
  404a44:	b	404b00 <ferror@plt+0x2400>
  404a48:	mov	w1, #0x3a                  	// #58
  404a4c:	mov	x0, x20
  404a50:	bl	4024c0 <strchr@plt>
  404a54:	cbz	x0, 404a8c <ferror@plt+0x238c>
  404a58:	mov	w8, #0xa                   	// #10
  404a5c:	cmp	w21, #0xa
  404a60:	strh	w8, [x19, #6]
  404a64:	b.eq	404a6c <ferror@plt+0x236c>  // b.none
  404a68:	cbnz	w21, 404a08 <ferror@plt+0x2308>
  404a6c:	add	x2, x19, #0x8
  404a70:	mov	w0, #0xa                   	// #10
  404a74:	mov	x1, x20
  404a78:	bl	402470 <inet_pton@plt>
  404a7c:	cmp	w0, #0x1
  404a80:	b.lt	404a08 <ferror@plt+0x2308>  // b.tstop
  404a84:	mov	w8, #0xffff0010            	// #-65520
  404a88:	b	4049f4 <ferror@plt+0x22f4>
  404a8c:	cmp	w21, #0x1c
  404a90:	b.ne	404bbc <ferror@plt+0x24bc>  // b.any
  404a94:	add	x21, x19, #0x8
  404a98:	mov	w8, #0x1c                  	// #28
  404a9c:	mov	w0, #0x1c                  	// #28
  404aa0:	mov	w3, #0x100                 	// #256
  404aa4:	mov	x1, x20
  404aa8:	mov	x2, x21
  404aac:	strh	w8, [x19, #6]
  404ab0:	bl	409318 <ferror@plt+0x6c18>
  404ab4:	cmp	w0, #0x1
  404ab8:	b.lt	404a08 <ferror@plt+0x2308>  // b.tstop
  404abc:	mov	w9, #0x4                   	// #4
  404ac0:	mov	x8, xzr
  404ac4:	movk	w9, #0x14, lsl #16
  404ac8:	stur	w9, [x19, #2]
  404acc:	cmp	x8, #0x40
  404ad0:	b.eq	404b14 <ferror@plt+0x2414>  // b.none
  404ad4:	ldr	w9, [x21, x8, lsl #2]
  404ad8:	add	x8, x8, #0x1
  404adc:	tbz	w9, #16, 404acc <ferror@plt+0x23cc>
  404ae0:	lsl	w8, w8, #2
  404ae4:	strh	w8, [x19, #2]
  404ae8:	b	404b14 <ferror@plt+0x2414>
  404aec:	mov	w8, #0x4                   	// #4
  404af0:	b	404b00 <ferror@plt+0x2400>
  404af4:	mov	w8, wzr
  404af8:	b	404b00 <ferror@plt+0x2400>
  404afc:	mov	w8, #0xa                   	// #10
  404b00:	strh	w8, [x19, #2]
  404b04:	mov	w8, #0xfffe                	// #65534
  404b08:	mov	w9, #0x1                   	// #1
  404b0c:	strh	w8, [x19, #4]
  404b10:	strh	w9, [x19]
  404b14:	ldrh	w8, [x19, #6]
  404b18:	cmp	w8, #0xa
  404b1c:	b.eq	404b44 <ferror@plt+0x2444>  // b.none
  404b20:	cmp	w8, #0x2
  404b24:	b.ne	404b6c <ferror@plt+0x246c>  // b.any
  404b28:	ldr	w9, [x19, #8]
  404b2c:	cbz	w9, 404b9c <ferror@plt+0x249c>
  404b30:	ldrh	w8, [x19]
  404b34:	and	w9, w9, #0xf0
  404b38:	cmp	w9, #0xe0
  404b3c:	b.eq	404b5c <ferror@plt+0x245c>  // b.none
  404b40:	b	404b90 <ferror@plt+0x2490>
  404b44:	ldr	w9, [x19, #8]
  404b48:	cbz	w9, 404b74 <ferror@plt+0x2474>
  404b4c:	ldrh	w8, [x19]
  404b50:	mvn	w9, w9
  404b54:	tst	w9, #0xff
  404b58:	b.ne	404b90 <ferror@plt+0x2490>  // b.any
  404b5c:	mov	w9, #0xa                   	// #10
  404b60:	mov	w0, wzr
  404b64:	orr	w8, w8, w9
  404b68:	b	404ba8 <ferror@plt+0x24a8>
  404b6c:	mov	w0, wzr
  404b70:	b	404bac <ferror@plt+0x24ac>
  404b74:	ldr	w8, [x19, #12]
  404b78:	cbnz	w8, 404b8c <ferror@plt+0x248c>
  404b7c:	ldr	w8, [x19, #16]
  404b80:	cbnz	w8, 404b8c <ferror@plt+0x248c>
  404b84:	ldr	w8, [x19, #20]
  404b88:	cbz	w8, 404b9c <ferror@plt+0x249c>
  404b8c:	ldrh	w8, [x19]
  404b90:	mov	w0, wzr
  404b94:	orr	w8, w8, #0x2
  404b98:	b	404ba8 <ferror@plt+0x24a8>
  404b9c:	ldrh	w8, [x19]
  404ba0:	mov	w0, wzr
  404ba4:	orr	w8, w8, #0x6
  404ba8:	strh	w8, [x19]
  404bac:	ldp	x20, x19, [sp, #32]
  404bb0:	ldr	x21, [sp, #16]
  404bb4:	ldp	x29, x30, [sp], #48
  404bb8:	ret
  404bbc:	mov	w8, #0x2                   	// #2
  404bc0:	tst	w21, #0xfffffffd
  404bc4:	strh	w8, [x19, #6]
  404bc8:	b.ne	404a08 <ferror@plt+0x2308>  // b.any
  404bcc:	add	x1, x29, #0x18
  404bd0:	mov	x0, x20
  404bd4:	mov	w2, wzr
  404bd8:	bl	402090 <strtoul@plt>
  404bdc:	cmp	x0, #0xff
  404be0:	b.hi	404a08 <ferror@plt+0x2308>  // b.pmore
  404be4:	ldr	x8, [x29, #24]
  404be8:	cmp	x8, x20
  404bec:	b.eq	404a08 <ferror@plt+0x2308>  // b.none
  404bf0:	strb	w0, [x19, #8]
  404bf4:	ldrb	w9, [x8]
  404bf8:	cbz	w9, 404cb0 <ferror@plt+0x25b0>
  404bfc:	cmp	w9, #0x2e
  404c00:	b.ne	404a08 <ferror@plt+0x2308>  // b.any
  404c04:	add	x20, x8, #0x1
  404c08:	add	x1, x29, #0x18
  404c0c:	mov	x0, x20
  404c10:	mov	w2, wzr
  404c14:	bl	402090 <strtoul@plt>
  404c18:	cmp	x0, #0xff
  404c1c:	b.hi	404a08 <ferror@plt+0x2308>  // b.pmore
  404c20:	ldr	x8, [x29, #24]
  404c24:	cmp	x8, x20
  404c28:	b.eq	404a08 <ferror@plt+0x2308>  // b.none
  404c2c:	strb	w0, [x19, #9]
  404c30:	ldrb	w9, [x8]
  404c34:	cbz	w9, 404cb0 <ferror@plt+0x25b0>
  404c38:	cmp	w9, #0x2e
  404c3c:	b.ne	404a08 <ferror@plt+0x2308>  // b.any
  404c40:	add	x20, x8, #0x1
  404c44:	add	x1, x29, #0x18
  404c48:	mov	x0, x20
  404c4c:	mov	w2, wzr
  404c50:	bl	402090 <strtoul@plt>
  404c54:	cmp	x0, #0xff
  404c58:	b.hi	404a08 <ferror@plt+0x2308>  // b.pmore
  404c5c:	ldr	x8, [x29, #24]
  404c60:	cmp	x8, x20
  404c64:	b.eq	404a08 <ferror@plt+0x2308>  // b.none
  404c68:	strb	w0, [x19, #10]
  404c6c:	ldrb	w9, [x8]
  404c70:	cbz	w9, 404cb0 <ferror@plt+0x25b0>
  404c74:	cmp	w9, #0x2e
  404c78:	b.ne	404a08 <ferror@plt+0x2308>  // b.any
  404c7c:	add	x20, x8, #0x1
  404c80:	add	x1, x29, #0x18
  404c84:	mov	x0, x20
  404c88:	mov	w2, wzr
  404c8c:	bl	402090 <strtoul@plt>
  404c90:	cmp	x0, #0xff
  404c94:	b.hi	404a08 <ferror@plt+0x2308>  // b.pmore
  404c98:	ldr	x8, [x29, #24]
  404c9c:	cmp	x8, x20
  404ca0:	b.eq	404a08 <ferror@plt+0x2308>  // b.none
  404ca4:	strb	w0, [x19, #11]
  404ca8:	ldrb	w8, [x8]
  404cac:	cbnz	w8, 404a08 <ferror@plt+0x2308>
  404cb0:	mov	w8, #0xffff0004            	// #-65532
  404cb4:	b	4049f4 <ferror@plt+0x22f4>
  404cb8:	sub	w8, w0, #0x2
  404cbc:	cmp	w8, #0x1a
  404cc0:	b.hi	404ce8 <ferror@plt+0x25e8>  // b.pmore
  404cc4:	adrp	x9, 40c000 <ferror@plt+0x9900>
  404cc8:	add	x9, x9, #0x23e
  404ccc:	adr	x10, 404ce0 <ferror@plt+0x25e0>
  404cd0:	ldrb	w11, [x9, x8]
  404cd4:	add	x10, x10, x11, lsl #2
  404cd8:	mov	w0, #0x80                  	// #128
  404cdc:	br	x10
  404ce0:	mov	w0, #0x20                  	// #32
  404ce4:	ret
  404ce8:	mov	w0, wzr
  404cec:	ret
  404cf0:	mov	w0, #0x50                  	// #80
  404cf4:	ret
  404cf8:	mov	w0, #0x10                  	// #16
  404cfc:	ret
  404d00:	mov	w0, #0x14                  	// #20
  404d04:	ret
  404d08:	sub	sp, sp, #0x150
  404d0c:	stp	x22, x21, [sp, #304]
  404d10:	mov	x22, x1
  404d14:	stp	x20, x19, [sp, #320]
  404d18:	mov	x19, x0
  404d1c:	mov	w1, #0x2f                  	// #47
  404d20:	mov	x0, x22
  404d24:	stp	x29, x30, [sp, #272]
  404d28:	stp	x28, x23, [sp, #288]
  404d2c:	add	x29, sp, #0x110
  404d30:	mov	w21, w2
  404d34:	mov	w23, #0x2f                  	// #47
  404d38:	bl	4024c0 <strchr@plt>
  404d3c:	mov	x20, x0
  404d40:	cbz	x0, 404d68 <ferror@plt+0x2668>
  404d44:	mov	x0, x19
  404d48:	mov	x1, x22
  404d4c:	mov	w2, w21
  404d50:	strb	wzr, [x20]
  404d54:	bl	40492c <ferror@plt+0x222c>
  404d58:	mov	w8, w0
  404d5c:	strb	w23, [x20]
  404d60:	cbnz	w8, 404ea8 <ferror@plt+0x27a8>
  404d64:	b	404d80 <ferror@plt+0x2680>
  404d68:	mov	x0, x19
  404d6c:	mov	x1, x22
  404d70:	mov	w2, w21
  404d74:	bl	40492c <ferror@plt+0x222c>
  404d78:	mov	w8, w0
  404d7c:	cbnz	w8, 404ea8 <ferror@plt+0x27a8>
  404d80:	ldrh	w8, [x19, #6]
  404d84:	sub	w8, w8, #0x2
  404d88:	cmp	w8, #0x1a
  404d8c:	b.hi	404dbc <ferror@plt+0x26bc>  // b.pmore
  404d90:	adrp	x9, 40c000 <ferror@plt+0x9900>
  404d94:	add	x9, x9, #0x259
  404d98:	adr	x10, 404dac <ferror@plt+0x26ac>
  404d9c:	ldrb	w11, [x9, x8]
  404da0:	add	x10, x10, x11, lsl #2
  404da4:	mov	w21, #0x80                  	// #128
  404da8:	br	x10
  404dac:	mov	w21, #0x20                  	// #32
  404db0:	ldrh	w8, [x19, #4]
  404db4:	cbnz	x20, 404de8 <ferror@plt+0x26e8>
  404db8:	b	404e84 <ferror@plt+0x2784>
  404dbc:	mov	w21, wzr
  404dc0:	ldrh	w8, [x19, #4]
  404dc4:	cbnz	x20, 404de8 <ferror@plt+0x26e8>
  404dc8:	b	404e84 <ferror@plt+0x2784>
  404dcc:	mov	w21, #0x50                  	// #80
  404dd0:	ldrh	w8, [x19, #4]
  404dd4:	cbnz	x20, 404de8 <ferror@plt+0x26e8>
  404dd8:	b	404e84 <ferror@plt+0x2784>
  404ddc:	mov	w21, #0x10                  	// #16
  404de0:	ldrh	w8, [x19, #4]
  404de4:	cbz	x20, 404e84 <ferror@plt+0x2784>
  404de8:	mov	w9, #0xfffe                	// #65534
  404dec:	cmp	w8, w9
  404df0:	b.eq	404e70 <ferror@plt+0x2770>  // b.none
  404df4:	ldrb	w8, [x20, #1]!
  404df8:	cbz	w8, 404e3c <ferror@plt+0x273c>
  404dfc:	sub	x1, x29, #0x8
  404e00:	mov	x0, x20
  404e04:	mov	w2, wzr
  404e08:	bl	402090 <strtoul@plt>
  404e0c:	ldur	x8, [x29, #-8]
  404e10:	cbz	x8, 404e3c <ferror@plt+0x273c>
  404e14:	cmp	x8, x20
  404e18:	b.eq	404e3c <ferror@plt+0x273c>  // b.none
  404e1c:	lsr	x9, x0, #32
  404e20:	cbnz	x9, 404e3c <ferror@plt+0x273c>
  404e24:	ldrb	w8, [x8]
  404e28:	cbnz	w8, 404e3c <ferror@plt+0x273c>
  404e2c:	cmp	w0, w21
  404e30:	cset	w9, ls  // ls = plast
  404e34:	b.hi	404e70 <ferror@plt+0x2770>  // b.pmore
  404e38:	b	404e94 <ferror@plt+0x2794>
  404e3c:	mov	x0, sp
  404e40:	mov	w2, #0x2                   	// #2
  404e44:	mov	x1, x20
  404e48:	bl	40492c <ferror@plt+0x222c>
  404e4c:	cbnz	w0, 404e70 <ferror@plt+0x2770>
  404e50:	ldrh	w8, [sp, #6]
  404e54:	cmp	w8, #0x2
  404e58:	b.ne	404e70 <ferror@plt+0x2770>  // b.any
  404e5c:	ldr	w9, [sp, #8]
  404e60:	rev	w8, w9
  404e64:	neg	w10, w8
  404e68:	bics	wzr, w10, w8
  404e6c:	b.eq	404ec4 <ferror@plt+0x27c4>  // b.none
  404e70:	mov	w8, #0xffffffff            	// #-1
  404e74:	b	404ea8 <ferror@plt+0x27a8>
  404e78:	mov	w21, #0x14                  	// #20
  404e7c:	ldrh	w8, [x19, #4]
  404e80:	cbnz	x20, 404de8 <ferror@plt+0x26e8>
  404e84:	mov	w10, #0xfffe                	// #65534
  404e88:	cmp	w8, w10
  404e8c:	mov	w9, wzr
  404e90:	csel	w0, wzr, w21, eq  // eq = none
  404e94:	ldrh	w10, [x19]
  404e98:	mov	w8, wzr
  404e9c:	strh	w0, [x19, #4]
  404ea0:	orr	w9, w10, w9
  404ea4:	strh	w9, [x19]
  404ea8:	ldp	x20, x19, [sp, #320]
  404eac:	ldp	x22, x21, [sp, #304]
  404eb0:	ldp	x28, x23, [sp, #288]
  404eb4:	ldp	x29, x30, [sp, #272]
  404eb8:	mov	w0, w8
  404ebc:	add	sp, sp, #0x150
  404ec0:	ret
  404ec4:	mov	w0, wzr
  404ec8:	cbz	w9, 404edc <ferror@plt+0x27dc>
  404ecc:	lsl	w8, w8, #1
  404ed0:	add	w0, w0, #0x1
  404ed4:	cbnz	w8, 404ecc <ferror@plt+0x27cc>
  404ed8:	b	404e2c <ferror@plt+0x272c>
  404edc:	mov	w9, #0x1                   	// #1
  404ee0:	b	404e94 <ferror@plt+0x2794>
  404ee4:	stp	x29, x30, [sp, #-48]!
  404ee8:	str	x21, [sp, #16]
  404eec:	stp	x20, x19, [sp, #32]
  404ef0:	mov	x29, sp
  404ef4:	mov	w20, w2
  404ef8:	mov	x19, x1
  404efc:	bl	40492c <ferror@plt+0x222c>
  404f00:	cbnz	w0, 404f14 <ferror@plt+0x2814>
  404f04:	ldp	x20, x19, [sp, #32]
  404f08:	ldr	x21, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #48
  404f10:	ret
  404f14:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404f18:	ldr	x8, [x8, #3992]
  404f1c:	mov	w0, w20
  404f20:	ldr	x21, [x8]
  404f24:	bl	404f48 <ferror@plt+0x2848>
  404f28:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404f2c:	mov	x2, x0
  404f30:	add	x1, x1, #0x3c4
  404f34:	mov	x0, x21
  404f38:	mov	x3, x19
  404f3c:	bl	4026c0 <fprintf@plt>
  404f40:	mov	w0, #0x1                   	// #1
  404f44:	bl	4020b0 <exit@plt>
  404f48:	cmp	w0, #0x1c
  404f4c:	b.hi	404f80 <ferror@plt+0x2880>  // b.pmore
  404f50:	adrp	x9, 40c000 <ferror@plt+0x9900>
  404f54:	mov	w8, w0
  404f58:	add	x9, x9, #0x274
  404f5c:	adr	x10, 404f74 <ferror@plt+0x2874>
  404f60:	ldrb	w11, [x9, x8]
  404f64:	add	x10, x10, x11, lsl #2
  404f68:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404f6c:	add	x0, x0, #0x72d
  404f70:	br	x10
  404f74:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404f78:	add	x0, x0, #0x60e
  404f7c:	ret
  404f80:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404f84:	add	x0, x0, #0x60a
  404f88:	ret
  404f8c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404f90:	add	x0, x0, #0x619
  404f94:	ret
  404f98:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404f9c:	add	x0, x0, #0x622
  404fa0:	ret
  404fa4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404fa8:	add	x0, x0, #0xcdd
  404fac:	ret
  404fb0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404fb4:	add	x0, x0, #0x61d
  404fb8:	ret
  404fbc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  404fc0:	add	x0, x0, #0x613
  404fc4:	ret
  404fc8:	ldrh	w8, [x1], #4
  404fcc:	sub	w8, w8, #0x6
  404fd0:	ror	w9, w8, #1
  404fd4:	cmp	w9, #0x7
  404fd8:	mov	w8, #0xffffffff            	// #-1
  404fdc:	b.hi	405110 <ferror@plt+0x2a10>  // b.pmore
  404fe0:	adrp	x10, 40c000 <ferror@plt+0x9900>
  404fe4:	add	x10, x10, #0x291
  404fe8:	adr	x11, 404ff8 <ferror@plt+0x28f8>
  404fec:	ldrb	w12, [x10, x9]
  404ff0:	add	x11, x11, x12, lsl #2
  404ff4:	br	x11
  404ff8:	mov	w8, #0xc                   	// #12
  404ffc:	mov	w9, #0x2                   	// #2
  405000:	strh	w8, [x0, #6]
  405004:	strh	w9, [x0, #2]
  405008:	ldrh	w9, [x1]
  40500c:	strh	w9, [x0, #8]
  405010:	cbnz	w2, 40507c <ferror@plt+0x297c>
  405014:	b	40508c <ferror@plt+0x298c>
  405018:	mov	w8, #0x2                   	// #2
  40501c:	mov	w9, #0x4                   	// #4
  405020:	strh	w8, [x0, #6]
  405024:	strh	w9, [x0, #2]
  405028:	ldr	w9, [x1]
  40502c:	str	w9, [x0, #8]
  405030:	cbnz	w2, 40507c <ferror@plt+0x297c>
  405034:	b	40508c <ferror@plt+0x298c>
  405038:	mov	w8, #0x4                   	// #4
  40503c:	mov	w9, #0xa                   	// #10
  405040:	strh	w8, [x0, #6]
  405044:	strh	w9, [x0, #2]
  405048:	ldrh	w9, [x1, #8]
  40504c:	ldr	x10, [x1]
  405050:	strh	w9, [x0, #16]
  405054:	str	x10, [x0, #8]
  405058:	cbnz	w2, 40507c <ferror@plt+0x297c>
  40505c:	b	40508c <ferror@plt+0x298c>
  405060:	mov	w8, #0xa                   	// #10
  405064:	mov	w9, #0x10                  	// #16
  405068:	strh	w8, [x0, #6]
  40506c:	strh	w9, [x0, #2]
  405070:	ldr	q0, [x1]
  405074:	stur	q0, [x0, #8]
  405078:	cbz	w2, 40508c <ferror@plt+0x298c>
  40507c:	cmp	w8, w2
  405080:	b.eq	40508c <ferror@plt+0x298c>  // b.none
  405084:	mov	w0, #0xfffffffe            	// #-2
  405088:	ret
  40508c:	mov	w9, #0xffff                	// #65535
  405090:	cmp	w8, #0xa
  405094:	strh	w9, [x0, #4]
  405098:	strh	wzr, [x0]
  40509c:	b.eq	4050c4 <ferror@plt+0x29c4>  // b.none
  4050a0:	cmp	w8, #0x2
  4050a4:	mov	w8, wzr
  4050a8:	b.ne	405110 <ferror@plt+0x2a10>  // b.any
  4050ac:	ldr	w8, [x0, #8]
  4050b0:	cbz	w8, 405108 <ferror@plt+0x2a08>
  4050b4:	and	w8, w8, #0xf0
  4050b8:	cmp	w8, #0xe0
  4050bc:	b.eq	4050d8 <ferror@plt+0x29d8>  // b.none
  4050c0:	b	4050fc <ferror@plt+0x29fc>
  4050c4:	ldr	w8, [x0, #8]
  4050c8:	cbz	w8, 4050e4 <ferror@plt+0x29e4>
  4050cc:	mvn	w8, w8
  4050d0:	tst	w8, #0xff
  4050d4:	b.ne	4050fc <ferror@plt+0x29fc>  // b.any
  4050d8:	mov	w8, wzr
  4050dc:	mov	w9, #0xa                   	// #10
  4050e0:	b	40510c <ferror@plt+0x2a0c>
  4050e4:	ldr	w8, [x0, #12]
  4050e8:	cbnz	w8, 4050fc <ferror@plt+0x29fc>
  4050ec:	ldr	w8, [x0, #16]
  4050f0:	cbnz	w8, 4050fc <ferror@plt+0x29fc>
  4050f4:	ldr	w8, [x0, #20]
  4050f8:	cbz	w8, 405108 <ferror@plt+0x2a08>
  4050fc:	mov	w8, wzr
  405100:	mov	w9, #0x2                   	// #2
  405104:	b	40510c <ferror@plt+0x2a0c>
  405108:	mov	w9, #0x6                   	// #6
  40510c:	strh	w9, [x0]
  405110:	mov	w0, w8
  405114:	ret
  405118:	stp	x29, x30, [sp, #-48]!
  40511c:	stp	x20, x19, [sp, #32]
  405120:	mov	x19, x1
  405124:	cmp	w2, #0x11
  405128:	str	x21, [sp, #16]
  40512c:	mov	x29, sp
  405130:	b.eq	405154 <ferror@plt+0x2a54>  // b.none
  405134:	mov	x1, x19
  405138:	mov	w20, w2
  40513c:	bl	404d08 <ferror@plt+0x2608>
  405140:	cbnz	w0, 405178 <ferror@plt+0x2a78>
  405144:	ldp	x20, x19, [sp, #32]
  405148:	ldr	x21, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #48
  405150:	ret
  405154:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405158:	ldr	x8, [x8, #3992]
  40515c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405160:	add	x1, x1, #0x3f5
  405164:	mov	x2, x19
  405168:	ldr	x0, [x8]
  40516c:	bl	4026c0 <fprintf@plt>
  405170:	mov	w0, #0x1                   	// #1
  405174:	bl	4020b0 <exit@plt>
  405178:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40517c:	ldr	x8, [x8, #3992]
  405180:	mov	w0, w20
  405184:	ldr	x21, [x8]
  405188:	bl	404f48 <ferror@plt+0x2848>
  40518c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405190:	mov	x2, x0
  405194:	add	x1, x1, #0x43d
  405198:	mov	x0, x21
  40519c:	mov	x3, x19
  4051a0:	bl	4026c0 <fprintf@plt>
  4051a4:	mov	w0, #0x1                   	// #1
  4051a8:	bl	4020b0 <exit@plt>
  4051ac:	sub	sp, sp, #0x130
  4051b0:	stp	x28, x19, [sp, #288]
  4051b4:	mov	x19, x0
  4051b8:	add	x0, sp, #0x8
  4051bc:	mov	w2, #0x2                   	// #2
  4051c0:	mov	x1, x19
  4051c4:	stp	x29, x30, [sp, #272]
  4051c8:	add	x29, sp, #0x110
  4051cc:	bl	40492c <ferror@plt+0x222c>
  4051d0:	cbnz	w0, 4051e8 <ferror@plt+0x2ae8>
  4051d4:	ldr	w0, [sp, #16]
  4051d8:	ldp	x28, x19, [sp, #288]
  4051dc:	ldp	x29, x30, [sp, #272]
  4051e0:	add	sp, sp, #0x130
  4051e4:	ret
  4051e8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4051ec:	ldr	x8, [x8, #3992]
  4051f0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4051f4:	add	x1, x1, #0x46d
  4051f8:	mov	x2, x19
  4051fc:	ldr	x0, [x8]
  405200:	bl	4026c0 <fprintf@plt>
  405204:	mov	w0, #0x1                   	// #1
  405208:	bl	4020b0 <exit@plt>
  40520c:	stp	x29, x30, [sp, #-16]!
  405210:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405214:	ldr	x8, [x8, #3992]
  405218:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40521c:	add	x0, x0, #0x4a0
  405220:	mov	w1, #0x30                  	// #48
  405224:	ldr	x3, [x8]
  405228:	mov	w2, #0x1                   	// #1
  40522c:	mov	x29, sp
  405230:	bl	4024e0 <fwrite@plt>
  405234:	mov	w0, #0xffffffff            	// #-1
  405238:	bl	4020b0 <exit@plt>
  40523c:	stp	x29, x30, [sp, #-16]!
  405240:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405244:	ldr	x8, [x8, #3992]
  405248:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40524c:	mov	x2, x0
  405250:	add	x1, x1, #0x4d1
  405254:	ldr	x8, [x8]
  405258:	mov	x29, sp
  40525c:	mov	x0, x8
  405260:	bl	4026c0 <fprintf@plt>
  405264:	mov	w0, #0xffffffff            	// #-1
  405268:	bl	4020b0 <exit@plt>
  40526c:	stp	x29, x30, [sp, #-16]!
  405270:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405274:	ldr	x8, [x8, #3992]
  405278:	mov	x2, x1
  40527c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405280:	mov	x3, x0
  405284:	ldr	x8, [x8]
  405288:	add	x1, x1, #0x4f3
  40528c:	mov	x29, sp
  405290:	mov	x0, x8
  405294:	bl	4026c0 <fprintf@plt>
  405298:	mov	w0, #0xffffffff            	// #-1
  40529c:	bl	4020b0 <exit@plt>
  4052a0:	stp	x29, x30, [sp, #-16]!
  4052a4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4052a8:	ldr	x8, [x8, #3992]
  4052ac:	mov	x3, x1
  4052b0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4052b4:	mov	x2, x0
  4052b8:	ldr	x8, [x8]
  4052bc:	add	x1, x1, #0x516
  4052c0:	mov	x29, sp
  4052c4:	mov	x0, x8
  4052c8:	bl	4026c0 <fprintf@plt>
  4052cc:	mov	w0, #0xffffffff            	// #-1
  4052d0:	bl	4020b0 <exit@plt>
  4052d4:	stp	x29, x30, [sp, #-16]!
  4052d8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4052dc:	ldr	x8, [x8, #3992]
  4052e0:	mov	x3, x1
  4052e4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4052e8:	mov	x2, x0
  4052ec:	ldr	x8, [x8]
  4052f0:	add	x1, x1, #0x548
  4052f4:	mov	x29, sp
  4052f8:	mov	x0, x8
  4052fc:	bl	4026c0 <fprintf@plt>
  405300:	mov	w0, #0xffffffff            	// #-1
  405304:	bl	4020b0 <exit@plt>
  405308:	stp	x29, x30, [sp, #-16]!
  40530c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405310:	ldr	x8, [x8, #3992]
  405314:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405318:	mov	x2, x0
  40531c:	add	x1, x1, #0x580
  405320:	ldr	x8, [x8]
  405324:	mov	x29, sp
  405328:	mov	x0, x8
  40532c:	bl	4026c0 <fprintf@plt>
  405330:	mov	w0, #0xffffffff            	// #-1
  405334:	ldp	x29, x30, [sp], #16
  405338:	ret
  40533c:	stp	x29, x30, [sp, #-32]!
  405340:	stp	x20, x19, [sp, #16]
  405344:	mov	x29, sp
  405348:	mov	x19, x0
  40534c:	bl	4020a0 <strlen@plt>
  405350:	cmp	x0, #0xf
  405354:	b.hi	40539c <ferror@plt+0x2c9c>  // b.pmore
  405358:	ldrb	w20, [x19]
  40535c:	cbz	w20, 40539c <ferror@plt+0x2c9c>
  405360:	add	x19, x19, #0x1
  405364:	ands	w8, w20, #0xff
  405368:	b.eq	405394 <ferror@plt+0x2c94>  // b.none
  40536c:	cmp	w8, #0x2f
  405370:	b.eq	40539c <ferror@plt+0x2c9c>  // b.none
  405374:	bl	402410 <__ctype_b_loc@plt>
  405378:	ldr	x8, [x0]
  40537c:	and	x9, x20, #0xff
  405380:	ldrh	w8, [x8, x9, lsl #1]
  405384:	tbnz	w8, #13, 40539c <ferror@plt+0x2c9c>
  405388:	ldrb	w20, [x19], #1
  40538c:	ands	w8, w20, #0xff
  405390:	b.ne	40536c <ferror@plt+0x2c6c>  // b.any
  405394:	mov	w0, wzr
  405398:	b	4053a0 <ferror@plt+0x2ca0>
  40539c:	mov	w0, #0xffffffff            	// #-1
  4053a0:	ldp	x20, x19, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #32
  4053a8:	ret
  4053ac:	stp	x29, x30, [sp, #-32]!
  4053b0:	stp	x20, x19, [sp, #16]
  4053b4:	ldrb	w20, [x0]
  4053b8:	mov	x29, sp
  4053bc:	cbz	w20, 4053fc <ferror@plt+0x2cfc>
  4053c0:	add	x19, x0, #0x1
  4053c4:	ands	w8, w20, #0xff
  4053c8:	b.eq	4053f4 <ferror@plt+0x2cf4>  // b.none
  4053cc:	cmp	w8, #0x2f
  4053d0:	b.eq	4053fc <ferror@plt+0x2cfc>  // b.none
  4053d4:	bl	402410 <__ctype_b_loc@plt>
  4053d8:	ldr	x8, [x0]
  4053dc:	and	x9, x20, #0xff
  4053e0:	ldrh	w8, [x8, x9, lsl #1]
  4053e4:	tbnz	w8, #13, 4053fc <ferror@plt+0x2cfc>
  4053e8:	ldrb	w20, [x19], #1
  4053ec:	ands	w8, w20, #0xff
  4053f0:	b.ne	4053cc <ferror@plt+0x2ccc>  // b.any
  4053f4:	mov	w0, wzr
  4053f8:	b	405400 <ferror@plt+0x2d00>
  4053fc:	mov	w0, #0xffffffff            	// #-1
  405400:	ldp	x20, x19, [sp, #16]
  405404:	ldp	x29, x30, [sp], #32
  405408:	ret
  40540c:	stp	x29, x30, [sp, #-48]!
  405410:	stp	x20, x19, [sp, #32]
  405414:	mov	x20, x0
  405418:	mov	x0, x1
  40541c:	stp	x22, x21, [sp, #16]
  405420:	mov	x29, sp
  405424:	mov	x19, x1
  405428:	bl	4020a0 <strlen@plt>
  40542c:	cmp	x0, #0xf
  405430:	b.hi	40548c <ferror@plt+0x2d8c>  // b.pmore
  405434:	ldrb	w22, [x19]
  405438:	cbz	w22, 40548c <ferror@plt+0x2d8c>
  40543c:	mov	w21, #0x1                   	// #1
  405440:	ands	w8, w22, #0xff
  405444:	b.eq	405474 <ferror@plt+0x2d74>  // b.none
  405448:	cmp	w8, #0x2f
  40544c:	b.eq	40548c <ferror@plt+0x2d8c>  // b.none
  405450:	bl	402410 <__ctype_b_loc@plt>
  405454:	ldr	x8, [x0]
  405458:	and	x9, x22, #0xff
  40545c:	ldrh	w8, [x8, x9, lsl #1]
  405460:	tbnz	w8, #13, 40548c <ferror@plt+0x2d8c>
  405464:	ldrb	w22, [x19, x21]
  405468:	add	x21, x21, #0x1
  40546c:	ands	w8, w22, #0xff
  405470:	b.ne	405448 <ferror@plt+0x2d48>  // b.any
  405474:	mov	w2, #0x10                  	// #16
  405478:	mov	x0, x20
  40547c:	mov	x1, x19
  405480:	bl	402600 <strncpy@plt>
  405484:	mov	w0, wzr
  405488:	b	405490 <ferror@plt+0x2d90>
  40548c:	mov	w0, #0xffffffff            	// #-1
  405490:	ldp	x20, x19, [sp, #32]
  405494:	ldp	x22, x21, [sp, #16]
  405498:	ldp	x29, x30, [sp], #48
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-48]!
  4054a4:	str	x21, [sp, #16]
  4054a8:	stp	x20, x19, [sp, #32]
  4054ac:	mov	x29, sp
  4054b0:	cbz	x1, 405524 <ferror@plt+0x2e24>
  4054b4:	add	x19, x1, #0x4
  4054b8:	mov	x0, x19
  4054bc:	bl	4020a0 <strlen@plt>
  4054c0:	cmp	x0, #0xf
  4054c4:	b.hi	40550c <ferror@plt+0x2e0c>  // b.pmore
  4054c8:	ldrb	w21, [x19]
  4054cc:	cbz	w21, 40550c <ferror@plt+0x2e0c>
  4054d0:	mov	w20, #0x1                   	// #1
  4054d4:	ands	w8, w21, #0xff
  4054d8:	b.eq	405510 <ferror@plt+0x2e10>  // b.none
  4054dc:	cmp	w8, #0x2f
  4054e0:	b.eq	40550c <ferror@plt+0x2e0c>  // b.none
  4054e4:	bl	402410 <__ctype_b_loc@plt>
  4054e8:	ldr	x8, [x0]
  4054ec:	and	x9, x21, #0xff
  4054f0:	ldrh	w8, [x8, x9, lsl #1]
  4054f4:	tbnz	w8, #13, 40550c <ferror@plt+0x2e0c>
  4054f8:	ldrb	w21, [x19, x20]
  4054fc:	add	x20, x20, #0x1
  405500:	ands	w8, w21, #0xff
  405504:	b.ne	4054dc <ferror@plt+0x2ddc>  // b.any
  405508:	b	405510 <ferror@plt+0x2e10>
  40550c:	mov	x19, xzr
  405510:	mov	x0, x19
  405514:	ldp	x20, x19, [sp, #32]
  405518:	ldr	x21, [sp, #16]
  40551c:	ldp	x29, x30, [sp], #48
  405520:	ret
  405524:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405528:	ldr	x8, [x8, #3992]
  40552c:	mov	w19, w0
  405530:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405534:	add	x1, x1, #0x599
  405538:	ldr	x0, [x8]
  40553c:	mov	w2, w19
  405540:	bl	4026c0 <fprintf@plt>
  405544:	mov	w0, w19
  405548:	bl	4074a8 <ferror@plt+0x4da8>
  40554c:	mov	x19, x0
  405550:	b	4054b8 <ferror@plt+0x2db8>
  405554:	ldrb	w9, [x0]
  405558:	cbz	w9, 40559c <ferror@plt+0x2e9c>
  40555c:	ldrb	w10, [x1]
  405560:	mov	x8, x0
  405564:	mov	w0, #0x1                   	// #1
  405568:	cbz	w10, 405598 <ferror@plt+0x2e98>
  40556c:	cmp	w9, w10
  405570:	b.ne	405598 <ferror@plt+0x2e98>  // b.any
  405574:	add	x8, x8, #0x1
  405578:	add	x9, x1, #0x1
  40557c:	ldrb	w11, [x9], #1
  405580:	ldrb	w10, [x8], #1
  405584:	cbz	w11, 405590 <ferror@plt+0x2e90>
  405588:	cmp	w10, w11
  40558c:	b.eq	40557c <ferror@plt+0x2e7c>  // b.none
  405590:	cmp	w10, #0x0
  405594:	cset	w0, ne  // ne = any
  405598:	ret
  40559c:	mov	w0, #0x1                   	// #1
  4055a0:	ret
  4055a4:	stp	x29, x30, [sp, #-48]!
  4055a8:	stp	x22, x21, [sp, #16]
  4055ac:	stp	x20, x19, [sp, #32]
  4055b0:	mov	w21, w2
  4055b4:	mov	x19, x1
  4055b8:	asr	w22, w2, #5
  4055bc:	mov	x20, x0
  4055c0:	mov	x29, sp
  4055c4:	cbz	w22, 4055e8 <ferror@plt+0x2ee8>
  4055c8:	lsl	w8, w22, #2
  4055cc:	add	x1, x19, #0x8
  4055d0:	add	x0, x20, #0x8
  4055d4:	sxtw	x2, w8
  4055d8:	bl	402320 <bcmp@plt>
  4055dc:	cbz	w0, 4055e8 <ferror@plt+0x2ee8>
  4055e0:	mov	w0, #0xffffffff            	// #-1
  4055e4:	b	40562c <ferror@plt+0x2f2c>
  4055e8:	and	w8, w21, #0x1f
  4055ec:	cbz	w8, 405628 <ferror@plt+0x2f28>
  4055f0:	sbfiz	x9, x22, #2, #32
  4055f4:	add	x10, x20, x9
  4055f8:	add	x9, x19, x9
  4055fc:	ldr	w10, [x10, #8]
  405600:	ldr	w9, [x9, #8]
  405604:	neg	w8, w8
  405608:	mov	w11, #0xffffffff            	// #-1
  40560c:	lsl	w8, w11, w8
  405610:	rev	w8, w8
  405614:	eor	w9, w9, w10
  405618:	tst	w9, w8
  40561c:	b.eq	405628 <ferror@plt+0x2f28>  // b.none
  405620:	mov	w0, #0x1                   	// #1
  405624:	b	40562c <ferror@plt+0x2f2c>
  405628:	mov	w0, wzr
  40562c:	ldp	x20, x19, [sp, #32]
  405630:	ldp	x22, x21, [sp, #16]
  405634:	ldp	x29, x30, [sp], #48
  405638:	ret
  40563c:	sub	sp, sp, #0x140
  405640:	stp	x29, x30, [sp, #272]
  405644:	stp	x28, x21, [sp, #288]
  405648:	stp	x20, x19, [sp, #304]
  40564c:	add	x29, sp, #0x110
  405650:	cbz	x1, 405820 <ferror@plt+0x3120>
  405654:	ldrh	w8, [x0, #6]
  405658:	mov	x19, x0
  40565c:	cbz	w8, 405820 <ferror@plt+0x3120>
  405660:	ldrsh	w20, [x19, #4]
  405664:	cmp	w20, #0x1
  405668:	b.lt	405820 <ferror@plt+0x3120>  // b.tstop
  40566c:	ldrh	w9, [x1], #4
  405670:	mov	w0, #0xffffffff            	// #-1
  405674:	sub	w9, w9, #0x6
  405678:	ror	w9, w9, #1
  40567c:	cmp	w9, #0x7
  405680:	b.hi	405824 <ferror@plt+0x3124>  // b.pmore
  405684:	adrp	x10, 40c000 <ferror@plt+0x9900>
  405688:	add	x10, x10, #0x299
  40568c:	adr	x11, 40569c <ferror@plt+0x2f9c>
  405690:	ldrb	w12, [x10, x9]
  405694:	add	x11, x11, x12, lsl #2
  405698:	br	x11
  40569c:	mov	w9, #0xc                   	// #12
  4056a0:	mov	w10, #0x2                   	// #2
  4056a4:	strh	w9, [sp, #14]
  4056a8:	strh	w10, [sp, #10]
  4056ac:	ldrh	w10, [x1]
  4056b0:	strh	w10, [sp, #16]
  4056b4:	cmp	w9, w8
  4056b8:	b.ne	4057d0 <ferror@plt+0x30d0>  // b.any
  4056bc:	b	405730 <ferror@plt+0x3030>
  4056c0:	mov	w9, #0x2                   	// #2
  4056c4:	mov	w10, #0x4                   	// #4
  4056c8:	strh	w9, [sp, #14]
  4056cc:	strh	w10, [sp, #10]
  4056d0:	ldr	w10, [x1]
  4056d4:	str	w10, [sp, #16]
  4056d8:	cmp	w9, w8
  4056dc:	b.ne	4057d0 <ferror@plt+0x30d0>  // b.any
  4056e0:	b	405730 <ferror@plt+0x3030>
  4056e4:	mov	w9, #0x4                   	// #4
  4056e8:	mov	w10, #0xa                   	// #10
  4056ec:	strh	w9, [sp, #14]
  4056f0:	strh	w10, [sp, #10]
  4056f4:	ldrh	w10, [x1, #8]
  4056f8:	ldr	x11, [x1]
  4056fc:	strh	w10, [sp, #24]
  405700:	str	x11, [sp, #16]
  405704:	cmp	w9, w8
  405708:	b.eq	405730 <ferror@plt+0x3030>  // b.none
  40570c:	b	4057d0 <ferror@plt+0x30d0>
  405710:	mov	w9, #0xa                   	// #10
  405714:	mov	w10, #0x10                  	// #16
  405718:	strh	w9, [sp, #14]
  40571c:	strh	w10, [sp, #10]
  405720:	ldr	q0, [x1]
  405724:	stur	q0, [sp, #16]
  405728:	cmp	w9, w8
  40572c:	b.ne	4057d0 <ferror@plt+0x30d0>  // b.any
  405730:	and	w8, w8, #0xf
  405734:	and	x9, x20, #0xffff
  405738:	mov	w10, #0xffff                	// #65535
  40573c:	cmp	w8, #0xa
  405740:	strh	w10, [sp, #12]
  405744:	strh	wzr, [sp, #8]
  405748:	b.eq	40576c <ferror@plt+0x306c>  // b.none
  40574c:	cmp	w8, #0x2
  405750:	b.ne	4057b0 <ferror@plt+0x30b0>  // b.any
  405754:	ldr	w8, [sp, #16]
  405758:	cbz	w8, 4057a8 <ferror@plt+0x30a8>
  40575c:	and	w8, w8, #0xf0
  405760:	cmp	w8, #0xe0
  405764:	b.eq	405780 <ferror@plt+0x3080>  // b.none
  405768:	b	4057a0 <ferror@plt+0x30a0>
  40576c:	ldr	w8, [sp, #16]
  405770:	cbz	w8, 405788 <ferror@plt+0x3088>
  405774:	mvn	w8, w8
  405778:	tst	w8, #0xff
  40577c:	b.ne	4057a0 <ferror@plt+0x30a0>  // b.any
  405780:	mov	w8, #0xa                   	// #10
  405784:	b	4057ac <ferror@plt+0x30ac>
  405788:	ldr	w8, [sp, #20]
  40578c:	cbnz	w8, 4057a0 <ferror@plt+0x30a0>
  405790:	ldr	w8, [sp, #24]
  405794:	cbnz	w8, 4057a0 <ferror@plt+0x30a0>
  405798:	ldr	w8, [sp, #28]
  40579c:	cbz	w8, 4057a8 <ferror@plt+0x30a8>
  4057a0:	mov	w8, #0x2                   	// #2
  4057a4:	b	4057ac <ferror@plt+0x30ac>
  4057a8:	mov	w8, #0x6                   	// #6
  4057ac:	strh	w8, [sp, #8]
  4057b0:	lsr	x21, x9, #5
  4057b4:	cbz	w21, 4057d8 <ferror@plt+0x30d8>
  4057b8:	add	x8, sp, #0x8
  4057bc:	add	x1, x19, #0x8
  4057c0:	add	x0, x8, #0x8
  4057c4:	lsl	x2, x21, #2
  4057c8:	bl	402320 <bcmp@plt>
  4057cc:	cbz	w0, 4057d8 <ferror@plt+0x30d8>
  4057d0:	mov	w0, #0xffffffff            	// #-1
  4057d4:	b	405824 <ferror@plt+0x3124>
  4057d8:	and	w8, w20, #0xffff
  4057dc:	and	w8, w8, #0x1f
  4057e0:	cbz	w8, 405820 <ferror@plt+0x3120>
  4057e4:	lsl	x9, x21, #2
  4057e8:	add	x10, sp, #0x8
  4057ec:	add	x10, x10, x9
  4057f0:	add	x9, x19, x9
  4057f4:	ldr	w10, [x10, #8]
  4057f8:	ldr	w9, [x9, #8]
  4057fc:	neg	w8, w8
  405800:	mov	w11, #0xffffffff            	// #-1
  405804:	lsl	w8, w11, w8
  405808:	rev	w8, w8
  40580c:	eor	w9, w9, w10
  405810:	tst	w9, w8
  405814:	b.eq	405820 <ferror@plt+0x3120>  // b.none
  405818:	mov	w0, #0x1                   	// #1
  40581c:	b	405824 <ferror@plt+0x3124>
  405820:	mov	w0, wzr
  405824:	ldp	x20, x19, [sp, #304]
  405828:	ldp	x28, x21, [sp, #288]
  40582c:	ldp	x29, x30, [sp, #272]
  405830:	add	sp, sp, #0x140
  405834:	ret
  405838:	stp	x29, x30, [sp, #-64]!
  40583c:	str	x28, [sp, #16]
  405840:	stp	x22, x21, [sp, #32]
  405844:	stp	x20, x19, [sp, #48]
  405848:	mov	x29, sp
  40584c:	sub	sp, sp, #0x400
  405850:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405854:	add	x0, x0, #0x5c5
  405858:	bl	402660 <getenv@plt>
  40585c:	cbz	x0, 40587c <ferror@plt+0x317c>
  405860:	mov	w2, #0xa                   	// #10
  405864:	mov	x1, xzr
  405868:	bl	402420 <strtol@plt>
  40586c:	cmp	w0, #0x0
  405870:	mov	w8, #0x64                  	// #100
  405874:	csel	w19, w8, w0, eq  // eq = none
  405878:	b	405920 <ferror@plt+0x3220>
  40587c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405880:	add	x0, x0, #0x5c8
  405884:	bl	402660 <getenv@plt>
  405888:	cbz	x0, 40589c <ferror@plt+0x319c>
  40588c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  405890:	mov	x3, x0
  405894:	add	x2, x2, #0x3a2
  405898:	b	4058b8 <ferror@plt+0x31b8>
  40589c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4058a0:	add	x0, x0, #0x184
  4058a4:	bl	402660 <getenv@plt>
  4058a8:	cbz	x0, 40593c <ferror@plt+0x323c>
  4058ac:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4058b0:	mov	x3, x0
  4058b4:	add	x2, x2, #0x5d8
  4058b8:	mov	x0, sp
  4058bc:	mov	w1, #0x3ff                 	// #1023
  4058c0:	bl	4021b0 <snprintf@plt>
  4058c4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4058c8:	add	x1, x1, #0x853
  4058cc:	mov	x0, sp
  4058d0:	bl	402540 <fopen64@plt>
  4058d4:	cbz	x0, 40591c <ferror@plt+0x321c>
  4058d8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4058dc:	add	x1, x1, #0x5f7
  4058e0:	add	x2, x29, #0x1c
  4058e4:	add	x3, x29, #0x18
  4058e8:	mov	x20, x0
  4058ec:	bl	402260 <__isoc99_fscanf@plt>
  4058f0:	ldp	w19, w22, [x29, #24]
  4058f4:	mov	w21, w0
  4058f8:	mov	x0, x20
  4058fc:	bl	402200 <fclose@plt>
  405900:	cmp	w21, #0x2
  405904:	b.ne	40591c <ferror@plt+0x321c>  // b.any
  405908:	mov	w8, #0x4240                	// #16960
  40590c:	movk	w8, #0xf, lsl #16
  405910:	cmp	w22, w8
  405914:	b.ne	40591c <ferror@plt+0x321c>  // b.any
  405918:	cbnz	w19, 405920 <ferror@plt+0x3220>
  40591c:	mov	w19, #0x64                  	// #100
  405920:	mov	w0, w19
  405924:	add	sp, sp, #0x400
  405928:	ldp	x20, x19, [sp, #48]
  40592c:	ldp	x22, x21, [sp, #32]
  405930:	ldr	x28, [sp, #16]
  405934:	ldp	x29, x30, [sp], #64
  405938:	ret
  40593c:	adrp	x8, 40c000 <ferror@plt+0x9900>
  405940:	add	x8, x8, #0x5e6
  405944:	ldr	q0, [x8]
  405948:	strb	wzr, [sp, #16]
  40594c:	str	q0, [sp]
  405950:	b	4058c4 <ferror@plt+0x31c4>
  405954:	stp	x29, x30, [sp, #-16]!
  405958:	mov	w0, #0x2                   	// #2
  40595c:	mov	x29, sp
  405960:	bl	402580 <sysconf@plt>
  405964:	ldp	x29, x30, [sp], #16
  405968:	ret
  40596c:	sub	w9, w0, #0x2
  405970:	cmp	w9, #0x1a
  405974:	b.hi	4059c4 <ferror@plt+0x32c4>  // b.pmore
  405978:	adrp	x10, 40c000 <ferror@plt+0x9900>
  40597c:	add	x10, x10, #0x2a1
  405980:	adr	x11, 405994 <ferror@plt+0x3294>
  405984:	ldrb	w12, [x10, x9]
  405988:	add	x11, x11, x12, lsl #2
  40598c:	mov	x8, x2
  405990:	br	x11
  405994:	mov	x1, x8
  405998:	mov	x2, x3
  40599c:	mov	w3, w4
  4059a0:	b	4026f0 <inet_ntop@plt>
  4059a4:	ldrh	w9, [x8]
  4059a8:	cmp	w9, #0xa
  4059ac:	b.eq	4059f4 <ferror@plt+0x32f4>  // b.none
  4059b0:	cmp	w9, #0x2
  4059b4:	b.ne	4059c4 <ferror@plt+0x32c4>  // b.any
  4059b8:	add	x1, x8, #0x4
  4059bc:	mov	w0, #0x2                   	// #2
  4059c0:	b	405998 <ferror@plt+0x3298>
  4059c4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4059c8:	add	x0, x0, #0x60a
  4059cc:	ret
  4059d0:	mov	w2, #0xffff                	// #65535
  4059d4:	mov	x0, x8
  4059d8:	b	407a08 <ferror@plt+0x5308>
  4059dc:	sxtw	x9, w4
  4059e0:	mov	w0, #0x1c                  	// #28
  4059e4:	mov	x1, x8
  4059e8:	mov	x2, x3
  4059ec:	mov	x3, x9
  4059f0:	b	409220 <ferror@plt+0x6b20>
  4059f4:	add	x1, x8, #0x8
  4059f8:	mov	w0, #0xa                   	// #10
  4059fc:	b	405998 <ferror@plt+0x3298>
  405a00:	adrp	x3, 41e000 <ferror@plt+0x1b900>
  405a04:	add	x3, x3, #0x398
  405a08:	mov	w4, #0x100                 	// #256
  405a0c:	b	40596c <ferror@plt+0x326c>
  405a10:	stp	x29, x30, [sp, #-32]!
  405a14:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405a18:	add	x1, x1, #0x60e
  405a1c:	str	x19, [sp, #16]
  405a20:	mov	x29, sp
  405a24:	mov	x19, x0
  405a28:	bl	402400 <strcmp@plt>
  405a2c:	cbz	w0, 405aa0 <ferror@plt+0x33a0>
  405a30:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405a34:	add	x1, x1, #0x613
  405a38:	mov	x0, x19
  405a3c:	bl	402400 <strcmp@plt>
  405a40:	cbz	w0, 405aa8 <ferror@plt+0x33a8>
  405a44:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405a48:	add	x1, x1, #0xcdd
  405a4c:	mov	x0, x19
  405a50:	bl	402400 <strcmp@plt>
  405a54:	cbz	w0, 405ab0 <ferror@plt+0x33b0>
  405a58:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405a5c:	add	x1, x1, #0x619
  405a60:	mov	x0, x19
  405a64:	bl	402400 <strcmp@plt>
  405a68:	cbz	w0, 405ab8 <ferror@plt+0x33b8>
  405a6c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405a70:	add	x1, x1, #0x61d
  405a74:	mov	x0, x19
  405a78:	bl	402400 <strcmp@plt>
  405a7c:	cbz	w0, 405ac0 <ferror@plt+0x33c0>
  405a80:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405a84:	add	x1, x1, #0x622
  405a88:	mov	x0, x19
  405a8c:	bl	402400 <strcmp@plt>
  405a90:	cmp	w0, #0x0
  405a94:	mov	w8, #0x7                   	// #7
  405a98:	csel	w0, w8, wzr, eq  // eq = none
  405a9c:	b	405ac4 <ferror@plt+0x33c4>
  405aa0:	mov	w0, #0x2                   	// #2
  405aa4:	b	405ac4 <ferror@plt+0x33c4>
  405aa8:	mov	w0, #0xa                   	// #10
  405aac:	b	405ac4 <ferror@plt+0x33c4>
  405ab0:	mov	w0, #0x11                  	// #17
  405ab4:	b	405ac4 <ferror@plt+0x33c4>
  405ab8:	mov	w0, #0x4                   	// #4
  405abc:	b	405ac4 <ferror@plt+0x33c4>
  405ac0:	mov	w0, #0x1c                  	// #28
  405ac4:	ldr	x19, [sp, #16]
  405ac8:	ldp	x29, x30, [sp], #32
  405acc:	ret
  405ad0:	sub	w8, w0, #0x2
  405ad4:	cmp	w8, #0x1a
  405ad8:	b.hi	405b08 <ferror@plt+0x3408>  // b.pmore
  405adc:	adrp	x9, 40c000 <ferror@plt+0x9900>
  405ae0:	add	x9, x9, #0x2bc
  405ae4:	adr	x10, 405afc <ferror@plt+0x33fc>
  405ae8:	ldrb	w11, [x9, x8]
  405aec:	add	x10, x10, x11, lsl #2
  405af0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405af4:	add	x0, x0, #0x60e
  405af8:	br	x10
  405afc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405b00:	add	x0, x0, #0x619
  405b04:	ret
  405b08:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405b0c:	add	x0, x0, #0x60a
  405b10:	ret
  405b14:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405b18:	add	x0, x0, #0x622
  405b1c:	ret
  405b20:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405b24:	add	x0, x0, #0x613
  405b28:	ret
  405b2c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405b30:	add	x0, x0, #0xcdd
  405b34:	ret
  405b38:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405b3c:	add	x0, x0, #0x61d
  405b40:	ret
  405b44:	sub	sp, sp, #0x70
  405b48:	stp	x29, x30, [sp, #16]
  405b4c:	stp	x28, x27, [sp, #32]
  405b50:	stp	x26, x25, [sp, #48]
  405b54:	stp	x24, x23, [sp, #64]
  405b58:	stp	x22, x21, [sp, #80]
  405b5c:	stp	x20, x19, [sp, #96]
  405b60:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405b64:	ldr	x8, [x8, #4064]
  405b68:	mov	x21, x2
  405b6c:	mov	w22, w0
  405b70:	add	x29, sp, #0x10
  405b74:	ldr	w8, [x8]
  405b78:	cbz	w8, 405bac <ferror@plt+0x34ac>
  405b7c:	cmp	w1, #0x0
  405b80:	b.le	405bb4 <ferror@plt+0x34b4>
  405b84:	cmp	w22, #0xa
  405b88:	mov	w12, w1
  405b8c:	mov	w8, w1
  405b90:	mov	w23, w22
  405b94:	mov	x24, x21
  405b98:	b.ne	405c50 <ferror@plt+0x3550>  // b.any
  405b9c:	ldr	w8, [x21]
  405ba0:	cbz	w8, 405bfc <ferror@plt+0x34fc>
  405ba4:	mov	w23, #0xa                   	// #10
  405ba8:	b	405c08 <ferror@plt+0x3508>
  405bac:	mov	w2, w1
  405bb0:	b	405d94 <ferror@plt+0x3694>
  405bb4:	sub	w8, w22, #0x2
  405bb8:	cmp	w8, #0x1a
  405bbc:	mov	w2, wzr
  405bc0:	b.hi	405d94 <ferror@plt+0x3694>  // b.pmore
  405bc4:	adrp	x9, 40c000 <ferror@plt+0x9900>
  405bc8:	add	x9, x9, #0x2d7
  405bcc:	adr	x10, 405b9c <ferror@plt+0x349c>
  405bd0:	ldrb	w11, [x9, x8]
  405bd4:	add	x10, x10, x11, lsl #2
  405bd8:	mov	w12, #0x4                   	// #4
  405bdc:	mov	w1, #0x10                  	// #16
  405be0:	mov	w8, #0x4                   	// #4
  405be4:	mov	w23, w22
  405be8:	mov	x24, x21
  405bec:	br	x10
  405bf0:	mov	w12, #0x2                   	// #2
  405bf4:	mov	w8, #0x2                   	// #2
  405bf8:	b	405c20 <ferror@plt+0x3520>
  405bfc:	ldr	w8, [x21, #4]
  405c00:	mov	w23, #0xa                   	// #10
  405c04:	cbz	w8, 405c2c <ferror@plt+0x352c>
  405c08:	mov	w12, w1
  405c0c:	mov	w8, w1
  405c10:	mov	x24, x21
  405c14:	b	405c50 <ferror@plt+0x3550>
  405c18:	mov	w12, #0xa                   	// #10
  405c1c:	mov	w8, #0xa                   	// #10
  405c20:	mov	w23, w22
  405c24:	mov	x24, x21
  405c28:	b	405c50 <ferror@plt+0x3550>
  405c2c:	ldr	w8, [x21, #8]
  405c30:	add	x9, x21, #0xc
  405c34:	mov	w10, #0x4                   	// #4
  405c38:	mov	w11, #0x2                   	// #2
  405c3c:	cmn	w8, #0x10, lsl #12
  405c40:	csel	w8, w10, w1, eq  // eq = none
  405c44:	csel	w23, w11, w23, eq  // eq = none
  405c48:	csel	x24, x9, x21, eq  // eq = none
  405c4c:	mov	w12, w1
  405c50:	mov	w25, w8
  405c54:	add	x8, x24, x25
  405c58:	ldur	w8, [x8, #-4]
  405c5c:	mov	w9, #0xff01                	// #65281
  405c60:	movk	w9, #0xff00, lsl #16
  405c64:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  405c68:	mul	x9, x8, x9
  405c6c:	lsr	x9, x9, #40
  405c70:	add	w9, w9, w9, lsl #8
  405c74:	sub	w28, w8, w9
  405c78:	add	x19, x19, #0x5a0
  405c7c:	ldr	x20, [x19, w28, uxtw #3]
  405c80:	mov	w27, w4
  405c84:	str	w12, [sp, #4]
  405c88:	str	x3, [sp, #8]
  405c8c:	cbz	x20, 405cd0 <ferror@plt+0x35d0>
  405c90:	mov	x26, x20
  405c94:	b	405ca0 <ferror@plt+0x35a0>
  405c98:	ldr	x26, [x26]
  405c9c:	cbz	x26, 405cd0 <ferror@plt+0x35d0>
  405ca0:	ldrh	w8, [x26, #22]
  405ca4:	cmp	w23, w8
  405ca8:	b.ne	405c98 <ferror@plt+0x3598>  // b.any
  405cac:	ldrh	w8, [x26, #18]
  405cb0:	cmp	w25, w8
  405cb4:	b.ne	405c98 <ferror@plt+0x3598>  // b.any
  405cb8:	add	x0, x26, #0x18
  405cbc:	mov	x1, x24
  405cc0:	mov	x2, x25
  405cc4:	bl	402320 <bcmp@plt>
  405cc8:	cbnz	w0, 405c98 <ferror@plt+0x3598>
  405ccc:	b	405d54 <ferror@plt+0x3654>
  405cd0:	mov	w0, #0x118                 	// #280
  405cd4:	bl	402230 <malloc@plt>
  405cd8:	cbz	x0, 405d88 <ferror@plt+0x3688>
  405cdc:	mov	x26, x0
  405ce0:	strh	w23, [x0, #22]
  405ce4:	strh	w25, [x0, #18]
  405ce8:	str	xzr, [x0, #8]
  405cec:	add	x0, x0, #0x18
  405cf0:	mov	x1, x24
  405cf4:	mov	x2, x25
  405cf8:	bl	402070 <memcpy@plt>
  405cfc:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  405d00:	ldr	w9, [x8, #1432]
  405d04:	str	x20, [x26]
  405d08:	str	x26, [x19, x28, lsl #3]
  405d0c:	add	w10, w9, #0x1
  405d10:	str	w10, [x8, #1432]
  405d14:	cbnz	w9, 405d20 <ferror@plt+0x3620>
  405d18:	mov	w0, #0x1                   	// #1
  405d1c:	bl	402120 <sethostent@plt>
  405d20:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405d24:	ldr	x8, [x8, #4016]
  405d28:	ldr	x0, [x8]
  405d2c:	bl	402510 <fflush@plt>
  405d30:	mov	x0, x24
  405d34:	mov	w1, w25
  405d38:	mov	w2, w23
  405d3c:	bl	402450 <gethostbyaddr@plt>
  405d40:	cbz	x0, 405d54 <ferror@plt+0x3654>
  405d44:	ldr	x0, [x0]
  405d48:	bl	402370 <strdup@plt>
  405d4c:	str	x0, [x26, #8]
  405d50:	b	405d58 <ferror@plt+0x3658>
  405d54:	ldr	x0, [x26, #8]
  405d58:	ldr	x3, [sp, #8]
  405d5c:	ldr	w2, [sp, #4]
  405d60:	mov	w4, w27
  405d64:	cbz	x0, 405d94 <ferror@plt+0x3694>
  405d68:	ldp	x20, x19, [sp, #96]
  405d6c:	ldp	x22, x21, [sp, #80]
  405d70:	ldp	x24, x23, [sp, #64]
  405d74:	ldp	x26, x25, [sp, #48]
  405d78:	ldp	x28, x27, [sp, #32]
  405d7c:	ldp	x29, x30, [sp, #16]
  405d80:	add	sp, sp, #0x70
  405d84:	ret
  405d88:	ldr	w2, [sp, #4]
  405d8c:	ldr	x3, [sp, #8]
  405d90:	mov	w4, w27
  405d94:	mov	w0, w22
  405d98:	mov	w1, w2
  405d9c:	mov	x2, x21
  405da0:	ldp	x20, x19, [sp, #96]
  405da4:	ldp	x22, x21, [sp, #80]
  405da8:	ldp	x24, x23, [sp, #64]
  405dac:	ldp	x26, x25, [sp, #48]
  405db0:	ldp	x28, x27, [sp, #32]
  405db4:	ldp	x29, x30, [sp, #16]
  405db8:	add	sp, sp, #0x70
  405dbc:	b	40596c <ferror@plt+0x326c>
  405dc0:	adrp	x3, 41e000 <ferror@plt+0x1b900>
  405dc4:	add	x3, x3, #0x498
  405dc8:	mov	w4, #0x100                 	// #256
  405dcc:	b	405b44 <ferror@plt+0x3444>
  405dd0:	stp	x29, x30, [sp, #-80]!
  405dd4:	stp	x20, x19, [sp, #64]
  405dd8:	mov	x19, x2
  405ddc:	cmp	w3, #0x3
  405de0:	str	x25, [sp, #16]
  405de4:	stp	x24, x23, [sp, #32]
  405de8:	stp	x22, x21, [sp, #48]
  405dec:	mov	x29, sp
  405df0:	b.lt	405e44 <ferror@plt+0x3744>  // b.tstop
  405df4:	cmp	w1, #0x1
  405df8:	b.lt	405e44 <ferror@plt+0x3744>  // b.tstop
  405dfc:	adrp	x22, 40c000 <ferror@plt+0x9900>
  405e00:	mov	w20, w3
  405e04:	mov	x21, x0
  405e08:	mov	x24, xzr
  405e0c:	mov	w25, w1
  405e10:	add	x22, x22, #0x796
  405e14:	mov	x23, x19
  405e18:	ldrb	w2, [x21, x24]
  405e1c:	mov	x0, x23
  405e20:	mov	x1, x22
  405e24:	bl	402150 <sprintf@plt>
  405e28:	cmp	w20, #0x5
  405e2c:	b.lt	405e44 <ferror@plt+0x3744>  // b.tstop
  405e30:	add	x24, x24, #0x1
  405e34:	add	x23, x23, #0x2
  405e38:	cmp	x24, x25
  405e3c:	sub	w20, w20, #0x2
  405e40:	b.cc	405e18 <ferror@plt+0x3718>  // b.lo, b.ul, b.last
  405e44:	mov	x0, x19
  405e48:	ldp	x20, x19, [sp, #64]
  405e4c:	ldp	x22, x21, [sp, #48]
  405e50:	ldp	x24, x23, [sp, #32]
  405e54:	ldr	x25, [sp, #16]
  405e58:	ldp	x29, x30, [sp], #80
  405e5c:	ret
  405e60:	sub	sp, sp, #0x50
  405e64:	stp	x29, x30, [sp, #16]
  405e68:	stp	x24, x23, [sp, #32]
  405e6c:	stp	x22, x21, [sp, #48]
  405e70:	stp	x20, x19, [sp, #64]
  405e74:	add	x29, sp, #0x10
  405e78:	mov	x20, x3
  405e7c:	mov	w22, w2
  405e80:	mov	x19, x1
  405e84:	mov	x21, x0
  405e88:	bl	4020a0 <strlen@plt>
  405e8c:	tbnz	w0, #0, 405f14 <ferror@plt+0x3814>
  405e90:	cbz	w22, 405f1c <ferror@plt+0x381c>
  405e94:	mov	x23, xzr
  405e98:	mov	w24, w22
  405e9c:	mov	x0, x21
  405ea0:	bl	4020a0 <strlen@plt>
  405ea4:	cmp	x0, #0x2
  405ea8:	b.cc	405f20 <ferror@plt+0x3820>  // b.lo, b.ul, b.last
  405eac:	add	x0, sp, #0x4
  405eb0:	mov	w2, #0x2                   	// #2
  405eb4:	mov	x1, x21
  405eb8:	bl	402600 <strncpy@plt>
  405ebc:	strb	wzr, [sp, #6]
  405ec0:	bl	402650 <__errno_location@plt>
  405ec4:	mov	x22, x0
  405ec8:	str	wzr, [x0]
  405ecc:	add	x0, sp, #0x4
  405ed0:	add	x1, sp, #0x8
  405ed4:	mov	w2, #0x10                  	// #16
  405ed8:	bl	402090 <strtoul@plt>
  405edc:	ldr	w8, [x22]
  405ee0:	cbnz	w8, 405f14 <ferror@plt+0x3814>
  405ee4:	cmp	w0, #0xff
  405ee8:	b.hi	405f14 <ferror@plt+0x3814>  // b.pmore
  405eec:	ldr	x8, [sp, #8]
  405ef0:	ldrb	w8, [x8]
  405ef4:	cbnz	w8, 405f14 <ferror@plt+0x3814>
  405ef8:	strb	w0, [x19, x23]
  405efc:	add	x23, x23, #0x1
  405f00:	cmp	x24, x23
  405f04:	add	x21, x21, #0x2
  405f08:	b.ne	405e9c <ferror@plt+0x379c>  // b.any
  405f0c:	mov	w23, w24
  405f10:	b	405f20 <ferror@plt+0x3820>
  405f14:	mov	x19, xzr
  405f18:	b	405f28 <ferror@plt+0x3828>
  405f1c:	mov	w23, wzr
  405f20:	cbz	x20, 405f28 <ferror@plt+0x3828>
  405f24:	str	w23, [x20]
  405f28:	mov	x0, x19
  405f2c:	ldp	x20, x19, [sp, #64]
  405f30:	ldp	x22, x21, [sp, #48]
  405f34:	ldp	x24, x23, [sp, #32]
  405f38:	ldp	x29, x30, [sp, #16]
  405f3c:	add	sp, sp, #0x50
  405f40:	ret
  405f44:	cmp	w2, #0x1
  405f48:	b.lt	405fe8 <ferror@plt+0x38e8>  // b.tstop
  405f4c:	mov	w8, w2
  405f50:	add	x9, x0, #0x1
  405f54:	ldurb	w10, [x9, #-1]
  405f58:	sub	w11, w10, #0x41
  405f5c:	cmp	w11, #0x5
  405f60:	b.hi	405f6c <ferror@plt+0x386c>  // b.pmore
  405f64:	sub	w10, w10, #0x37
  405f68:	b	405f8c <ferror@plt+0x388c>
  405f6c:	sub	w11, w10, #0x61
  405f70:	cmp	w11, #0x5
  405f74:	b.hi	405f80 <ferror@plt+0x3880>  // b.pmore
  405f78:	sub	w10, w10, #0x57
  405f7c:	b	405f8c <ferror@plt+0x388c>
  405f80:	sub	w10, w10, #0x30
  405f84:	cmp	w10, #0x9
  405f88:	b.hi	405ff0 <ferror@plt+0x38f0>  // b.pmore
  405f8c:	tbnz	w10, #31, 405ff0 <ferror@plt+0x38f0>
  405f90:	lsl	w10, w10, #4
  405f94:	strb	w10, [x1]
  405f98:	ldrb	w11, [x9]
  405f9c:	sub	w12, w11, #0x41
  405fa0:	cmp	w12, #0x5
  405fa4:	b.hi	405fb0 <ferror@plt+0x38b0>  // b.pmore
  405fa8:	sub	w11, w11, #0x37
  405fac:	b	405fd0 <ferror@plt+0x38d0>
  405fb0:	sub	w12, w11, #0x61
  405fb4:	cmp	w12, #0x5
  405fb8:	b.hi	405fc4 <ferror@plt+0x38c4>  // b.pmore
  405fbc:	sub	w11, w11, #0x57
  405fc0:	b	405fd0 <ferror@plt+0x38d0>
  405fc4:	sub	w11, w11, #0x30
  405fc8:	cmp	w11, #0x9
  405fcc:	b.hi	405ff0 <ferror@plt+0x38f0>  // b.pmore
  405fd0:	tbnz	w11, #31, 405ff0 <ferror@plt+0x38f0>
  405fd4:	orr	w10, w10, w11
  405fd8:	subs	x8, x8, #0x1
  405fdc:	strb	w10, [x1], #1
  405fe0:	add	x9, x9, #0x2
  405fe4:	b.ne	405f54 <ferror@plt+0x3854>  // b.any
  405fe8:	mov	w0, wzr
  405fec:	ret
  405ff0:	mov	w0, #0xffffffff            	// #-1
  405ff4:	ret
  405ff8:	stp	x29, x30, [sp, #-48]!
  405ffc:	stp	x22, x21, [sp, #16]
  406000:	mov	x21, x0
  406004:	stp	x20, x19, [sp, #32]
  406008:	mov	x19, x2
  40600c:	rev	w8, w21
  406010:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406014:	adrp	x4, 40c000 <ferror@plt+0x9900>
  406018:	mov	x20, x1
  40601c:	lsr	w3, w8, #16
  406020:	add	x2, x2, #0x62b
  406024:	add	x4, x4, #0x629
  406028:	mov	x0, x1
  40602c:	mov	x1, x19
  406030:	mov	x29, sp
  406034:	bl	4021b0 <snprintf@plt>
  406038:	tbnz	w0, #31, 4060c8 <ferror@plt+0x39c8>
  40603c:	ubfx	x8, x21, #16, #16
  406040:	mov	w22, w0
  406044:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406048:	adrp	x4, 40c000 <ferror@plt+0x9900>
  40604c:	rev16	w3, w8
  406050:	add	x0, x20, x22
  406054:	sub	x1, x19, x22
  406058:	add	x2, x2, #0x62b
  40605c:	add	x4, x4, #0x629
  406060:	bl	4021b0 <snprintf@plt>
  406064:	tbnz	w0, #31, 4060c8 <ferror@plt+0x39c8>
  406068:	lsr	x8, x21, #32
  40606c:	add	x22, x22, w0, uxtw
  406070:	rev	w8, w8
  406074:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406078:	adrp	x4, 40c000 <ferror@plt+0x9900>
  40607c:	add	x0, x20, x22
  406080:	lsr	w3, w8, #16
  406084:	sub	x1, x19, x22
  406088:	add	x2, x2, #0x62b
  40608c:	add	x4, x4, #0x629
  406090:	bl	4021b0 <snprintf@plt>
  406094:	tbnz	w0, #31, 4060c8 <ferror@plt+0x39c8>
  406098:	lsr	x8, x21, #48
  40609c:	add	x21, x22, w0, uxtw
  4060a0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4060a4:	adrp	x4, 40c000 <ferror@plt+0x9900>
  4060a8:	rev16	w3, w8
  4060ac:	add	x0, x20, x21
  4060b0:	sub	x1, x19, x21
  4060b4:	add	x2, x2, #0x62b
  4060b8:	add	x4, x4, #0xd13
  4060bc:	bl	4021b0 <snprintf@plt>
  4060c0:	tbnz	w0, #31, 4060c8 <ferror@plt+0x39c8>
  4060c4:	add	w0, w0, w21
  4060c8:	ldp	x20, x19, [sp, #32]
  4060cc:	ldp	x22, x21, [sp, #16]
  4060d0:	ldp	x29, x30, [sp], #48
  4060d4:	ret
  4060d8:	stp	x29, x30, [sp, #-64]!
  4060dc:	stp	x24, x23, [sp, #16]
  4060e0:	stp	x22, x21, [sp, #32]
  4060e4:	stp	x20, x19, [sp, #48]
  4060e8:	mov	x29, sp
  4060ec:	cbz	x1, 40615c <ferror@plt+0x3a5c>
  4060f0:	mov	x19, x2
  4060f4:	mov	x20, x1
  4060f8:	mov	x21, x0
  4060fc:	bl	402410 <__ctype_b_loc@plt>
  406100:	adrp	x23, 40c000 <ferror@plt+0x9900>
  406104:	mov	x22, x0
  406108:	add	x23, x23, #0x630
  40610c:	b	406128 <ferror@plt+0x3a28>
  406110:	mov	x0, x23
  406114:	mov	w1, w24
  406118:	bl	402630 <printf@plt>
  40611c:	subs	x20, x20, #0x1
  406120:	add	x21, x21, #0x1
  406124:	b.eq	40615c <ferror@plt+0x3a5c>  // b.none
  406128:	ldrb	w24, [x21]
  40612c:	cmp	x24, #0x5c
  406130:	b.eq	406110 <ferror@plt+0x3a10>  // b.none
  406134:	ldr	x8, [x22]
  406138:	ldrh	w8, [x8, x24, lsl #1]
  40613c:	tbz	w8, #14, 406110 <ferror@plt+0x3a10>
  406140:	mov	x0, x19
  406144:	mov	w1, w24
  406148:	bl	4024c0 <strchr@plt>
  40614c:	cbnz	x0, 406110 <ferror@plt+0x3a10>
  406150:	mov	w0, w24
  406154:	bl	402670 <putchar@plt>
  406158:	b	40611c <ferror@plt+0x3a1c>
  40615c:	ldp	x20, x19, [sp, #48]
  406160:	ldp	x22, x21, [sp, #32]
  406164:	ldp	x24, x23, [sp, #16]
  406168:	ldp	x29, x30, [sp], #64
  40616c:	ret
  406170:	sub	sp, sp, #0x60
  406174:	stp	x29, x30, [sp, #64]
  406178:	add	x29, sp, #0x40
  40617c:	stp	x20, x19, [sp, #80]
  406180:	mov	x19, x0
  406184:	sub	x0, x29, #0x10
  406188:	mov	x1, xzr
  40618c:	bl	4022d0 <gettimeofday@plt>
  406190:	sub	x0, x29, #0x10
  406194:	bl	4021d0 <localtime@plt>
  406198:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40619c:	ldr	x8, [x8, #4032]
  4061a0:	mov	x3, x0
  4061a4:	ldr	w8, [x8]
  4061a8:	cbz	w8, 4061d8 <ferror@plt+0x3ad8>
  4061ac:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4061b0:	add	x2, x2, #0x636
  4061b4:	add	x0, sp, #0x8
  4061b8:	mov	w1, #0x28                  	// #40
  4061bc:	bl	402180 <strftime@plt>
  4061c0:	ldur	x3, [x29, #-8]
  4061c4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4061c8:	add	x1, x1, #0x648
  4061cc:	add	x2, sp, #0x8
  4061d0:	mov	x0, x19
  4061d4:	b	406204 <ferror@plt+0x3b04>
  4061d8:	mov	x0, x3
  4061dc:	bl	4025a0 <asctime@plt>
  4061e0:	mov	x20, x0
  4061e4:	bl	4020a0 <strlen@plt>
  4061e8:	add	x8, x0, x20
  4061ec:	sturb	wzr, [x8, #-1]
  4061f0:	ldur	x3, [x29, #-8]
  4061f4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4061f8:	add	x1, x1, #0x654
  4061fc:	mov	x0, x19
  406200:	mov	x2, x20
  406204:	bl	4026c0 <fprintf@plt>
  406208:	ldp	x20, x19, [sp, #80]
  40620c:	ldp	x29, x30, [sp, #64]
  406210:	mov	w0, wzr
  406214:	add	sp, sp, #0x60
  406218:	ret
  40621c:	sub	sp, sp, #0x70
  406220:	stp	x29, x30, [sp, #64]
  406224:	stp	x22, x21, [sp, #80]
  406228:	stp	x20, x19, [sp, #96]
  40622c:	ldr	x8, [x2, #40]
  406230:	mov	x20, x1
  406234:	mov	x19, x0
  406238:	add	x29, sp, #0x40
  40623c:	cbz	x8, 406274 <ferror@plt+0x3b74>
  406240:	ldr	w22, [x8, #4]
  406244:	cbz	w22, 40627c <ferror@plt+0x3b7c>
  406248:	ldr	x8, [x2, #296]
  40624c:	cbz	x8, 4062a8 <ferror@plt+0x3ba8>
  406250:	bl	4086d4 <ferror@plt+0x5fd4>
  406254:	tbz	w0, #0, 4062f4 <ferror@plt+0x3bf4>
  406258:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40625c:	add	x2, x2, #0x66c
  406260:	mov	w0, #0x2                   	// #2
  406264:	mov	w1, #0x6                   	// #6
  406268:	mov	x3, xzr
  40626c:	mov	w4, w22
  406270:	bl	4087fc <ferror@plt+0x60fc>
  406274:	mov	w22, wzr
  406278:	b	406338 <ferror@plt+0x3c38>
  40627c:	bl	4086d4 <ferror@plt+0x5fd4>
  406280:	tbz	w0, #0, 40630c <ferror@plt+0x3c0c>
  406284:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406288:	add	x2, x2, #0xcdd
  40628c:	mov	w0, #0x2                   	// #2
  406290:	mov	w1, #0x6                   	// #6
  406294:	mov	x3, xzr
  406298:	mov	x4, xzr
  40629c:	bl	408e9c <ferror@plt+0x679c>
  4062a0:	mov	w22, wzr
  4062a4:	b	406338 <ferror@plt+0x3c38>
  4062a8:	mov	w0, w22
  4062ac:	bl	4074e4 <ferror@plt+0x4de4>
  4062b0:	mov	x21, x0
  4062b4:	bl	4086d4 <ferror@plt+0x5fd4>
  4062b8:	tbz	w0, #0, 4062dc <ferror@plt+0x3bdc>
  4062bc:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4062c0:	add	x2, x2, #0xcdd
  4062c4:	mov	w0, #0x2                   	// #2
  4062c8:	mov	w1, #0x6                   	// #6
  4062cc:	mov	x3, xzr
  4062d0:	mov	x4, x21
  4062d4:	bl	408c5c <ferror@plt+0x655c>
  4062d8:	mov	x21, xzr
  4062dc:	mov	w0, w22
  4062e0:	bl	407708 <ferror@plt+0x5008>
  4062e4:	mvn	w8, w0
  4062e8:	and	w22, w8, #0x1
  4062ec:	cbnz	x21, 406318 <ferror@plt+0x3c18>
  4062f0:	b	406338 <ferror@plt+0x3c38>
  4062f4:	mov	w0, w22
  4062f8:	bl	4074a8 <ferror@plt+0x4da8>
  4062fc:	mov	x21, x0
  406300:	mov	w22, wzr
  406304:	cbnz	x21, 406318 <ferror@plt+0x3c18>
  406308:	b	406338 <ferror@plt+0x3c38>
  40630c:	adrp	x21, 40c000 <ferror@plt+0x9900>
  406310:	mov	w22, wzr
  406314:	add	x21, x21, #0x677
  406318:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40631c:	add	x2, x2, #0x67c
  406320:	mov	x0, sp
  406324:	mov	w1, #0x40                  	// #64
  406328:	mov	x3, x20
  40632c:	mov	x4, x21
  406330:	bl	4021b0 <snprintf@plt>
  406334:	mov	x20, sp
  406338:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40633c:	add	x2, x2, #0x682
  406340:	mov	w0, #0x4                   	// #4
  406344:	mov	w1, wzr
  406348:	mov	x3, x19
  40634c:	mov	x4, x20
  406350:	bl	408c5c <ferror@plt+0x655c>
  406354:	mov	w0, w22
  406358:	ldp	x20, x19, [sp, #96]
  40635c:	ldp	x22, x21, [sp, #80]
  406360:	ldp	x29, x30, [sp, #64]
  406364:	add	sp, sp, #0x70
  406368:	ret
  40636c:	sub	sp, sp, #0x70
  406370:	stp	x22, x21, [sp, #80]
  406374:	mov	x21, x2
  406378:	mov	w2, #0xa                   	// #10
  40637c:	mov	x3, x21
  406380:	stp	x29, x30, [sp, #16]
  406384:	stp	x28, x27, [sp, #32]
  406388:	stp	x26, x25, [sp, #48]
  40638c:	stp	x24, x23, [sp, #64]
  406390:	stp	x20, x19, [sp, #96]
  406394:	add	x29, sp, #0x10
  406398:	mov	x19, x1
  40639c:	mov	x22, x0
  4063a0:	bl	402680 <__getdelim@plt>
  4063a4:	mov	x20, x0
  4063a8:	tbnz	x0, #63, 4064fc <ferror@plt+0x3dfc>
  4063ac:	adrp	x28, 41d000 <ferror@plt+0x1a900>
  4063b0:	ldr	x28, [x28, #4000]
  4063b4:	mov	w1, #0x23                  	// #35
  4063b8:	ldr	w8, [x28]
  4063bc:	add	w8, w8, #0x1
  4063c0:	str	w8, [x28]
  4063c4:	ldr	x23, [x22]
  4063c8:	mov	x0, x23
  4063cc:	bl	4024c0 <strchr@plt>
  4063d0:	cbz	x0, 4063dc <ferror@plt+0x3cdc>
  4063d4:	strb	wzr, [x0]
  4063d8:	ldr	x23, [x22]
  4063dc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4063e0:	add	x1, x1, #0x689
  4063e4:	mov	x0, x23
  4063e8:	bl	4025e0 <strstr@plt>
  4063ec:	cbz	x0, 4064fc <ferror@plt+0x3dfc>
  4063f0:	adrp	x23, 40c000 <ferror@plt+0x9900>
  4063f4:	mov	x25, x0
  4063f8:	add	x23, x23, #0x689
  4063fc:	add	x0, sp, #0x8
  406400:	mov	x1, sp
  406404:	mov	w2, #0xa                   	// #10
  406408:	mov	x3, x21
  40640c:	stp	xzr, xzr, [sp]
  406410:	bl	402680 <__getdelim@plt>
  406414:	mov	x24, x0
  406418:	tbnz	x0, #63, 4064ac <ferror@plt+0x3dac>
  40641c:	ldr	w8, [x28]
  406420:	mov	w1, #0x23                  	// #35
  406424:	add	w8, w8, #0x1
  406428:	str	w8, [x28]
  40642c:	strb	wzr, [x25]
  406430:	ldr	x25, [sp, #8]
  406434:	mov	x0, x25
  406438:	bl	4024c0 <strchr@plt>
  40643c:	cbz	x0, 406448 <ferror@plt+0x3d48>
  406440:	strb	wzr, [x0]
  406444:	ldr	x25, [sp, #8]
  406448:	ldr	x26, [x22]
  40644c:	mov	x0, x26
  406450:	bl	4020a0 <strlen@plt>
  406454:	mov	x27, x0
  406458:	mov	x0, x25
  40645c:	bl	4020a0 <strlen@plt>
  406460:	add	x8, x27, x0
  406464:	add	x1, x8, #0x1
  406468:	mov	x0, x26
  40646c:	str	x1, [x19]
  406470:	bl	402340 <realloc@plt>
  406474:	str	x0, [x22]
  406478:	cbz	x0, 4064d4 <ferror@plt+0x3dd4>
  40647c:	ldr	x1, [sp, #8]
  406480:	add	x8, x20, x24
  406484:	sub	x20, x8, #0x2
  406488:	bl	402280 <strcat@plt>
  40648c:	ldr	x0, [sp, #8]
  406490:	bl	402460 <free@plt>
  406494:	ldr	x0, [x22]
  406498:	mov	x1, x23
  40649c:	bl	4025e0 <strstr@plt>
  4064a0:	mov	x25, x0
  4064a4:	cbnz	x0, 4063fc <ferror@plt+0x3cfc>
  4064a8:	b	4064fc <ferror@plt+0x3dfc>
  4064ac:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4064b0:	ldr	x8, [x8, #3992]
  4064b4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4064b8:	add	x0, x0, #0x68c
  4064bc:	mov	w1, #0x1a                  	// #26
  4064c0:	ldr	x3, [x8]
  4064c4:	mov	w2, #0x1                   	// #1
  4064c8:	bl	4024e0 <fwrite@plt>
  4064cc:	mov	x20, x24
  4064d0:	b	4064fc <ferror@plt+0x3dfc>
  4064d4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4064d8:	ldr	x8, [x8, #3992]
  4064dc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4064e0:	add	x0, x0, #0x6a7
  4064e4:	mov	w1, #0xe                   	// #14
  4064e8:	ldr	x3, [x8]
  4064ec:	mov	w2, #0x1                   	// #1
  4064f0:	bl	4024e0 <fwrite@plt>
  4064f4:	str	xzr, [x19]
  4064f8:	mov	x20, #0xffffffffffffffff    	// #-1
  4064fc:	mov	x0, x20
  406500:	ldp	x20, x19, [sp, #96]
  406504:	ldp	x22, x21, [sp, #80]
  406508:	ldp	x24, x23, [sp, #64]
  40650c:	ldp	x26, x25, [sp, #48]
  406510:	ldp	x28, x27, [sp, #32]
  406514:	ldp	x29, x30, [sp, #16]
  406518:	add	sp, sp, #0x70
  40651c:	ret
  406520:	stp	x29, x30, [sp, #-64]!
  406524:	stp	x24, x23, [sp, #16]
  406528:	stp	x22, x21, [sp, #32]
  40652c:	stp	x20, x19, [sp, #48]
  406530:	ldrb	w8, [x0]
  406534:	mov	x19, x1
  406538:	mov	x29, sp
  40653c:	cbz	w8, 4065d4 <ferror@plt+0x3ed4>
  406540:	adrp	x21, 40c000 <ferror@plt+0x9900>
  406544:	mov	x22, x0
  406548:	mov	w20, wzr
  40654c:	sub	w23, w2, #0x1
  406550:	add	x21, x21, #0x2f2
  406554:	b	40658c <ferror@plt+0x3e8c>
  406558:	mov	x0, x22
  40655c:	mov	x1, x21
  406560:	add	w24, w20, #0x1
  406564:	str	x22, [x19, w20, sxtw #3]
  406568:	bl	402610 <strcspn@plt>
  40656c:	add	x0, x22, x0
  406570:	ldrb	w8, [x0]
  406574:	mov	w20, w24
  406578:	cbz	w8, 4065d8 <ferror@plt+0x3ed8>
  40657c:	mov	x22, x0
  406580:	ldrb	w8, [x22, #1]!
  406584:	strb	wzr, [x0]
  406588:	cbz	w8, 4065d8 <ferror@plt+0x3ed8>
  40658c:	mov	x0, x22
  406590:	mov	x1, x21
  406594:	bl	4024b0 <strspn@plt>
  406598:	add	x22, x22, x0
  40659c:	ldrb	w1, [x22]
  4065a0:	cbz	w1, 4065d8 <ferror@plt+0x3ed8>
  4065a4:	cmp	w20, w23
  4065a8:	b.ge	4065f4 <ferror@plt+0x3ef4>  // b.tcont
  4065ac:	cmp	w1, #0x27
  4065b0:	b.eq	4065bc <ferror@plt+0x3ebc>  // b.none
  4065b4:	cmp	w1, #0x22
  4065b8:	b.ne	406558 <ferror@plt+0x3e58>  // b.any
  4065bc:	add	x0, x22, #0x1
  4065c0:	str	x0, [x19, w20, sxtw #3]
  4065c4:	bl	4024c0 <strchr@plt>
  4065c8:	cbz	x0, 40660c <ferror@plt+0x3f0c>
  4065cc:	add	w20, w20, #0x1
  4065d0:	b	40657c <ferror@plt+0x3e7c>
  4065d4:	mov	w20, wzr
  4065d8:	str	xzr, [x19, w20, sxtw #3]
  4065dc:	mov	w0, w20
  4065e0:	ldp	x20, x19, [sp, #48]
  4065e4:	ldp	x22, x21, [sp, #32]
  4065e8:	ldp	x24, x23, [sp, #16]
  4065ec:	ldp	x29, x30, [sp], #64
  4065f0:	ret
  4065f4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4065f8:	ldr	x8, [x8, #3992]
  4065fc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  406600:	add	x0, x0, #0x6b6
  406604:	mov	w1, #0x1e                  	// #30
  406608:	b	406620 <ferror@plt+0x3f20>
  40660c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406610:	ldr	x8, [x8, #3992]
  406614:	adrp	x0, 40c000 <ferror@plt+0x9900>
  406618:	add	x0, x0, #0x6d5
  40661c:	mov	w1, #0x1b                  	// #27
  406620:	ldr	x3, [x8]
  406624:	mov	w2, #0x1                   	// #1
  406628:	bl	4024e0 <fwrite@plt>
  40662c:	mov	w0, #0x1                   	// #1
  406630:	bl	4020b0 <exit@plt>
  406634:	stp	x29, x30, [sp, #-48]!
  406638:	str	x21, [sp, #16]
  40663c:	stp	x20, x19, [sp, #32]
  406640:	ldp	w8, w19, [x1, #16]
  406644:	mov	x29, sp
  406648:	mov	x20, x0
  40664c:	add	x0, x29, #0x18
  406650:	str	x8, [x29, #24]
  406654:	bl	4021d0 <localtime@plt>
  406658:	bl	4025a0 <asctime@plt>
  40665c:	mov	x21, x0
  406660:	bl	4020a0 <strlen@plt>
  406664:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406668:	add	x8, x0, x21
  40666c:	add	x1, x1, #0x6f1
  406670:	mov	x0, x20
  406674:	mov	x2, x21
  406678:	mov	x3, x19
  40667c:	sturb	wzr, [x8, #-1]
  406680:	bl	4026c0 <fprintf@plt>
  406684:	ldp	x20, x19, [sp, #32]
  406688:	ldr	x21, [sp, #16]
  40668c:	ldp	x29, x30, [sp], #48
  406690:	ret
  406694:	stp	x29, x30, [sp, #-32]!
  406698:	str	x19, [sp, #16]
  40669c:	mov	x19, x1
  4066a0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4066a4:	mov	w2, w0
  4066a8:	add	x1, x1, #0x102
  4066ac:	mov	x0, x19
  4066b0:	mov	x29, sp
  4066b4:	bl	402150 <sprintf@plt>
  4066b8:	mov	x0, x19
  4066bc:	ldr	x19, [sp, #16]
  4066c0:	ldp	x29, x30, [sp], #32
  4066c4:	ret
  4066c8:	stp	x29, x30, [sp, #-48]!
  4066cc:	stp	x20, x19, [sp, #32]
  4066d0:	mov	x19, x0
  4066d4:	mov	x0, x1
  4066d8:	str	x21, [sp, #16]
  4066dc:	mov	x29, sp
  4066e0:	mov	x20, x1
  4066e4:	bl	4020a0 <strlen@plt>
  4066e8:	cmp	x0, #0x17
  4066ec:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  4066f0:	mov	x21, x20
  4066f4:	ldrb	w8, [x21, #2]!
  4066f8:	cmp	w8, #0x3a
  4066fc:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  406700:	ldrb	w8, [x20, #5]
  406704:	cmp	w8, #0x3a
  406708:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  40670c:	ldrb	w8, [x20, #8]
  406710:	cmp	w8, #0x3a
  406714:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  406718:	ldrb	w8, [x20, #11]
  40671c:	cmp	w8, #0x3a
  406720:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  406724:	ldrb	w8, [x20, #14]
  406728:	cmp	w8, #0x3a
  40672c:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  406730:	ldrb	w8, [x20, #17]
  406734:	cmp	w8, #0x3a
  406738:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  40673c:	ldrb	w8, [x20, #20]
  406740:	cmp	w8, #0x3a
  406744:	b.ne	406930 <ferror@plt+0x4230>  // b.any
  406748:	add	x1, x29, #0x18
  40674c:	mov	w2, #0x10                  	// #16
  406750:	mov	x0, x20
  406754:	str	xzr, [x19]
  406758:	bl	402090 <strtoul@plt>
  40675c:	mov	x8, x0
  406760:	cmp	x0, #0xff
  406764:	mov	w0, #0xffffffff            	// #-1
  406768:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  40676c:	ldr	x9, [x29, #24]
  406770:	cmp	x9, x21
  406774:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  406778:	ldr	x9, [x19]
  40677c:	add	x0, x20, #0x3
  406780:	add	x1, x29, #0x18
  406784:	mov	w2, #0x10                  	// #16
  406788:	orr	x8, x9, x8, lsl #56
  40678c:	str	x8, [x19]
  406790:	bl	402090 <strtoul@plt>
  406794:	mov	x8, x0
  406798:	cmp	x0, #0xff
  40679c:	mov	w0, #0xffffffff            	// #-1
  4067a0:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  4067a4:	ldr	x9, [x29, #24]
  4067a8:	add	x10, x20, #0x5
  4067ac:	cmp	x9, x10
  4067b0:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  4067b4:	ldr	x9, [x19]
  4067b8:	add	x0, x20, #0x6
  4067bc:	add	x1, x29, #0x18
  4067c0:	mov	w2, #0x10                  	// #16
  4067c4:	orr	x8, x9, x8, lsl #48
  4067c8:	str	x8, [x19]
  4067cc:	bl	402090 <strtoul@plt>
  4067d0:	mov	x8, x0
  4067d4:	cmp	x0, #0xff
  4067d8:	mov	w0, #0xffffffff            	// #-1
  4067dc:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  4067e0:	ldr	x9, [x29, #24]
  4067e4:	add	x10, x20, #0x8
  4067e8:	cmp	x9, x10
  4067ec:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  4067f0:	ldr	x9, [x19]
  4067f4:	add	x0, x20, #0x9
  4067f8:	add	x1, x29, #0x18
  4067fc:	mov	w2, #0x10                  	// #16
  406800:	orr	x8, x9, x8, lsl #40
  406804:	str	x8, [x19]
  406808:	bl	402090 <strtoul@plt>
  40680c:	mov	x8, x0
  406810:	cmp	x0, #0xff
  406814:	mov	w0, #0xffffffff            	// #-1
  406818:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  40681c:	ldr	x9, [x29, #24]
  406820:	add	x10, x20, #0xb
  406824:	cmp	x9, x10
  406828:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  40682c:	ldr	x9, [x19]
  406830:	add	x0, x20, #0xc
  406834:	add	x1, x29, #0x18
  406838:	mov	w2, #0x10                  	// #16
  40683c:	orr	x8, x9, x8, lsl #32
  406840:	str	x8, [x19]
  406844:	bl	402090 <strtoul@plt>
  406848:	mov	x8, x0
  40684c:	cmp	x0, #0xff
  406850:	mov	w0, #0xffffffff            	// #-1
  406854:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  406858:	ldr	x9, [x29, #24]
  40685c:	add	x10, x20, #0xe
  406860:	cmp	x9, x10
  406864:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  406868:	ldr	x9, [x19]
  40686c:	add	x0, x20, #0xf
  406870:	add	x1, x29, #0x18
  406874:	mov	w2, #0x10                  	// #16
  406878:	orr	x8, x9, x8, lsl #24
  40687c:	str	x8, [x19]
  406880:	bl	402090 <strtoul@plt>
  406884:	mov	x8, x0
  406888:	cmp	x0, #0xff
  40688c:	mov	w0, #0xffffffff            	// #-1
  406890:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  406894:	ldr	x9, [x29, #24]
  406898:	add	x10, x20, #0x11
  40689c:	cmp	x9, x10
  4068a0:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  4068a4:	ldr	x9, [x19]
  4068a8:	add	x0, x20, #0x12
  4068ac:	add	x1, x29, #0x18
  4068b0:	mov	w2, #0x10                  	// #16
  4068b4:	orr	x8, x9, x8, lsl #16
  4068b8:	str	x8, [x19]
  4068bc:	bl	402090 <strtoul@plt>
  4068c0:	mov	x8, x0
  4068c4:	cmp	x0, #0xff
  4068c8:	mov	w0, #0xffffffff            	// #-1
  4068cc:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  4068d0:	ldr	x9, [x29, #24]
  4068d4:	add	x10, x20, #0x14
  4068d8:	cmp	x9, x10
  4068dc:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  4068e0:	ldr	x9, [x19]
  4068e4:	add	x0, x20, #0x15
  4068e8:	add	x1, x29, #0x18
  4068ec:	mov	w2, #0x10                  	// #16
  4068f0:	orr	x8, x9, x8, lsl #8
  4068f4:	str	x8, [x19]
  4068f8:	bl	402090 <strtoul@plt>
  4068fc:	mov	x8, x0
  406900:	cmp	x0, #0xff
  406904:	mov	w0, #0xffffffff            	// #-1
  406908:	b.hi	406934 <ferror@plt+0x4234>  // b.pmore
  40690c:	ldr	x9, [x29, #24]
  406910:	add	x10, x20, #0x17
  406914:	cmp	x9, x10
  406918:	b.ne	406934 <ferror@plt+0x4234>  // b.any
  40691c:	ldr	x9, [x19]
  406920:	mov	w0, wzr
  406924:	orr	x8, x9, x8
  406928:	str	x8, [x19]
  40692c:	b	406934 <ferror@plt+0x4234>
  406930:	mov	w0, #0xffffffff            	// #-1
  406934:	ldp	x20, x19, [sp, #32]
  406938:	ldr	x21, [sp, #16]
  40693c:	ldp	x29, x30, [sp], #48
  406940:	ret
  406944:	cmp	w0, #0x5
  406948:	mov	w0, w1
  40694c:	b.ne	406964 <ferror@plt+0x4264>  // b.any
  406950:	cmp	w0, #0x80
  406954:	b.eq	406968 <ferror@plt+0x4268>  // b.none
  406958:	cmp	w0, #0x81
  40695c:	b.ne	406964 <ferror@plt+0x4264>  // b.any
  406960:	mov	w0, #0xa                   	// #10
  406964:	ret
  406968:	mov	w0, #0x2                   	// #2
  40696c:	ret
  406970:	stp	x29, x30, [sp, #-64]!
  406974:	stp	x28, x23, [sp, #16]
  406978:	stp	x22, x21, [sp, #32]
  40697c:	stp	x20, x19, [sp, #48]
  406980:	mov	x29, sp
  406984:	sub	sp, sp, #0x9b0
  406988:	ldr	x23, [x1, #184]
  40698c:	mov	x19, x0
  406990:	cbz	x23, 4069a0 <ferror@plt+0x42a0>
  406994:	mov	w20, #0xc0                  	// #192
  406998:	mov	x21, x19
  40699c:	b	4069b0 <ferror@plt+0x42b0>
  4069a0:	ldr	x23, [x1, #56]
  4069a4:	cbz	x23, 406a78 <ferror@plt+0x4378>
  4069a8:	sub	x21, x29, #0x60
  4069ac:	mov	w20, #0x60                  	// #96
  4069b0:	ldrh	w8, [x23]
  4069b4:	sub	x22, x8, #0x4
  4069b8:	subs	w8, w20, w22
  4069bc:	b.le	4069d4 <ferror@plt+0x42d4>
  4069c0:	add	x0, x21, x22
  4069c4:	sxtw	x2, w8
  4069c8:	mov	w1, wzr
  4069cc:	bl	4022b0 <memset@plt>
  4069d0:	b	4069d8 <ferror@plt+0x42d8>
  4069d4:	mov	x22, x20
  4069d8:	add	x1, x23, #0x4
  4069dc:	mov	x0, x21
  4069e0:	mov	x2, x22
  4069e4:	bl	402070 <memcpy@plt>
  4069e8:	cmp	x21, x19
  4069ec:	b.eq	406a5c <ferror@plt+0x435c>  // b.none
  4069f0:	add	x8, x21, #0x60
  4069f4:	add	x9, x21, #0x4
  4069f8:	cmp	x8, x9
  4069fc:	csel	x9, x8, x9, hi  // hi = pmore
  406a00:	mvn	x10, x21
  406a04:	add	x9, x9, x10
  406a08:	lsr	x9, x9, #2
  406a0c:	cbz	x9, 406a44 <ferror@plt+0x4344>
  406a10:	add	x11, x9, #0x1
  406a14:	and	x12, x11, #0x7ffffffffffffffe
  406a18:	add	x9, x19, x12, lsl #3
  406a1c:	add	x10, x21, x12, lsl #2
  406a20:	mov	x13, x12
  406a24:	ldr	d0, [x21], #8
  406a28:	subs	x13, x13, #0x2
  406a2c:	uxtl	v0.2d, v0.2s
  406a30:	str	q0, [x19], #16
  406a34:	b.ne	406a24 <ferror@plt+0x4324>  // b.any
  406a38:	cmp	x11, x12
  406a3c:	b.ne	406a4c <ferror@plt+0x434c>  // b.any
  406a40:	b	406a5c <ferror@plt+0x435c>
  406a44:	mov	x9, x19
  406a48:	mov	x10, x21
  406a4c:	ldr	w11, [x10], #4
  406a50:	cmp	x10, x8
  406a54:	str	x11, [x9], #8
  406a58:	b.cc	406a4c <ferror@plt+0x434c>  // b.lo, b.ul, b.last
  406a5c:	mov	w0, w20
  406a60:	add	sp, sp, #0x9b0
  406a64:	ldp	x20, x19, [sp, #48]
  406a68:	ldp	x22, x21, [sp, #32]
  406a6c:	ldp	x28, x23, [sp, #16]
  406a70:	ldp	x29, x30, [sp], #64
  406a74:	ret
  406a78:	ldr	x2, [x1, #96]
  406a7c:	cbz	x2, 406b00 <ferror@plt+0x4400>
  406a80:	ldrh	w8, [x2], #4
  406a84:	add	x0, sp, #0x8
  406a88:	mov	w1, #0x128                 	// #296
  406a8c:	sub	w3, w8, #0x4
  406a90:	bl	40b5ac <ferror@plt+0x8eac>
  406a94:	ldr	x8, [sp, #32]
  406a98:	cbz	x8, 406af8 <ferror@plt+0x43f8>
  406a9c:	movi	v0.2d, #0x0
  406aa0:	stp	q0, q0, [x19, #160]
  406aa4:	stp	q0, q0, [x19, #128]
  406aa8:	stp	q0, q0, [x19, #96]
  406aac:	stp	q0, q0, [x19, #64]
  406ab0:	stp	q0, q0, [x19, #32]
  406ab4:	stp	q0, q0, [x19]
  406ab8:	ldur	x9, [x8, #12]
  406abc:	str	x9, [x19]
  406ac0:	ldur	x9, [x8, #20]
  406ac4:	str	x9, [x19, #16]
  406ac8:	ldur	x9, [x8, #44]
  406acc:	str	x9, [x19, #8]
  406ad0:	ldur	x9, [x8, #52]
  406ad4:	str	x9, [x19, #24]
  406ad8:	ldur	x9, [x8, #108]
  406adc:	str	x9, [x19, #32]
  406ae0:	ldur	x9, [x8, #116]
  406ae4:	str	x9, [x19, #40]
  406ae8:	ldur	x9, [x8, #188]
  406aec:	str	x9, [x19, #64]
  406af0:	ldur	x8, [x8, #252]
  406af4:	str	x8, [x19, #104]
  406af8:	mov	w20, #0xc0                  	// #192
  406afc:	b	406a5c <ferror@plt+0x435c>
  406b00:	mov	w20, #0xffffffff            	// #-1
  406b04:	b	406a5c <ferror@plt+0x435c>
  406b08:	stp	x29, x30, [sp, #-48]!
  406b0c:	stp	x20, x19, [sp, #32]
  406b10:	mov	x19, x0
  406b14:	mov	x0, x1
  406b18:	stp	x22, x21, [sp, #16]
  406b1c:	mov	x29, sp
  406b20:	mov	x22, x2
  406b24:	mov	x21, x1
  406b28:	bl	4020a0 <strlen@plt>
  406b2c:	mov	x20, x0
  406b30:	cbz	x22, 406b54 <ferror@plt+0x4454>
  406b34:	sub	x8, x22, #0x1
  406b38:	cmp	x20, x8
  406b3c:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  406b40:	mov	x0, x19
  406b44:	mov	x1, x21
  406b48:	mov	x2, x22
  406b4c:	bl	402070 <memcpy@plt>
  406b50:	strb	wzr, [x19, x22]
  406b54:	mov	x0, x20
  406b58:	ldp	x20, x19, [sp, #32]
  406b5c:	ldp	x22, x21, [sp, #16]
  406b60:	ldp	x29, x30, [sp], #48
  406b64:	ret
  406b68:	stp	x29, x30, [sp, #-64]!
  406b6c:	str	x23, [sp, #16]
  406b70:	stp	x22, x21, [sp, #32]
  406b74:	stp	x20, x19, [sp, #48]
  406b78:	mov	x29, sp
  406b7c:	mov	x21, x2
  406b80:	mov	x20, x1
  406b84:	mov	x22, x0
  406b88:	bl	4020a0 <strlen@plt>
  406b8c:	mov	x19, x0
  406b90:	cmp	x0, x21
  406b94:	b.cs	406bd4 <ferror@plt+0x44d4>  // b.hs, b.nlast
  406b98:	mov	x0, x20
  406b9c:	sub	x23, x21, x19
  406ba0:	bl	4020a0 <strlen@plt>
  406ba4:	mov	x21, x0
  406ba8:	cbz	x23, 406be0 <ferror@plt+0x44e0>
  406bac:	sub	x8, x23, #0x1
  406bb0:	cmp	x21, x8
  406bb4:	add	x22, x22, x19
  406bb8:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  406bbc:	mov	x0, x22
  406bc0:	mov	x1, x20
  406bc4:	mov	x2, x23
  406bc8:	bl	402070 <memcpy@plt>
  406bcc:	strb	wzr, [x22, x23]
  406bd0:	b	406be0 <ferror@plt+0x44e0>
  406bd4:	mov	x0, x20
  406bd8:	bl	4020a0 <strlen@plt>
  406bdc:	mov	x21, x0
  406be0:	add	x0, x21, x19
  406be4:	ldp	x20, x19, [sp, #48]
  406be8:	ldp	x22, x21, [sp, #32]
  406bec:	ldr	x23, [sp, #16]
  406bf0:	ldp	x29, x30, [sp], #64
  406bf4:	ret
  406bf8:	stp	x29, x30, [sp, #-32]!
  406bfc:	str	x19, [sp, #16]
  406c00:	mov	x29, sp
  406c04:	bl	402160 <getuid@plt>
  406c08:	cbz	w0, 406c5c <ferror@plt+0x455c>
  406c0c:	bl	402110 <geteuid@plt>
  406c10:	cbz	w0, 406c5c <ferror@plt+0x455c>
  406c14:	bl	402430 <cap_get_proc@plt>
  406c18:	cbz	x0, 406c68 <ferror@plt+0x4568>
  406c1c:	add	x3, x29, #0x1c
  406c20:	mov	w1, #0xc                   	// #12
  406c24:	mov	w2, #0x2                   	// #2
  406c28:	mov	x19, x0
  406c2c:	bl	402310 <cap_get_flag@plt>
  406c30:	cbnz	w0, 406c68 <ferror@plt+0x4568>
  406c34:	ldr	w8, [x29, #28]
  406c38:	cbnz	w8, 406c54 <ferror@plt+0x4554>
  406c3c:	mov	x0, x19
  406c40:	bl	402560 <cap_clear@plt>
  406c44:	cbnz	w0, 406c68 <ferror@plt+0x4568>
  406c48:	mov	x0, x19
  406c4c:	bl	402360 <cap_set_proc@plt>
  406c50:	cbnz	w0, 406c68 <ferror@plt+0x4568>
  406c54:	mov	x0, x19
  406c58:	bl	4025b0 <cap_free@plt>
  406c5c:	ldr	x19, [sp, #16]
  406c60:	ldp	x29, x30, [sp], #32
  406c64:	ret
  406c68:	mov	w0, #0x1                   	// #1
  406c6c:	bl	4020b0 <exit@plt>
  406c70:	sub	sp, sp, #0x40
  406c74:	str	x21, [sp, #40]
  406c78:	mov	x21, x1
  406c7c:	stp	x20, x19, [sp, #48]
  406c80:	mov	x19, x0
  406c84:	add	x1, sp, #0x8
  406c88:	mov	x0, x21
  406c8c:	str	d8, [sp, #16]
  406c90:	stp	x29, x30, [sp, #24]
  406c94:	add	x29, sp, #0x10
  406c98:	bl	402100 <strtod@plt>
  406c9c:	ldr	x20, [sp, #8]
  406ca0:	cmp	x20, x21
  406ca4:	b.eq	406d68 <ferror@plt+0x4668>  // b.none
  406ca8:	ldrb	w8, [x20]
  406cac:	mov	v8.16b, v0.16b
  406cb0:	cbz	w8, 406d80 <ferror@plt+0x4680>
  406cb4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406cb8:	add	x1, x1, #0x3a3
  406cbc:	mov	x0, x20
  406cc0:	bl	402330 <strcasecmp@plt>
  406cc4:	cbz	w0, 406d70 <ferror@plt+0x4670>
  406cc8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406ccc:	add	x1, x1, #0x3ba
  406cd0:	mov	x0, x20
  406cd4:	bl	402330 <strcasecmp@plt>
  406cd8:	cbz	w0, 406d70 <ferror@plt+0x4670>
  406cdc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406ce0:	add	x1, x1, #0x3bf
  406ce4:	mov	x0, x20
  406ce8:	bl	402330 <strcasecmp@plt>
  406cec:	cbz	w0, 406d70 <ferror@plt+0x4670>
  406cf0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406cf4:	add	x1, x1, #0x741
  406cf8:	mov	x0, x20
  406cfc:	bl	402330 <strcasecmp@plt>
  406d00:	cbz	w0, 406da4 <ferror@plt+0x46a4>
  406d04:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406d08:	add	x1, x1, #0x3b9
  406d0c:	mov	x0, x20
  406d10:	bl	402330 <strcasecmp@plt>
  406d14:	cbz	w0, 406da4 <ferror@plt+0x46a4>
  406d18:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406d1c:	add	x1, x1, #0x3be
  406d20:	mov	x0, x20
  406d24:	bl	402330 <strcasecmp@plt>
  406d28:	cbz	w0, 406da4 <ferror@plt+0x46a4>
  406d2c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406d30:	add	x1, x1, #0x75a
  406d34:	mov	x0, x20
  406d38:	bl	402330 <strcasecmp@plt>
  406d3c:	cbz	w0, 406d80 <ferror@plt+0x4680>
  406d40:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406d44:	add	x1, x1, #0x707
  406d48:	mov	x0, x20
  406d4c:	bl	402330 <strcasecmp@plt>
  406d50:	cbz	w0, 406d80 <ferror@plt+0x4680>
  406d54:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406d58:	add	x1, x1, #0x70c
  406d5c:	mov	x0, x20
  406d60:	bl	402330 <strcasecmp@plt>
  406d64:	cbz	w0, 406d80 <ferror@plt+0x4680>
  406d68:	mov	w0, #0xffffffff            	// #-1
  406d6c:	b	406d8c <ferror@plt+0x468c>
  406d70:	mov	x8, #0x848000000000        	// #145685290680320
  406d74:	movk	x8, #0x412e, lsl #48
  406d78:	fmov	d0, x8
  406d7c:	fmul	d8, d8, d0
  406d80:	fcvtzu	w8, d8
  406d84:	mov	w0, wzr
  406d88:	str	w8, [x19]
  406d8c:	ldp	x20, x19, [sp, #48]
  406d90:	ldr	x21, [sp, #40]
  406d94:	ldp	x29, x30, [sp, #24]
  406d98:	ldr	d8, [sp, #16]
  406d9c:	add	sp, sp, #0x40
  406da0:	ret
  406da4:	mov	x8, #0x400000000000        	// #70368744177664
  406da8:	movk	x8, #0x408f, lsl #48
  406dac:	b	406d78 <ferror@plt+0x4678>
  406db0:	stp	x29, x30, [sp, #-32]!
  406db4:	mov	w8, #0x4240                	// #16960
  406db8:	movk	w8, #0xf, lsl #16
  406dbc:	str	x19, [sp, #16]
  406dc0:	mov	x19, x1
  406dc4:	cmp	w0, w8
  406dc8:	ucvtf	d0, w0
  406dcc:	mov	x29, sp
  406dd0:	b.cc	406df0 <ferror@plt+0x46f0>  // b.lo, b.ul, b.last
  406dd4:	mov	x8, #0x848000000000        	// #145685290680320
  406dd8:	movk	x8, #0x412e, lsl #48
  406ddc:	fmov	d1, x8
  406de0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406de4:	fdiv	d0, d0, d1
  406de8:	add	x2, x2, #0x737
  406dec:	b	406e14 <ferror@plt+0x4714>
  406df0:	mov	w3, w0
  406df4:	cmp	w0, #0x3e8
  406df8:	b.cc	406e24 <ferror@plt+0x4724>  // b.lo, b.ul, b.last
  406dfc:	mov	x8, #0x400000000000        	// #70368744177664
  406e00:	movk	x8, #0x408f, lsl #48
  406e04:	fmov	d1, x8
  406e08:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406e0c:	fdiv	d0, d0, d1
  406e10:	add	x2, x2, #0x73d
  406e14:	mov	w1, #0x3f                  	// #63
  406e18:	mov	x0, x19
  406e1c:	bl	4021b0 <snprintf@plt>
  406e20:	b	406e38 <ferror@plt+0x4738>
  406e24:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406e28:	add	x2, x2, #0x744
  406e2c:	mov	w1, #0x3f                  	// #63
  406e30:	mov	x0, x19
  406e34:	bl	4021b0 <snprintf@plt>
  406e38:	mov	x0, x19
  406e3c:	ldr	x19, [sp, #16]
  406e40:	ldp	x29, x30, [sp], #32
  406e44:	ret
  406e48:	sub	sp, sp, #0x40
  406e4c:	str	x21, [sp, #40]
  406e50:	mov	x21, x1
  406e54:	stp	x20, x19, [sp, #48]
  406e58:	mov	x19, x0
  406e5c:	add	x1, sp, #0x8
  406e60:	mov	x0, x21
  406e64:	str	d8, [sp, #16]
  406e68:	stp	x29, x30, [sp, #24]
  406e6c:	add	x29, sp, #0x10
  406e70:	bl	402100 <strtod@plt>
  406e74:	ldr	x20, [sp, #8]
  406e78:	cmp	x20, x21
  406e7c:	b.eq	406f7c <ferror@plt+0x487c>  // b.none
  406e80:	ldrb	w8, [x20]
  406e84:	mov	v8.16b, v0.16b
  406e88:	cbz	w8, 406f94 <ferror@plt+0x4894>
  406e8c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406e90:	add	x1, x1, #0x3a3
  406e94:	mov	x0, x20
  406e98:	bl	402330 <strcasecmp@plt>
  406e9c:	cbz	w0, 406f84 <ferror@plt+0x4884>
  406ea0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406ea4:	add	x1, x1, #0x3ba
  406ea8:	mov	x0, x20
  406eac:	bl	402330 <strcasecmp@plt>
  406eb0:	cbz	w0, 406f84 <ferror@plt+0x4884>
  406eb4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406eb8:	add	x1, x1, #0x3bf
  406ebc:	mov	x0, x20
  406ec0:	bl	402330 <strcasecmp@plt>
  406ec4:	cbz	w0, 406f84 <ferror@plt+0x4884>
  406ec8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406ecc:	add	x1, x1, #0x741
  406ed0:	mov	x0, x20
  406ed4:	bl	402330 <strcasecmp@plt>
  406ed8:	cbz	w0, 406fb8 <ferror@plt+0x48b8>
  406edc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406ee0:	add	x1, x1, #0x3b9
  406ee4:	mov	x0, x20
  406ee8:	bl	402330 <strcasecmp@plt>
  406eec:	cbz	w0, 406fb8 <ferror@plt+0x48b8>
  406ef0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406ef4:	add	x1, x1, #0x3be
  406ef8:	mov	x0, x20
  406efc:	bl	402330 <strcasecmp@plt>
  406f00:	cbz	w0, 406fb8 <ferror@plt+0x48b8>
  406f04:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406f08:	add	x1, x1, #0x75a
  406f0c:	mov	x0, x20
  406f10:	bl	402330 <strcasecmp@plt>
  406f14:	cbz	w0, 406fc4 <ferror@plt+0x48c4>
  406f18:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406f1c:	add	x1, x1, #0x707
  406f20:	mov	x0, x20
  406f24:	bl	402330 <strcasecmp@plt>
  406f28:	cbz	w0, 406fc4 <ferror@plt+0x48c4>
  406f2c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406f30:	add	x1, x1, #0x70c
  406f34:	mov	x0, x20
  406f38:	bl	402330 <strcasecmp@plt>
  406f3c:	cbz	w0, 406fc4 <ferror@plt+0x48c4>
  406f40:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406f44:	add	x1, x1, #0x761
  406f48:	mov	x0, x20
  406f4c:	bl	402330 <strcasecmp@plt>
  406f50:	cbz	w0, 406f94 <ferror@plt+0x4894>
  406f54:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406f58:	add	x1, x1, #0x712
  406f5c:	mov	x0, x20
  406f60:	bl	402330 <strcasecmp@plt>
  406f64:	cbz	w0, 406f94 <ferror@plt+0x4894>
  406f68:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406f6c:	add	x1, x1, #0x717
  406f70:	mov	x0, x20
  406f74:	bl	402330 <strcasecmp@plt>
  406f78:	cbz	w0, 406f94 <ferror@plt+0x4894>
  406f7c:	mov	w0, #0xffffffff            	// #-1
  406f80:	b	406fa0 <ferror@plt+0x48a0>
  406f84:	mov	x8, #0xcd6500000000        	// #225833675390976
  406f88:	movk	x8, #0x41cd, lsl #48
  406f8c:	fmov	d0, x8
  406f90:	fmul	d8, d8, d0
  406f94:	fcvtzs	x8, d8
  406f98:	mov	w0, wzr
  406f9c:	str	x8, [x19]
  406fa0:	ldp	x20, x19, [sp, #48]
  406fa4:	ldr	x21, [sp, #40]
  406fa8:	ldp	x29, x30, [sp, #24]
  406fac:	ldr	d8, [sp, #16]
  406fb0:	add	sp, sp, #0x40
  406fb4:	ret
  406fb8:	mov	x8, #0x848000000000        	// #145685290680320
  406fbc:	movk	x8, #0x412e, lsl #48
  406fc0:	b	406f8c <ferror@plt+0x488c>
  406fc4:	mov	x8, #0x400000000000        	// #70368744177664
  406fc8:	movk	x8, #0x408f, lsl #48
  406fcc:	b	406f8c <ferror@plt+0x488c>
  406fd0:	stp	x29, x30, [sp, #-32]!
  406fd4:	mov	w8, #0xca00                	// #51712
  406fd8:	movk	w8, #0x3b9a, lsl #16
  406fdc:	str	x19, [sp, #16]
  406fe0:	mov	x19, x1
  406fe4:	cmp	x0, x8
  406fe8:	scvtf	d0, x0
  406fec:	mov	x29, sp
  406ff0:	b.lt	407010 <ferror@plt+0x4910>  // b.tstop
  406ff4:	mov	x8, #0xcd6500000000        	// #225833675390976
  406ff8:	movk	x8, #0x41cd, lsl #48
  406ffc:	fmov	d1, x8
  407000:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407004:	fdiv	d0, d0, d1
  407008:	add	x2, x2, #0x749
  40700c:	b	407060 <ferror@plt+0x4960>
  407010:	mov	w8, #0x4240                	// #16960
  407014:	movk	w8, #0xf, lsl #16
  407018:	mov	x3, x0
  40701c:	cmp	x0, x8
  407020:	b.lt	407040 <ferror@plt+0x4940>  // b.tstop
  407024:	mov	x8, #0x848000000000        	// #145685290680320
  407028:	movk	x8, #0x412e, lsl #48
  40702c:	fmov	d1, x8
  407030:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407034:	fdiv	d0, d0, d1
  407038:	add	x2, x2, #0x74f
  40703c:	b	407060 <ferror@plt+0x4960>
  407040:	cmp	x3, #0x3e8
  407044:	b.lt	40707c <ferror@plt+0x497c>  // b.tstop
  407048:	mov	x8, #0x400000000000        	// #70368744177664
  40704c:	movk	x8, #0x408f, lsl #48
  407050:	fmov	d1, x8
  407054:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407058:	fdiv	d0, d0, d1
  40705c:	add	x2, x2, #0x756
  407060:	mov	w1, #0x3f                  	// #63
  407064:	mov	x0, x19
  407068:	bl	4021b0 <snprintf@plt>
  40706c:	mov	x0, x19
  407070:	ldr	x19, [sp, #16]
  407074:	ldp	x29, x30, [sp], #32
  407078:	ret
  40707c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407080:	add	x2, x2, #0x75d
  407084:	mov	w1, #0x3f                  	// #63
  407088:	mov	x0, x19
  40708c:	bl	4021b0 <snprintf@plt>
  407090:	b	40706c <ferror@plt+0x496c>
  407094:	ldrb	w8, [x0]
  407098:	cbz	w8, 4070b8 <ferror@plt+0x49b8>
  40709c:	add	x9, x0, #0x1
  4070a0:	mov	w0, #0x1505                	// #5381
  4070a4:	add	w10, w0, w0, lsl #5
  4070a8:	add	w0, w10, w8, uxtb
  4070ac:	ldrb	w8, [x9], #1
  4070b0:	cbnz	w8, 4070a4 <ferror@plt+0x49a4>
  4070b4:	ret
  4070b8:	mov	w0, #0x1505                	// #5381
  4070bc:	ret
  4070c0:	stp	x29, x30, [sp, #-96]!
  4070c4:	stp	x28, x27, [sp, #16]
  4070c8:	stp	x26, x25, [sp, #32]
  4070cc:	stp	x24, x23, [sp, #48]
  4070d0:	stp	x22, x21, [sp, #64]
  4070d4:	stp	x20, x19, [sp, #80]
  4070d8:	mov	x29, sp
  4070dc:	sub	sp, sp, #0x1b0
  4070e0:	ldrh	w8, [x0, #4]
  4070e4:	and	w9, w8, #0xfffe
  4070e8:	cmp	w9, #0x10
  4070ec:	b.ne	407178 <ferror@plt+0x4a78>  // b.any
  4070f0:	ldr	w9, [x0]
  4070f4:	mov	x21, x0
  4070f8:	subs	w3, w9, #0x20
  4070fc:	b.cs	407108 <ferror@plt+0x4a08>  // b.hs, b.nlast
  407100:	mov	w0, #0xffffffff            	// #-1
  407104:	b	40717c <ferror@plt+0x4a7c>
  407108:	ldr	w9, [x21, #20]
  40710c:	adrp	x11, 41e000 <ferror@plt+0x1b900>
  407110:	add	x11, x11, #0xdd0
  407114:	and	x10, x9, #0x3ff
  407118:	ldr	x19, [x11, x10, lsl #3]
  40711c:	cbz	x19, 407134 <ferror@plt+0x4a34>
  407120:	ldr	w10, [x19, #36]
  407124:	cmp	w10, w9
  407128:	b.eq	407134 <ferror@plt+0x4a34>  // b.none
  40712c:	ldr	x19, [x19]
  407130:	cbnz	x19, 407120 <ferror@plt+0x4a20>
  407134:	cmp	w8, #0x11
  407138:	b.ne	4071d4 <ferror@plt+0x4ad4>  // b.any
  40713c:	cbz	x19, 407178 <ferror@plt+0x4a78>
  407140:	ldr	x8, [x19, #48]
  407144:	sub	x0, x8, #0x30
  407148:	cmp	x19, x0
  40714c:	b.ne	4071bc <ferror@plt+0x4abc>  // b.any
  407150:	ldp	x8, x9, [x19, #16]
  407154:	str	x8, [x9]
  407158:	cbz	x8, 407160 <ferror@plt+0x4a60>
  40715c:	str	x9, [x8, #8]
  407160:	ldp	x8, x9, [x19]
  407164:	str	x8, [x9]
  407168:	cbz	x8, 407170 <ferror@plt+0x4a70>
  40716c:	str	x9, [x8, #8]
  407170:	mov	x0, x19
  407174:	bl	402460 <free@plt>
  407178:	mov	w0, wzr
  40717c:	add	sp, sp, #0x1b0
  407180:	ldp	x20, x19, [sp, #80]
  407184:	ldp	x22, x21, [sp, #64]
  407188:	ldp	x24, x23, [sp, #48]
  40718c:	ldp	x26, x25, [sp, #32]
  407190:	ldp	x28, x27, [sp, #16]
  407194:	ldp	x29, x30, [sp], #96
  407198:	ret
  40719c:	ldp	x8, x9, [x8]
  4071a0:	str	x9, [x8, #8]
  4071a4:	str	x8, [x9]
  4071a8:	bl	402460 <free@plt>
  4071ac:	sub	x0, x20, #0x30
  4071b0:	cmp	x19, x0
  4071b4:	mov	x8, x20
  4071b8:	b.eq	407150 <ferror@plt+0x4a50>  // b.none
  4071bc:	ldp	x9, x10, [x8, #-32]
  4071c0:	ldr	x20, [x8]
  4071c4:	str	x9, [x10]
  4071c8:	cbz	x9, 40719c <ferror@plt+0x4a9c>
  4071cc:	str	x10, [x9, #8]
  4071d0:	b	40719c <ferror@plt+0x4a9c>
  4071d4:	add	x2, x21, #0x20
  4071d8:	mov	x0, sp
  4071dc:	mov	w1, #0x35                  	// #53
  4071e0:	mov	w4, #0x8000                	// #32768
  4071e4:	add	x20, x21, #0x10
  4071e8:	bl	40b664 <ferror@plt+0x8f64>
  4071ec:	ldr	x22, [sp, #24]
  4071f0:	cbz	x19, 407254 <ferror@plt+0x4b54>
  4071f4:	cbz	x22, 407310 <ferror@plt+0x4c10>
  4071f8:	ldr	w8, [x21, #24]
  4071fc:	add	x21, x22, #0x4
  407200:	add	x0, x19, #0x40
  407204:	mov	x1, x21
  407208:	str	w8, [x19, #32]
  40720c:	bl	402400 <strcmp@plt>
  407210:	cbz	w0, 407310 <ferror@plt+0x4c10>
  407214:	mov	x8, x19
  407218:	ldr	x9, [x8, #16]!
  40721c:	ldr	x10, [x8, #8]
  407220:	str	x9, [x10]
  407224:	cbz	x9, 40722c <ferror@plt+0x4b2c>
  407228:	str	x10, [x9, #8]
  40722c:	ldrb	w9, [x21]
  407230:	cbz	w9, 4072e8 <ferror@plt+0x4be8>
  407234:	add	x10, x22, #0x5
  407238:	mov	w11, #0x1505                	// #5381
  40723c:	add	w11, w11, w11, lsl #5
  407240:	add	w11, w11, w9, uxtb
  407244:	ldrb	w9, [x10], #1
  407248:	cbnz	w9, 40723c <ferror@plt+0x4b3c>
  40724c:	and	w9, w11, #0x3ff
  407250:	b	4072ec <ferror@plt+0x4bec>
  407254:	cbz	x22, 407178 <ferror@plt+0x4a78>
  407258:	add	x1, x22, #0x4
  40725c:	mov	x0, x20
  407260:	mov	x2, xzr
  407264:	bl	4078f0 <ferror@plt+0x51f0>
  407268:	cbz	x0, 40717c <ferror@plt+0x4a7c>
  40726c:	ldr	x8, [sp, #416]
  407270:	cbz	x8, 407178 <ferror@plt+0x4a78>
  407274:	ldrh	w9, [x8]
  407278:	cmp	w9, #0x8
  40727c:	b.cc	407178 <ferror@plt+0x4a78>  // b.lo, b.ul, b.last
  407280:	mov	x19, x0
  407284:	add	x21, x8, #0x4
  407288:	sub	w22, w9, #0x4
  40728c:	b	4072ac <ferror@plt+0x4bac>
  407290:	add	w8, w8, #0x3
  407294:	and	w8, w8, #0x1fffc
  407298:	sub	w22, w22, w8
  40729c:	mov	w0, wzr
  4072a0:	cmp	w22, #0x3
  4072a4:	add	x21, x21, x8
  4072a8:	b.le	40717c <ferror@plt+0x4a7c>
  4072ac:	ldrh	w8, [x21]
  4072b0:	mov	w0, wzr
  4072b4:	cmp	w8, #0x4
  4072b8:	b.cc	40717c <ferror@plt+0x4a7c>  // b.lo, b.ul, b.last
  4072bc:	cmp	w22, w8
  4072c0:	b.lt	40717c <ferror@plt+0x4a7c>  // b.tstop
  4072c4:	ldrh	w9, [x21, #2]
  4072c8:	cmp	w9, #0x35
  4072cc:	b.ne	407290 <ferror@plt+0x4b90>  // b.any
  4072d0:	add	x1, x21, #0x4
  4072d4:	mov	x0, x20
  4072d8:	mov	x2, x19
  4072dc:	bl	4078f0 <ferror@plt+0x51f0>
  4072e0:	ldrh	w8, [x21]
  4072e4:	b	407290 <ferror@plt+0x4b90>
  4072e8:	mov	w9, #0x105                 	// #261
  4072ec:	adrp	x10, 420000 <stdout@@GLIBC_2.17+0x1c78>
  4072f0:	add	x10, x10, #0xdd0
  4072f4:	add	x9, x10, x9, lsl #3
  4072f8:	ldr	x10, [x9]
  4072fc:	str	x10, [x8]
  407300:	cbz	x10, 407308 <ferror@plt+0x4c08>
  407304:	str	x8, [x10, #8]
  407308:	str	x8, [x9]
  40730c:	str	x9, [x19, #24]
  407310:	ldr	x23, [sp, #416]
  407314:	cbz	x23, 407454 <ferror@plt+0x4d54>
  407318:	ldrh	w8, [x23]
  40731c:	ldr	x22, [x19, #48]
  407320:	cmp	w8, #0x8
  407324:	sub	x21, x22, #0x30
  407328:	b.cc	407394 <ferror@plt+0x4c94>  // b.lo, b.ul, b.last
  40732c:	add	x24, x23, #0x4
  407330:	sub	w25, w8, #0x4
  407334:	mov	x26, x21
  407338:	b	407354 <ferror@plt+0x4c54>
  40733c:	add	w8, w27, #0x3
  407340:	and	x8, x8, #0x1fffc
  407344:	sub	w25, w25, w8
  407348:	cmp	w25, #0x3
  40734c:	add	x24, x24, x8
  407350:	b.le	407394 <ferror@plt+0x4c94>
  407354:	ldrh	w27, [x24]
  407358:	cmp	w27, #0x4
  40735c:	b.cc	407394 <ferror@plt+0x4c94>  // b.lo, b.ul, b.last
  407360:	cmp	w25, w27
  407364:	b.lt	407394 <ferror@plt+0x4c94>  // b.tstop
  407368:	ldrh	w8, [x24, #2]
  40736c:	cmp	w8, #0x35
  407370:	b.ne	40733c <ferror@plt+0x4c3c>  // b.any
  407374:	cbz	x26, 407394 <ferror@plt+0x4c94>
  407378:	add	x0, x24, #0x4
  40737c:	add	x1, x26, #0x40
  407380:	bl	402400 <strcmp@plt>
  407384:	cbnz	w0, 407394 <ferror@plt+0x4c94>
  407388:	ldr	x8, [x26, #48]
  40738c:	sub	x26, x8, #0x30
  407390:	b	40733c <ferror@plt+0x4c3c>
  407394:	cmp	x19, x21
  407398:	b.ne	4073c4 <ferror@plt+0x4cc4>  // b.any
  40739c:	b	4073e0 <ferror@plt+0x4ce0>
  4073a0:	ldp	x9, x8, [x22]
  4073a4:	mov	x0, x21
  4073a8:	str	x8, [x9, #8]
  4073ac:	str	x9, [x8]
  4073b0:	bl	402460 <free@plt>
  4073b4:	sub	x21, x23, #0x30
  4073b8:	cmp	x19, x21
  4073bc:	mov	x22, x23
  4073c0:	b.eq	4073dc <ferror@plt+0x4cdc>  // b.none
  4073c4:	ldp	x8, x9, [x22, #-32]
  4073c8:	ldr	x23, [x22]
  4073cc:	str	x8, [x9]
  4073d0:	cbz	x8, 4073a0 <ferror@plt+0x4ca0>
  4073d4:	str	x9, [x8, #8]
  4073d8:	b	4073a0 <ferror@plt+0x4ca0>
  4073dc:	ldr	x23, [sp, #416]
  4073e0:	cbz	x23, 407178 <ferror@plt+0x4a78>
  4073e4:	ldrh	w8, [x23]
  4073e8:	cmp	w8, #0x8
  4073ec:	b.cc	407178 <ferror@plt+0x4a78>  // b.lo, b.ul, b.last
  4073f0:	add	x21, x23, #0x4
  4073f4:	sub	w22, w8, #0x4
  4073f8:	b	407418 <ferror@plt+0x4d18>
  4073fc:	add	w8, w8, #0x3
  407400:	and	w8, w8, #0x1fffc
  407404:	sub	w22, w22, w8
  407408:	mov	w0, wzr
  40740c:	cmp	w22, #0x3
  407410:	add	x21, x21, x8
  407414:	b.le	40717c <ferror@plt+0x4a7c>
  407418:	ldrh	w8, [x21]
  40741c:	mov	w0, wzr
  407420:	cmp	w8, #0x4
  407424:	b.cc	40717c <ferror@plt+0x4a7c>  // b.lo, b.ul, b.last
  407428:	cmp	w22, w8
  40742c:	b.lt	40717c <ferror@plt+0x4a7c>  // b.tstop
  407430:	ldrh	w9, [x21, #2]
  407434:	cmp	w9, #0x35
  407438:	b.ne	4073fc <ferror@plt+0x4cfc>  // b.any
  40743c:	add	x1, x21, #0x4
  407440:	mov	x0, x20
  407444:	mov	x2, x19
  407448:	bl	4078f0 <ferror@plt+0x51f0>
  40744c:	ldrh	w8, [x21]
  407450:	b	4073fc <ferror@plt+0x4cfc>
  407454:	ldr	x9, [x19, #48]
  407458:	sub	x8, x9, #0x30
  40745c:	cmp	x19, x8
  407460:	b.ne	407490 <ferror@plt+0x4d90>  // b.any
  407464:	b	407178 <ferror@plt+0x4a78>
  407468:	ldp	x9, x10, [x9]
  40746c:	mov	x0, x8
  407470:	str	x10, [x9, #8]
  407474:	str	x9, [x10]
  407478:	bl	402460 <free@plt>
  40747c:	sub	x8, x20, #0x30
  407480:	mov	w0, wzr
  407484:	cmp	x19, x8
  407488:	mov	x9, x20
  40748c:	b.eq	40717c <ferror@plt+0x4a7c>  // b.none
  407490:	ldp	x10, x11, [x9, #-32]
  407494:	ldr	x20, [x9]
  407498:	str	x10, [x11]
  40749c:	cbz	x10, 407468 <ferror@plt+0x4d68>
  4074a0:	str	x11, [x10, #8]
  4074a4:	b	407468 <ferror@plt+0x4d68>
  4074a8:	stp	x29, x30, [sp, #-32]!
  4074ac:	str	x19, [sp, #16]
  4074b0:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  4074b4:	add	x19, x19, #0xda8
  4074b8:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4074bc:	mov	w3, w0
  4074c0:	add	x2, x2, #0x764
  4074c4:	mov	w1, #0x10                  	// #16
  4074c8:	mov	x0, x19
  4074cc:	mov	x29, sp
  4074d0:	bl	4021b0 <snprintf@plt>
  4074d4:	mov	x0, x19
  4074d8:	ldr	x19, [sp, #16]
  4074dc:	ldp	x29, x30, [sp], #32
  4074e0:	ret
  4074e4:	stp	x29, x30, [sp, #-48]!
  4074e8:	str	x21, [sp, #16]
  4074ec:	stp	x20, x19, [sp, #32]
  4074f0:	mov	x29, sp
  4074f4:	cbz	w0, 407590 <ferror@plt+0x4e90>
  4074f8:	adrp	x21, 41e000 <ferror@plt+0x1b900>
  4074fc:	and	w20, w0, #0x3ff
  407500:	add	x21, x21, #0xdd0
  407504:	ldr	x8, [x21, w20, uxtw #3]
  407508:	mov	w19, w0
  40750c:	cbz	x8, 407524 <ferror@plt+0x4e24>
  407510:	ldr	w9, [x8, #36]
  407514:	cmp	w9, w19
  407518:	b.eq	40759c <ferror@plt+0x4e9c>  // b.none
  40751c:	ldr	x8, [x8]
  407520:	cbnz	x8, 407510 <ferror@plt+0x4e10>
  407524:	mov	x0, xzr
  407528:	mov	w1, w19
  40752c:	bl	4075b4 <ferror@plt+0x4eb4>
  407530:	cmp	w0, w19
  407534:	b.ne	407554 <ferror@plt+0x4e54>  // b.any
  407538:	ldr	x8, [x21, x20, lsl #3]
  40753c:	cbz	x8, 407554 <ferror@plt+0x4e54>
  407540:	ldr	w9, [x8, #36]
  407544:	cmp	w9, w19
  407548:	b.eq	40759c <ferror@plt+0x4e9c>  // b.none
  40754c:	ldr	x8, [x8]
  407550:	cbnz	x8, 407540 <ferror@plt+0x4e40>
  407554:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  407558:	add	x20, x20, #0xdb8
  40755c:	mov	w0, w19
  407560:	mov	x1, x20
  407564:	bl	4022a0 <if_indextoname@plt>
  407568:	cbnz	x0, 4075a0 <ferror@plt+0x4ea0>
  40756c:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  407570:	add	x20, x20, #0xdb8
  407574:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407578:	add	x2, x2, #0x764
  40757c:	mov	w1, #0x10                  	// #16
  407580:	mov	x0, x20
  407584:	mov	w3, w19
  407588:	bl	4021b0 <snprintf@plt>
  40758c:	b	4075a0 <ferror@plt+0x4ea0>
  407590:	adrp	x20, 40c000 <ferror@plt+0x9900>
  407594:	add	x20, x20, #0x769
  407598:	b	4075a0 <ferror@plt+0x4ea0>
  40759c:	add	x20, x8, #0x40
  4075a0:	mov	x0, x20
  4075a4:	ldp	x20, x19, [sp, #32]
  4075a8:	ldr	x21, [sp, #16]
  4075ac:	ldp	x29, x30, [sp], #48
  4075b0:	ret
  4075b4:	stp	x29, x30, [sp, #-48]!
  4075b8:	str	x28, [sp, #16]
  4075bc:	stp	x20, x19, [sp, #32]
  4075c0:	mov	x29, sp
  4075c4:	sub	sp, sp, #0x460
  4075c8:	add	x8, sp, #0x40
  4075cc:	mov	w20, w1
  4075d0:	mov	x19, x0
  4075d4:	add	x0, x8, #0x8
  4075d8:	mov	w2, #0x418                 	// #1048
  4075dc:	mov	w1, wzr
  4075e0:	bl	4022b0 <memset@plt>
  4075e4:	mov	x8, #0x20                  	// #32
  4075e8:	movk	x8, #0x12, lsl #32
  4075ec:	movk	x8, #0x1, lsl #48
  4075f0:	movi	v0.2d, #0x0
  4075f4:	mov	x0, sp
  4075f8:	mov	w1, wzr
  4075fc:	str	w20, [sp, #84]
  407600:	str	xzr, [sp, #48]
  407604:	str	x8, [sp, #64]
  407608:	stp	q0, q0, [sp, #16]
  40760c:	str	q0, [sp]
  407610:	bl	409664 <ferror@plt+0x6f64>
  407614:	tbnz	w0, #31, 4076a0 <ferror@plt+0x4fa0>
  407618:	add	x0, sp, #0x40
  40761c:	mov	w1, #0x420                 	// #1056
  407620:	mov	w2, #0x1d                  	// #29
  407624:	mov	w3, #0x9                   	// #9
  407628:	bl	40ae78 <ferror@plt+0x8778>
  40762c:	cbz	x19, 407668 <ferror@plt+0x4f68>
  407630:	mov	x0, x19
  407634:	bl	40533c <ferror@plt+0x2c3c>
  407638:	cmp	w0, #0x0
  40763c:	mov	w8, #0x35                  	// #53
  407640:	mov	w9, #0x3                   	// #3
  407644:	mov	x0, x19
  407648:	csel	w20, w9, w8, eq  // eq = none
  40764c:	bl	4020a0 <strlen@plt>
  407650:	add	w4, w0, #0x1
  407654:	add	x0, sp, #0x40
  407658:	mov	w1, #0x420                 	// #1056
  40765c:	mov	w2, w20
  407660:	mov	x3, x19
  407664:	bl	40ad08 <ferror@plt+0x8608>
  407668:	mov	x0, sp
  40766c:	add	x1, sp, #0x40
  407670:	add	x2, x29, #0x18
  407674:	bl	40a7f4 <ferror@plt+0x80f4>
  407678:	tbnz	w0, #31, 4076a8 <ferror@plt+0x4fa8>
  40767c:	ldr	x0, [x29, #24]
  407680:	bl	4070c0 <ferror@plt+0x49c0>
  407684:	ldr	x8, [x29, #24]
  407688:	mov	w19, w0
  40768c:	cbnz	w0, 407694 <ferror@plt+0x4f94>
  407690:	ldr	w19, [x8, #20]
  407694:	mov	x0, x8
  407698:	bl	402460 <free@plt>
  40769c:	b	4076ac <ferror@plt+0x4fac>
  4076a0:	mov	w19, wzr
  4076a4:	b	4076b4 <ferror@plt+0x4fb4>
  4076a8:	mov	w19, wzr
  4076ac:	mov	x0, sp
  4076b0:	bl	409494 <ferror@plt+0x6d94>
  4076b4:	mov	w0, w19
  4076b8:	add	sp, sp, #0x460
  4076bc:	ldp	x20, x19, [sp, #32]
  4076c0:	ldr	x28, [sp, #16]
  4076c4:	ldp	x29, x30, [sp], #48
  4076c8:	ret
  4076cc:	cbz	w0, 4076f8 <ferror@plt+0x4ff8>
  4076d0:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  4076d4:	and	w8, w0, #0x3ff
  4076d8:	add	x9, x9, #0xdd0
  4076dc:	ldr	x8, [x9, w8, uxtw #3]
  4076e0:	cbz	x8, 4076f8 <ferror@plt+0x4ff8>
  4076e4:	ldr	w9, [x8, #36]
  4076e8:	cmp	w9, w0
  4076ec:	b.eq	407700 <ferror@plt+0x5000>  // b.none
  4076f0:	ldr	x8, [x8]
  4076f4:	cbnz	x8, 4076e4 <ferror@plt+0x4fe4>
  4076f8:	mov	w0, #0xffffffff            	// #-1
  4076fc:	ret
  407700:	ldrh	w0, [x8, #40]
  407704:	ret
  407708:	cbz	w0, 407740 <ferror@plt+0x5040>
  40770c:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  407710:	and	w8, w0, #0x3ff
  407714:	add	x9, x9, #0xdd0
  407718:	ldr	x8, [x9, w8, uxtw #3]
  40771c:	cbz	x8, 407734 <ferror@plt+0x5034>
  407720:	ldr	w9, [x8, #36]
  407724:	cmp	w9, w0
  407728:	b.eq	40773c <ferror@plt+0x503c>  // b.none
  40772c:	ldr	x8, [x8]
  407730:	cbnz	x8, 407720 <ferror@plt+0x5020>
  407734:	mov	w0, #0xffffffff            	// #-1
  407738:	ret
  40773c:	ldr	w0, [x8, #32]
  407740:	ret
  407744:	sub	sp, sp, #0x30
  407748:	stp	x29, x30, [sp, #16]
  40774c:	stp	x20, x19, [sp, #32]
  407750:	add	x29, sp, #0x10
  407754:	cbz	x0, 4077f4 <ferror@plt+0x50f4>
  407758:	ldrb	w8, [x0]
  40775c:	mov	x19, x0
  407760:	cbz	w8, 407784 <ferror@plt+0x5084>
  407764:	add	x9, x19, #0x1
  407768:	mov	w10, #0x1505                	// #5381
  40776c:	add	w10, w10, w10, lsl #5
  407770:	add	w10, w10, w8, uxtb
  407774:	ldrb	w8, [x9], #1
  407778:	cbnz	w8, 40776c <ferror@plt+0x506c>
  40777c:	and	w8, w10, #0x3ff
  407780:	b	407788 <ferror@plt+0x5088>
  407784:	mov	w8, #0x105                 	// #261
  407788:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  40778c:	add	x9, x9, #0xdd0
  407790:	ldr	x20, [x9, x8, lsl #3]
  407794:	cbz	x20, 4077b0 <ferror@plt+0x50b0>
  407798:	add	x0, x20, #0x30
  40779c:	mov	x1, x19
  4077a0:	bl	402400 <strcmp@plt>
  4077a4:	cbz	w0, 4077f0 <ferror@plt+0x50f0>
  4077a8:	ldr	x20, [x20]
  4077ac:	cbnz	x20, 407798 <ferror@plt+0x5098>
  4077b0:	mov	x0, x19
  4077b4:	mov	w1, wzr
  4077b8:	bl	4075b4 <ferror@plt+0x4eb4>
  4077bc:	cbnz	w0, 4077f4 <ferror@plt+0x50f4>
  4077c0:	mov	x0, x19
  4077c4:	bl	4025c0 <if_nametoindex@plt>
  4077c8:	cbnz	w0, 4077f4 <ferror@plt+0x50f4>
  4077cc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4077d0:	add	x1, x1, #0x764
  4077d4:	sub	x2, x29, #0x4
  4077d8:	mov	x0, x19
  4077dc:	bl	4025f0 <__isoc99_sscanf@plt>
  4077e0:	ldur	w8, [x29, #-4]
  4077e4:	cmp	w0, #0x1
  4077e8:	csel	w0, w8, wzr, eq  // eq = none
  4077ec:	b	4077f4 <ferror@plt+0x50f4>
  4077f0:	ldr	w0, [x20, #20]
  4077f4:	ldp	x20, x19, [sp, #32]
  4077f8:	ldp	x29, x30, [sp, #16]
  4077fc:	add	sp, sp, #0x30
  407800:	ret
  407804:	adrp	x10, 41e000 <ferror@plt+0x1b900>
  407808:	and	w9, w0, #0x3ff
  40780c:	add	x10, x10, #0xdd0
  407810:	mov	w8, w0
  407814:	ldr	x0, [x10, w9, uxtw #3]
  407818:	cbz	x0, 407834 <ferror@plt+0x5134>
  40781c:	ldr	w10, [x0, #36]
  407820:	ldr	x9, [x0]
  407824:	cmp	w10, w8
  407828:	b.eq	407838 <ferror@plt+0x5138>  // b.none
  40782c:	mov	x0, x9
  407830:	cbnz	x9, 40781c <ferror@plt+0x511c>
  407834:	ret
  407838:	ldr	x8, [x0, #8]
  40783c:	str	x9, [x8]
  407840:	cbz	x9, 407848 <ferror@plt+0x5148>
  407844:	str	x8, [x9, #8]
  407848:	ldp	x8, x9, [x0, #16]
  40784c:	str	x8, [x9]
  407850:	cbz	x8, 407858 <ferror@plt+0x5158>
  407854:	str	x9, [x8, #8]
  407858:	b	402460 <free@plt>
  40785c:	stp	x29, x30, [sp, #-32]!
  407860:	stp	x20, x19, [sp, #16]
  407864:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  407868:	ldrb	w8, [x20, #3528]
  40786c:	mov	x29, sp
  407870:	tbnz	w8, #0, 4078a8 <ferror@plt+0x51a8>
  407874:	mov	w1, wzr
  407878:	mov	x19, x0
  40787c:	bl	409b3c <ferror@plt+0x743c>
  407880:	tbnz	w0, #31, 4078b4 <ferror@plt+0x51b4>
  407884:	adrp	x1, 41d000 <ferror@plt+0x1a900>
  407888:	ldr	x1, [x1, #4008]
  40788c:	mov	x0, x19
  407890:	mov	x2, xzr
  407894:	mov	w3, wzr
  407898:	bl	40a0ac <ferror@plt+0x79ac>
  40789c:	tbnz	w0, #31, 4078c8 <ferror@plt+0x51c8>
  4078a0:	mov	w8, #0x1                   	// #1
  4078a4:	strb	w8, [x20, #3528]
  4078a8:	ldp	x20, x19, [sp, #16]
  4078ac:	ldp	x29, x30, [sp], #32
  4078b0:	ret
  4078b4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4078b8:	add	x0, x0, #0x76b
  4078bc:	bl	4020c0 <perror@plt>
  4078c0:	mov	w0, #0x1                   	// #1
  4078c4:	bl	4020b0 <exit@plt>
  4078c8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4078cc:	ldr	x8, [x8, #3992]
  4078d0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4078d4:	add	x0, x0, #0x784
  4078d8:	mov	w1, #0x10                  	// #16
  4078dc:	ldr	x3, [x8]
  4078e0:	mov	w2, #0x1                   	// #1
  4078e4:	bl	4024e0 <fwrite@plt>
  4078e8:	mov	w0, #0x1                   	// #1
  4078ec:	bl	4020b0 <exit@plt>
  4078f0:	stp	x29, x30, [sp, #-48]!
  4078f4:	stp	x22, x21, [sp, #16]
  4078f8:	mov	x22, x0
  4078fc:	mov	x0, x1
  407900:	stp	x20, x19, [sp, #32]
  407904:	mov	x29, sp
  407908:	mov	x21, x2
  40790c:	mov	x20, x1
  407910:	bl	4020a0 <strlen@plt>
  407914:	add	x0, x0, #0x41
  407918:	bl	402230 <malloc@plt>
  40791c:	mov	x19, x0
  407920:	cbz	x0, 4079f4 <ferror@plt+0x52f4>
  407924:	ldr	w8, [x22, #4]
  407928:	add	x0, x19, #0x40
  40792c:	mov	x1, x20
  407930:	str	w8, [x19, #36]
  407934:	bl	402520 <strcpy@plt>
  407938:	ldrh	w8, [x22, #2]
  40793c:	strh	w8, [x19, #40]
  407940:	ldr	w8, [x22, #8]
  407944:	str	w8, [x19, #32]
  407948:	cbz	x21, 40798c <ferror@plt+0x528c>
  40794c:	ldr	x9, [x21, #56]
  407950:	add	x8, x19, #0x30
  407954:	add	x10, x21, #0x30
  407958:	str	x8, [x21, #56]
  40795c:	stp	x10, x9, [x19, #48]
  407960:	str	x8, [x9]
  407964:	ldrb	w8, [x20]
  407968:	cbz	w8, 4079c8 <ferror@plt+0x52c8>
  40796c:	add	x9, x20, #0x1
  407970:	mov	w10, #0x1505                	// #5381
  407974:	add	w10, w10, w10, lsl #5
  407978:	add	w10, w10, w8, uxtb
  40797c:	ldrb	w8, [x9], #1
  407980:	cbnz	w8, 407974 <ferror@plt+0x5274>
  407984:	and	w8, w10, #0x3ff
  407988:	b	4079cc <ferror@plt+0x52cc>
  40798c:	ldr	w8, [x22, #4]
  407990:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  407994:	add	x9, x9, #0xdd0
  407998:	and	x8, x8, #0x3ff
  40799c:	add	x8, x9, x8, lsl #3
  4079a0:	ldr	x9, [x8]
  4079a4:	str	x9, [x19]
  4079a8:	cbz	x9, 4079b0 <ferror@plt+0x52b0>
  4079ac:	str	x19, [x9, #8]
  4079b0:	str	x19, [x8]
  4079b4:	str	x8, [x19, #8]
  4079b8:	add	x8, x19, #0x30
  4079bc:	stp	x8, x8, [x19, #48]
  4079c0:	ldrb	w8, [x20]
  4079c4:	cbnz	w8, 40796c <ferror@plt+0x526c>
  4079c8:	mov	w8, #0x105                 	// #261
  4079cc:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  4079d0:	add	x9, x9, #0xdd0
  4079d4:	add	x8, x9, x8, lsl #3
  4079d8:	ldr	x10, [x8]
  4079dc:	mov	x9, x19
  4079e0:	str	x10, [x9, #16]!
  4079e4:	cbz	x10, 4079ec <ferror@plt+0x52ec>
  4079e8:	str	x9, [x10, #8]
  4079ec:	str	x9, [x8]
  4079f0:	str	x8, [x19, #24]
  4079f4:	mov	x0, x19
  4079f8:	ldp	x20, x19, [sp, #32]
  4079fc:	ldp	x22, x21, [sp, #16]
  407a00:	ldp	x29, x30, [sp], #48
  407a04:	ret
  407a08:	stp	x29, x30, [sp, #-80]!
  407a0c:	stp	x22, x21, [sp, #48]
  407a10:	stp	x20, x19, [sp, #64]
  407a14:	mov	w19, w4
  407a18:	mov	x20, x3
  407a1c:	mov	w22, w1
  407a20:	cmp	w1, #0x10
  407a24:	mov	x21, x0
  407a28:	stp	x26, x25, [sp, #16]
  407a2c:	stp	x24, x23, [sp, #32]
  407a30:	mov	x29, sp
  407a34:	b.eq	407a68 <ferror@plt+0x5368>  // b.none
  407a38:	cmp	w22, #0x4
  407a3c:	b.ne	407aa0 <ferror@plt+0x53a0>  // b.any
  407a40:	sub	w8, w2, #0x300
  407a44:	cmp	w8, #0xa
  407a48:	b.hi	407aa0 <ferror@plt+0x53a0>  // b.pmore
  407a4c:	mov	w9, #0x1                   	// #1
  407a50:	lsl	w8, w9, w8
  407a54:	mov	w9, #0x501                 	// #1281
  407a58:	tst	w8, w9
  407a5c:	b.eq	407aa0 <ferror@plt+0x53a0>  // b.none
  407a60:	mov	w0, #0x2                   	// #2
  407a64:	b	407a7c <ferror@plt+0x537c>
  407a68:	cmp	w2, #0x337
  407a6c:	b.eq	407a78 <ferror@plt+0x5378>  // b.none
  407a70:	cmp	w2, #0x301
  407a74:	b.ne	407aa0 <ferror@plt+0x53a0>  // b.any
  407a78:	mov	w0, #0xa                   	// #10
  407a7c:	mov	x1, x21
  407a80:	mov	x2, x20
  407a84:	mov	w3, w19
  407a88:	ldp	x20, x19, [sp, #64]
  407a8c:	ldp	x22, x21, [sp, #48]
  407a90:	ldp	x24, x23, [sp, #32]
  407a94:	ldp	x26, x25, [sp, #16]
  407a98:	ldp	x29, x30, [sp], #80
  407a9c:	b	4026f0 <inet_ntop@plt>
  407aa0:	ldrb	w3, [x21]
  407aa4:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407aa8:	sxtw	x1, w19
  407aac:	add	x2, x2, #0x796
  407ab0:	mov	x0, x20
  407ab4:	bl	4021b0 <snprintf@plt>
  407ab8:	cmp	w22, #0x2
  407abc:	b.lt	407b10 <ferror@plt+0x5410>  // b.tstop
  407ac0:	cmp	w19, #0x3
  407ac4:	b.lt	407b10 <ferror@plt+0x5410>  // b.tstop
  407ac8:	mov	w23, w22
  407acc:	adrp	x22, 40c000 <ferror@plt+0x9900>
  407ad0:	sub	w24, w19, #0x2
  407ad4:	mov	w25, #0x2                   	// #2
  407ad8:	mov	w26, #0x1                   	// #1
  407adc:	add	x22, x22, #0x795
  407ae0:	ldrb	w3, [x21, x26]
  407ae4:	add	x0, x20, x25
  407ae8:	sxtw	x1, w24
  407aec:	mov	x2, x22
  407af0:	bl	4021b0 <snprintf@plt>
  407af4:	add	x26, x26, #0x1
  407af8:	cmp	x26, x23
  407afc:	b.cs	407b10 <ferror@plt+0x5410>  // b.hs, b.nlast
  407b00:	add	x25, x25, #0x3
  407b04:	cmp	w25, w19
  407b08:	sub	w24, w24, #0x3
  407b0c:	b.lt	407ae0 <ferror@plt+0x53e0>  // b.tstop
  407b10:	mov	x0, x20
  407b14:	ldp	x20, x19, [sp, #64]
  407b18:	ldp	x22, x21, [sp, #48]
  407b1c:	ldp	x24, x23, [sp, #32]
  407b20:	ldp	x26, x25, [sp, #16]
  407b24:	ldp	x29, x30, [sp], #80
  407b28:	ret
  407b2c:	sub	sp, sp, #0x160
  407b30:	stp	x22, x21, [sp, #320]
  407b34:	stp	x20, x19, [sp, #336]
  407b38:	mov	w21, w1
  407b3c:	mov	x20, x0
  407b40:	mov	w1, #0x2e                  	// #46
  407b44:	mov	x0, x2
  407b48:	stp	x29, x30, [sp, #272]
  407b4c:	str	x28, [sp, #288]
  407b50:	stp	x24, x23, [sp, #304]
  407b54:	add	x29, sp, #0x110
  407b58:	mov	x19, x2
  407b5c:	bl	4024c0 <strchr@plt>
  407b60:	cbz	x0, 407b88 <ferror@plt+0x5488>
  407b64:	add	x0, sp, #0x8
  407b68:	mov	w2, #0x2                   	// #2
  407b6c:	mov	x1, x19
  407b70:	bl	40492c <ferror@plt+0x222c>
  407b74:	cbnz	w0, 407c0c <ferror@plt+0x550c>
  407b78:	cmp	w21, #0x4
  407b7c:	b.ge	407bfc <ferror@plt+0x54fc>  // b.tcont
  407b80:	mov	w0, #0xffffffff            	// #-1
  407b84:	b	407c38 <ferror@plt+0x5538>
  407b88:	cmp	w21, #0x1
  407b8c:	b.lt	407c30 <ferror@plt+0x5530>  // b.tstop
  407b90:	mov	w24, w21
  407b94:	adrp	x21, 40c000 <ferror@plt+0x9900>
  407b98:	mov	x23, xzr
  407b9c:	add	x21, x21, #0x7b4
  407ba0:	mov	w1, #0x3a                  	// #58
  407ba4:	mov	x0, x19
  407ba8:	bl	4024c0 <strchr@plt>
  407bac:	mov	x22, x0
  407bb0:	cbz	x0, 407bb8 <ferror@plt+0x54b8>
  407bb4:	strb	wzr, [x22], #1
  407bb8:	add	x2, sp, #0x8
  407bbc:	mov	x0, x19
  407bc0:	mov	x1, x21
  407bc4:	bl	4025f0 <__isoc99_sscanf@plt>
  407bc8:	cmp	w0, #0x1
  407bcc:	b.ne	407c0c <ferror@plt+0x550c>  // b.any
  407bd0:	ldr	w8, [sp, #8]
  407bd4:	cmp	w8, #0xff
  407bd8:	b.hi	407c0c <ferror@plt+0x550c>  // b.pmore
  407bdc:	strb	w8, [x20, x23]
  407be0:	cbz	x22, 407c34 <ferror@plt+0x5534>
  407be4:	add	x23, x23, #0x1
  407be8:	cmp	x24, x23
  407bec:	mov	x19, x22
  407bf0:	b.ne	407ba0 <ferror@plt+0x54a0>  // b.any
  407bf4:	mov	w23, w24
  407bf8:	b	407c34 <ferror@plt+0x5534>
  407bfc:	ldr	w8, [sp, #16]
  407c00:	mov	w0, #0x4                   	// #4
  407c04:	str	w8, [x20]
  407c08:	b	407c38 <ferror@plt+0x5538>
  407c0c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  407c10:	ldr	x8, [x8, #3992]
  407c14:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407c18:	add	x1, x1, #0x79b
  407c1c:	mov	x2, x19
  407c20:	ldr	x0, [x8]
  407c24:	bl	4026c0 <fprintf@plt>
  407c28:	mov	w0, #0xffffffff            	// #-1
  407c2c:	b	407c38 <ferror@plt+0x5538>
  407c30:	mov	w23, wzr
  407c34:	add	w0, w23, #0x1
  407c38:	ldp	x20, x19, [sp, #336]
  407c3c:	ldp	x22, x21, [sp, #320]
  407c40:	ldp	x24, x23, [sp, #304]
  407c44:	ldr	x28, [sp, #288]
  407c48:	ldp	x29, x30, [sp, #272]
  407c4c:	add	sp, sp, #0x160
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-32]!
  407c58:	str	x19, [sp, #16]
  407c5c:	mov	x19, x0
  407c60:	mov	w0, #0x10                  	// #16
  407c64:	mov	x29, sp
  407c68:	bl	402230 <malloc@plt>
  407c6c:	cbz	x0, 407c7c <ferror@plt+0x557c>
  407c70:	str	x19, [x0]
  407c74:	str	wzr, [x0, #8]
  407c78:	strh	wzr, [x0, #12]
  407c7c:	ldr	x19, [sp, #16]
  407c80:	ldp	x29, x30, [sp], #32
  407c84:	ret
  407c88:	stp	x29, x30, [sp, #-32]!
  407c8c:	stp	x20, x19, [sp, #16]
  407c90:	ldr	x20, [x0]
  407c94:	mov	x29, sp
  407c98:	ldr	w8, [x20, #8]
  407c9c:	cbnz	w8, 407cd0 <ferror@plt+0x55d0>
  407ca0:	ldr	x1, [x20]
  407ca4:	mov	x19, x0
  407ca8:	mov	w0, #0xa                   	// #10
  407cac:	bl	402190 <fputc@plt>
  407cb0:	ldr	x0, [x20]
  407cb4:	bl	402510 <fflush@plt>
  407cb8:	mov	x0, x20
  407cbc:	bl	402460 <free@plt>
  407cc0:	str	xzr, [x19]
  407cc4:	ldp	x20, x19, [sp, #16]
  407cc8:	ldp	x29, x30, [sp], #32
  407ccc:	ret
  407cd0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  407cd4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407cd8:	adrp	x3, 40c000 <ferror@plt+0x9900>
  407cdc:	add	x0, x0, #0x7df
  407ce0:	add	x1, x1, #0x7f0
  407ce4:	add	x3, x3, #0x7fe
  407ce8:	mov	w2, #0x6e                  	// #110
  407cec:	bl	402640 <__assert_fail@plt>
  407cf0:	and	w8, w1, #0x1
  407cf4:	strb	w8, [x0, #12]
  407cf8:	ret
  407cfc:	stp	x29, x30, [sp, #-48]!
  407d00:	stp	x22, x21, [sp, #16]
  407d04:	stp	x20, x19, [sp, #32]
  407d08:	mov	x19, x0
  407d0c:	ldrb	w0, [x0, #13]
  407d10:	mov	x20, x1
  407d14:	mov	x29, sp
  407d18:	cbz	w0, 407d24 <ferror@plt+0x5624>
  407d1c:	ldr	x1, [x19]
  407d20:	bl	402170 <putc@plt>
  407d24:	ldrb	w8, [x19, #12]
  407d28:	mov	w9, #0x2c                  	// #44
  407d2c:	strb	w9, [x19, #13]
  407d30:	cbz	w8, 407d78 <ferror@plt+0x5678>
  407d34:	ldr	x1, [x19]
  407d38:	mov	w0, #0xa                   	// #10
  407d3c:	bl	402170 <putc@plt>
  407d40:	ldr	w8, [x19, #8]
  407d44:	cbz	w8, 407d78 <ferror@plt+0x5678>
  407d48:	adrp	x21, 40c000 <ferror@plt+0x9900>
  407d4c:	mov	w22, wzr
  407d50:	add	x21, x21, #0x847
  407d54:	ldr	x3, [x19]
  407d58:	mov	w1, #0x4                   	// #4
  407d5c:	mov	w2, #0x1                   	// #1
  407d60:	mov	x0, x21
  407d64:	bl	4024e0 <fwrite@plt>
  407d68:	ldr	w8, [x19, #8]
  407d6c:	add	w22, w22, #0x1
  407d70:	cmp	w22, w8
  407d74:	b.cc	407d54 <ferror@plt+0x5654>  // b.lo, b.ul, b.last
  407d78:	mov	x0, x19
  407d7c:	mov	x1, x20
  407d80:	strb	wzr, [x19, #13]
  407d84:	bl	407dc4 <ferror@plt+0x56c4>
  407d88:	ldr	x1, [x19]
  407d8c:	mov	w0, #0x3a                  	// #58
  407d90:	bl	402170 <putc@plt>
  407d94:	ldrb	w8, [x19, #12]
  407d98:	cbz	w8, 407db4 <ferror@plt+0x56b4>
  407d9c:	ldr	x1, [x19]
  407da0:	ldp	x20, x19, [sp, #32]
  407da4:	ldp	x22, x21, [sp, #16]
  407da8:	mov	w0, #0x20                  	// #32
  407dac:	ldp	x29, x30, [sp], #48
  407db0:	b	402170 <putc@plt>
  407db4:	ldp	x20, x19, [sp, #32]
  407db8:	ldp	x22, x21, [sp, #16]
  407dbc:	ldp	x29, x30, [sp], #48
  407dc0:	ret
  407dc4:	stp	x29, x30, [sp, #-96]!
  407dc8:	stp	x28, x27, [sp, #16]
  407dcc:	stp	x26, x25, [sp, #32]
  407dd0:	stp	x24, x23, [sp, #48]
  407dd4:	stp	x22, x21, [sp, #64]
  407dd8:	stp	x20, x19, [sp, #80]
  407ddc:	ldr	x8, [x0]
  407de0:	mov	x19, x0
  407de4:	mov	x20, x1
  407de8:	mov	w0, #0x22                  	// #34
  407dec:	mov	x1, x8
  407df0:	mov	x29, sp
  407df4:	bl	402170 <putc@plt>
  407df8:	adrp	x21, 40c000 <ferror@plt+0x9900>
  407dfc:	adrp	x22, 40c000 <ferror@plt+0x9900>
  407e00:	adrp	x23, 40c000 <ferror@plt+0x9900>
  407e04:	adrp	x24, 40c000 <ferror@plt+0x9900>
  407e08:	adrp	x25, 40c000 <ferror@plt+0x9900>
  407e0c:	adrp	x26, 40c000 <ferror@plt+0x9900>
  407e10:	adrp	x27, 40c000 <ferror@plt+0x9900>
  407e14:	adrp	x28, 40c000 <ferror@plt+0x9900>
  407e18:	add	x21, x21, #0x7b7
  407e1c:	add	x22, x22, #0x858
  407e20:	add	x23, x23, #0x84c
  407e24:	add	x24, x24, #0x84f
  407e28:	add	x25, x25, #0x855
  407e2c:	add	x26, x26, #0x852
  407e30:	add	x27, x27, #0x85e
  407e34:	add	x28, x28, #0x861
  407e38:	b	407e48 <ferror@plt+0x5748>
  407e3c:	ldr	x1, [x19]
  407e40:	bl	402170 <putc@plt>
  407e44:	add	x20, x20, #0x1
  407e48:	ldrb	w0, [x20]
  407e4c:	cmp	w0, #0x27
  407e50:	b.hi	407e80 <ferror@plt+0x5780>  // b.pmore
  407e54:	adr	x8, 407e3c <ferror@plt+0x573c>
  407e58:	ldrb	w9, [x21, x0]
  407e5c:	add	x8, x8, x9, lsl #2
  407e60:	br	x8
  407e64:	ldr	x3, [x19]
  407e68:	mov	w1, #0x2                   	// #2
  407e6c:	mov	w2, #0x1                   	// #1
  407e70:	mov	x0, x22
  407e74:	bl	4024e0 <fwrite@plt>
  407e78:	add	x20, x20, #0x1
  407e7c:	b	407e48 <ferror@plt+0x5748>
  407e80:	cmp	w0, #0x5c
  407e84:	b.ne	407e3c <ferror@plt+0x573c>  // b.any
  407e88:	ldr	x3, [x19]
  407e8c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  407e90:	mov	w1, #0x2                   	// #2
  407e94:	mov	w2, #0x1                   	// #1
  407e98:	add	x0, x0, #0x85b
  407e9c:	bl	4024e0 <fwrite@plt>
  407ea0:	add	x20, x20, #0x1
  407ea4:	b	407e48 <ferror@plt+0x5748>
  407ea8:	ldr	x3, [x19]
  407eac:	mov	w1, #0x2                   	// #2
  407eb0:	mov	w2, #0x1                   	// #1
  407eb4:	mov	x0, x23
  407eb8:	bl	4024e0 <fwrite@plt>
  407ebc:	add	x20, x20, #0x1
  407ec0:	b	407e48 <ferror@plt+0x5748>
  407ec4:	ldr	x3, [x19]
  407ec8:	mov	w1, #0x2                   	// #2
  407ecc:	mov	w2, #0x1                   	// #1
  407ed0:	mov	x0, x24
  407ed4:	bl	4024e0 <fwrite@plt>
  407ed8:	add	x20, x20, #0x1
  407edc:	b	407e48 <ferror@plt+0x5748>
  407ee0:	ldr	x3, [x19]
  407ee4:	mov	w1, #0x2                   	// #2
  407ee8:	mov	w2, #0x1                   	// #1
  407eec:	mov	x0, x25
  407ef0:	bl	4024e0 <fwrite@plt>
  407ef4:	add	x20, x20, #0x1
  407ef8:	b	407e48 <ferror@plt+0x5748>
  407efc:	ldr	x3, [x19]
  407f00:	mov	w1, #0x2                   	// #2
  407f04:	mov	w2, #0x1                   	// #1
  407f08:	mov	x0, x26
  407f0c:	bl	4024e0 <fwrite@plt>
  407f10:	add	x20, x20, #0x1
  407f14:	b	407e48 <ferror@plt+0x5748>
  407f18:	ldr	x3, [x19]
  407f1c:	mov	w1, #0x2                   	// #2
  407f20:	mov	w2, #0x1                   	// #1
  407f24:	mov	x0, x27
  407f28:	bl	4024e0 <fwrite@plt>
  407f2c:	add	x20, x20, #0x1
  407f30:	b	407e48 <ferror@plt+0x5748>
  407f34:	ldr	x3, [x19]
  407f38:	mov	w1, #0x2                   	// #2
  407f3c:	mov	w2, #0x1                   	// #1
  407f40:	mov	x0, x28
  407f44:	bl	4024e0 <fwrite@plt>
  407f48:	add	x20, x20, #0x1
  407f4c:	b	407e48 <ferror@plt+0x5748>
  407f50:	ldr	x1, [x19]
  407f54:	ldp	x20, x19, [sp, #80]
  407f58:	ldp	x22, x21, [sp, #64]
  407f5c:	ldp	x24, x23, [sp, #48]
  407f60:	ldp	x26, x25, [sp, #32]
  407f64:	ldp	x28, x27, [sp, #16]
  407f68:	mov	w0, #0x22                  	// #34
  407f6c:	ldp	x29, x30, [sp], #96
  407f70:	b	402170 <putc@plt>
  407f74:	sub	sp, sp, #0x120
  407f78:	stp	x29, x30, [sp, #240]
  407f7c:	add	x29, sp, #0xf0
  407f80:	mov	x8, #0xffffffffffffffd0    	// #-48
  407f84:	mov	x9, sp
  407f88:	sub	x10, x29, #0x70
  407f8c:	movk	x8, #0xff80, lsl #32
  407f90:	add	x11, x29, #0x30
  407f94:	add	x9, x9, #0x80
  407f98:	add	x10, x10, #0x30
  407f9c:	stp	x20, x19, [sp, #272]
  407fa0:	stp	x2, x3, [x29, #-112]
  407fa4:	stp	x4, x5, [x29, #-96]
  407fa8:	stp	x6, x7, [x29, #-80]
  407fac:	stp	q1, q2, [sp, #16]
  407fb0:	stp	q3, q4, [sp, #48]
  407fb4:	str	q0, [sp]
  407fb8:	stp	q5, q6, [sp, #80]
  407fbc:	str	q7, [sp, #112]
  407fc0:	stp	x9, x8, [x29, #-16]
  407fc4:	stp	x11, x10, [x29, #-32]
  407fc8:	mov	x19, x0
  407fcc:	ldrb	w0, [x0, #13]
  407fd0:	mov	x20, x1
  407fd4:	str	x28, [sp, #256]
  407fd8:	cbz	w0, 407fe4 <ferror@plt+0x58e4>
  407fdc:	ldr	x1, [x19]
  407fe0:	bl	402170 <putc@plt>
  407fe4:	mov	w8, #0x2c                  	// #44
  407fe8:	strb	w8, [x19, #13]
  407fec:	ldp	q0, q1, [x29, #-32]
  407ff0:	ldr	x0, [x19]
  407ff4:	sub	x2, x29, #0x40
  407ff8:	mov	x1, x20
  407ffc:	stp	q0, q1, [x29, #-64]
  408000:	bl	402620 <vfprintf@plt>
  408004:	ldp	x20, x19, [sp, #272]
  408008:	ldr	x28, [sp, #256]
  40800c:	ldp	x29, x30, [sp, #240]
  408010:	add	sp, sp, #0x120
  408014:	ret
  408018:	stp	x29, x30, [sp, #-32]!
  40801c:	str	x19, [sp, #16]
  408020:	mov	x19, x0
  408024:	ldrb	w0, [x0, #13]
  408028:	mov	x29, sp
  40802c:	cbz	w0, 408038 <ferror@plt+0x5938>
  408030:	ldr	x1, [x19]
  408034:	bl	402170 <putc@plt>
  408038:	ldr	x1, [x19]
  40803c:	mov	w8, #0x2c                  	// #44
  408040:	mov	w0, #0x7b                  	// #123
  408044:	strb	w8, [x19, #13]
  408048:	bl	402170 <putc@plt>
  40804c:	ldr	w8, [x19, #8]
  408050:	strb	wzr, [x19, #13]
  408054:	add	w8, w8, #0x1
  408058:	str	w8, [x19, #8]
  40805c:	ldr	x19, [sp, #16]
  408060:	ldp	x29, x30, [sp], #32
  408064:	ret
  408068:	mov	w1, #0x7d                  	// #125
  40806c:	b	408070 <ferror@plt+0x5970>
  408070:	stp	x29, x30, [sp, #-48]!
  408074:	stp	x22, x21, [sp, #16]
  408078:	stp	x20, x19, [sp, #32]
  40807c:	ldr	w8, [x0, #8]
  408080:	mov	x29, sp
  408084:	cbz	w8, 408110 <ferror@plt+0x5a10>
  408088:	ldrb	w9, [x0, #13]
  40808c:	mov	x19, x0
  408090:	mov	w20, w1
  408094:	sub	w8, w8, #0x1
  408098:	str	w8, [x0, #8]
  40809c:	cbz	w9, 4080ec <ferror@plt+0x59ec>
  4080a0:	ldrb	w8, [x19, #12]
  4080a4:	cbz	w8, 4080ec <ferror@plt+0x59ec>
  4080a8:	ldr	x1, [x19]
  4080ac:	mov	w0, #0xa                   	// #10
  4080b0:	bl	402170 <putc@plt>
  4080b4:	ldr	w8, [x19, #8]
  4080b8:	cbz	w8, 4080ec <ferror@plt+0x59ec>
  4080bc:	adrp	x21, 40c000 <ferror@plt+0x9900>
  4080c0:	mov	w22, wzr
  4080c4:	add	x21, x21, #0x847
  4080c8:	ldr	x3, [x19]
  4080cc:	mov	w1, #0x4                   	// #4
  4080d0:	mov	w2, #0x1                   	// #1
  4080d4:	mov	x0, x21
  4080d8:	bl	4024e0 <fwrite@plt>
  4080dc:	ldr	w8, [x19, #8]
  4080e0:	add	w22, w22, #0x1
  4080e4:	cmp	w22, w8
  4080e8:	b.cc	4080c8 <ferror@plt+0x59c8>  // b.lo, b.ul, b.last
  4080ec:	ldr	x1, [x19]
  4080f0:	mov	w0, w20
  4080f4:	bl	402170 <putc@plt>
  4080f8:	mov	w8, #0x2c                  	// #44
  4080fc:	strb	w8, [x19, #13]
  408100:	ldp	x20, x19, [sp, #32]
  408104:	ldp	x22, x21, [sp, #16]
  408108:	ldp	x29, x30, [sp], #48
  40810c:	ret
  408110:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408114:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408118:	adrp	x3, 40c000 <ferror@plt+0x9900>
  40811c:	add	x0, x0, #0x864
  408120:	add	x1, x1, #0x7f0
  408124:	add	x3, x3, #0x874
  408128:	mov	w2, #0x85                  	// #133
  40812c:	bl	402640 <__assert_fail@plt>
  408130:	stp	x29, x30, [sp, #-32]!
  408134:	str	x19, [sp, #16]
  408138:	mov	x19, x0
  40813c:	ldrb	w0, [x0, #13]
  408140:	mov	x29, sp
  408144:	cbz	w0, 408150 <ferror@plt+0x5a50>
  408148:	ldr	x1, [x19]
  40814c:	bl	402170 <putc@plt>
  408150:	ldr	x1, [x19]
  408154:	mov	w8, #0x2c                  	// #44
  408158:	mov	w0, #0x5b                  	// #91
  40815c:	strb	w8, [x19, #13]
  408160:	bl	402170 <putc@plt>
  408164:	ldr	w8, [x19, #8]
  408168:	ldrb	w9, [x19, #12]
  40816c:	strb	wzr, [x19, #13]
  408170:	add	w8, w8, #0x1
  408174:	str	w8, [x19, #8]
  408178:	cbz	w9, 408190 <ferror@plt+0x5a90>
  40817c:	ldr	x1, [x19]
  408180:	ldr	x19, [sp, #16]
  408184:	mov	w0, #0x20                  	// #32
  408188:	ldp	x29, x30, [sp], #32
  40818c:	b	402170 <putc@plt>
  408190:	ldr	x19, [sp, #16]
  408194:	ldp	x29, x30, [sp], #32
  408198:	ret
  40819c:	stp	x29, x30, [sp, #-32]!
  4081a0:	ldrb	w8, [x0, #12]
  4081a4:	str	x19, [sp, #16]
  4081a8:	mov	x19, x0
  4081ac:	mov	x29, sp
  4081b0:	cbz	w8, 4081c8 <ferror@plt+0x5ac8>
  4081b4:	ldrb	w8, [x19, #13]
  4081b8:	cbz	w8, 4081c8 <ferror@plt+0x5ac8>
  4081bc:	ldr	x1, [x19]
  4081c0:	mov	w0, #0x20                  	// #32
  4081c4:	bl	402170 <putc@plt>
  4081c8:	strb	wzr, [x19, #13]
  4081cc:	mov	x0, x19
  4081d0:	ldr	x19, [sp, #16]
  4081d4:	mov	w1, #0x5d                  	// #93
  4081d8:	ldp	x29, x30, [sp], #32
  4081dc:	b	408070 <ferror@plt+0x5970>
  4081e0:	stp	x29, x30, [sp, #-32]!
  4081e4:	stp	x20, x19, [sp, #16]
  4081e8:	mov	x19, x0
  4081ec:	ldrb	w0, [x0, #13]
  4081f0:	mov	x20, x1
  4081f4:	mov	x29, sp
  4081f8:	cbz	w0, 408204 <ferror@plt+0x5b04>
  4081fc:	ldr	x1, [x19]
  408200:	bl	402170 <putc@plt>
  408204:	mov	w8, #0x2c                  	// #44
  408208:	strb	w8, [x19, #13]
  40820c:	mov	x0, x19
  408210:	mov	x1, x20
  408214:	ldp	x20, x19, [sp, #16]
  408218:	ldp	x29, x30, [sp], #32
  40821c:	b	407dc4 <ferror@plt+0x56c4>
  408220:	adrp	x8, 40c000 <ferror@plt+0x9900>
  408224:	adrp	x9, 40c000 <ferror@plt+0x9900>
  408228:	add	x8, x8, #0x828
  40822c:	add	x9, x9, #0x823
  408230:	tst	w1, #0x1
  408234:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408238:	csel	x2, x9, x8, ne  // ne = any
  40823c:	add	x1, x1, #0x3a2
  408240:	b	407f74 <ferror@plt+0x5874>
  408244:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408248:	add	x1, x1, #0x82e
  40824c:	b	407f74 <ferror@plt+0x5874>
  408250:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408254:	add	x1, x1, #0x833
  408258:	b	407f74 <ferror@plt+0x5874>
  40825c:	and	w2, w1, #0xff
  408260:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408264:	add	x1, x1, #0x836
  408268:	b	407f74 <ferror@plt+0x5874>
  40826c:	and	w2, w1, #0xffff
  408270:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408274:	add	x1, x1, #0x83b
  408278:	b	407f74 <ferror@plt+0x5874>
  40827c:	mov	w2, w1
  408280:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408284:	add	x1, x1, #0x89d
  408288:	b	407f74 <ferror@plt+0x5874>
  40828c:	mov	x2, x1
  408290:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408294:	add	x1, x1, #0x83f
  408298:	b	407f74 <ferror@plt+0x5874>
  40829c:	mov	x2, x1
  4082a0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4082a4:	add	x1, x1, #0x843
  4082a8:	b	407f74 <ferror@plt+0x5874>
  4082ac:	mov	x2, x1
  4082b0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4082b4:	add	x1, x1, #0x83f
  4082b8:	b	407f74 <ferror@plt+0x5874>
  4082bc:	mov	x2, x1
  4082c0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4082c4:	add	x1, x1, #0x194
  4082c8:	b	407f74 <ferror@plt+0x5874>
  4082cc:	mov	w2, w1
  4082d0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4082d4:	add	x1, x1, #0x102
  4082d8:	b	407f74 <ferror@plt+0x5874>
  4082dc:	mov	x2, x1
  4082e0:	adrp	x1, 40b000 <ferror@plt+0x8900>
  4082e4:	add	x1, x1, #0xe26
  4082e8:	b	407f74 <ferror@plt+0x5874>
  4082ec:	stp	x29, x30, [sp, #-32]!
  4082f0:	stp	x20, x19, [sp, #16]
  4082f4:	mov	x29, sp
  4082f8:	mov	x19, x2
  4082fc:	mov	x20, x0
  408300:	bl	407cfc <ferror@plt+0x55fc>
  408304:	ldrb	w0, [x20, #13]
  408308:	cbz	w0, 408314 <ferror@plt+0x5c14>
  40830c:	ldr	x1, [x20]
  408310:	bl	402170 <putc@plt>
  408314:	mov	w8, #0x2c                  	// #44
  408318:	strb	w8, [x20, #13]
  40831c:	mov	x0, x20
  408320:	mov	x1, x19
  408324:	ldp	x20, x19, [sp, #16]
  408328:	ldp	x29, x30, [sp], #32
  40832c:	b	407dc4 <ferror@plt+0x56c4>
  408330:	stp	x29, x30, [sp, #-32]!
  408334:	stp	x20, x19, [sp, #16]
  408338:	mov	x29, sp
  40833c:	mov	w19, w2
  408340:	mov	x20, x0
  408344:	bl	407cfc <ferror@plt+0x55fc>
  408348:	tst	w19, #0x1
  40834c:	mov	x0, x20
  408350:	ldp	x20, x19, [sp, #16]
  408354:	adrp	x8, 40c000 <ferror@plt+0x9900>
  408358:	adrp	x9, 40c000 <ferror@plt+0x9900>
  40835c:	add	x8, x8, #0x828
  408360:	add	x9, x9, #0x823
  408364:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408368:	csel	x2, x9, x8, ne  // ne = any
  40836c:	add	x1, x1, #0x3a2
  408370:	ldp	x29, x30, [sp], #32
  408374:	b	407f74 <ferror@plt+0x5874>
  408378:	str	d8, [sp, #-32]!
  40837c:	stp	x29, x30, [sp, #8]
  408380:	str	x19, [sp, #24]
  408384:	mov	x29, sp
  408388:	mov	v8.16b, v0.16b
  40838c:	mov	x19, x0
  408390:	bl	407cfc <ferror@plt+0x55fc>
  408394:	mov	x0, x19
  408398:	ldr	x19, [sp, #24]
  40839c:	ldp	x29, x30, [sp, #8]
  4083a0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4083a4:	add	x1, x1, #0x833
  4083a8:	mov	v0.16b, v8.16b
  4083ac:	ldr	d8, [sp], #32
  4083b0:	b	407f74 <ferror@plt+0x5874>
  4083b4:	stp	x29, x30, [sp, #-32]!
  4083b8:	stp	x20, x19, [sp, #16]
  4083bc:	mov	x29, sp
  4083c0:	mov	w19, w2
  4083c4:	mov	x20, x0
  4083c8:	bl	407cfc <ferror@plt+0x55fc>
  4083cc:	mov	x0, x20
  4083d0:	mov	w2, w19
  4083d4:	ldp	x20, x19, [sp, #16]
  4083d8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4083dc:	add	x1, x1, #0x89d
  4083e0:	ldp	x29, x30, [sp], #32
  4083e4:	b	407f74 <ferror@plt+0x5874>
  4083e8:	stp	x29, x30, [sp, #-32]!
  4083ec:	stp	x20, x19, [sp, #16]
  4083f0:	mov	x29, sp
  4083f4:	mov	x19, x2
  4083f8:	mov	x20, x0
  4083fc:	bl	407cfc <ferror@plt+0x55fc>
  408400:	mov	x0, x20
  408404:	mov	x2, x19
  408408:	ldp	x20, x19, [sp, #16]
  40840c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408410:	add	x1, x1, #0x83f
  408414:	ldp	x29, x30, [sp], #32
  408418:	b	407f74 <ferror@plt+0x5874>
  40841c:	stp	x29, x30, [sp, #-32]!
  408420:	stp	x20, x19, [sp, #16]
  408424:	mov	x29, sp
  408428:	mov	x19, x2
  40842c:	mov	x20, x0
  408430:	bl	407cfc <ferror@plt+0x55fc>
  408434:	mov	x0, x20
  408438:	mov	x2, x19
  40843c:	ldp	x20, x19, [sp, #16]
  408440:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408444:	add	x1, x1, #0x843
  408448:	ldp	x29, x30, [sp], #32
  40844c:	b	407f74 <ferror@plt+0x5874>
  408450:	stp	x29, x30, [sp, #-32]!
  408454:	stp	x20, x19, [sp, #16]
  408458:	mov	x29, sp
  40845c:	mov	w19, w2
  408460:	mov	x20, x0
  408464:	bl	407cfc <ferror@plt+0x55fc>
  408468:	and	w2, w19, #0xff
  40846c:	mov	x0, x20
  408470:	ldp	x20, x19, [sp, #16]
  408474:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408478:	add	x1, x1, #0x836
  40847c:	ldp	x29, x30, [sp], #32
  408480:	b	407f74 <ferror@plt+0x5874>
  408484:	stp	x29, x30, [sp, #-32]!
  408488:	stp	x20, x19, [sp, #16]
  40848c:	mov	x29, sp
  408490:	mov	w19, w2
  408494:	mov	x20, x0
  408498:	bl	407cfc <ferror@plt+0x55fc>
  40849c:	and	w2, w19, #0xffff
  4084a0:	mov	x0, x20
  4084a4:	ldp	x20, x19, [sp, #16]
  4084a8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4084ac:	add	x1, x1, #0x83b
  4084b0:	ldp	x29, x30, [sp], #32
  4084b4:	b	407f74 <ferror@plt+0x5874>
  4084b8:	stp	x29, x30, [sp, #-32]!
  4084bc:	stp	x20, x19, [sp, #16]
  4084c0:	mov	x29, sp
  4084c4:	mov	x19, x2
  4084c8:	mov	x20, x0
  4084cc:	bl	407cfc <ferror@plt+0x55fc>
  4084d0:	mov	x0, x20
  4084d4:	mov	x2, x19
  4084d8:	ldp	x20, x19, [sp, #16]
  4084dc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4084e0:	add	x1, x1, #0x83f
  4084e4:	ldp	x29, x30, [sp], #32
  4084e8:	b	407f74 <ferror@plt+0x5874>
  4084ec:	stp	x29, x30, [sp, #-32]!
  4084f0:	stp	x20, x19, [sp, #16]
  4084f4:	mov	x29, sp
  4084f8:	mov	x19, x2
  4084fc:	mov	x20, x0
  408500:	bl	407cfc <ferror@plt+0x55fc>
  408504:	mov	x0, x20
  408508:	mov	x2, x19
  40850c:	ldp	x20, x19, [sp, #16]
  408510:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408514:	add	x1, x1, #0x194
  408518:	ldp	x29, x30, [sp], #32
  40851c:	b	407f74 <ferror@plt+0x5874>
  408520:	stp	x29, x30, [sp, #-32]!
  408524:	stp	x20, x19, [sp, #16]
  408528:	mov	x29, sp
  40852c:	mov	w19, w2
  408530:	mov	x20, x0
  408534:	bl	407cfc <ferror@plt+0x55fc>
  408538:	mov	x0, x20
  40853c:	mov	w2, w19
  408540:	ldp	x20, x19, [sp, #16]
  408544:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408548:	add	x1, x1, #0x102
  40854c:	ldp	x29, x30, [sp], #32
  408550:	b	407f74 <ferror@plt+0x5874>
  408554:	stp	x29, x30, [sp, #-32]!
  408558:	stp	x20, x19, [sp, #16]
  40855c:	mov	x29, sp
  408560:	mov	x19, x2
  408564:	mov	x20, x0
  408568:	bl	407cfc <ferror@plt+0x55fc>
  40856c:	mov	x0, x20
  408570:	mov	x2, x19
  408574:	ldp	x20, x19, [sp, #16]
  408578:	adrp	x1, 40b000 <ferror@plt+0x8900>
  40857c:	add	x1, x1, #0xe26
  408580:	ldp	x29, x30, [sp], #32
  408584:	b	407f74 <ferror@plt+0x5874>
  408588:	stp	x29, x30, [sp, #-32]!
  40858c:	str	x19, [sp, #16]
  408590:	mov	x29, sp
  408594:	mov	x19, x0
  408598:	bl	407cfc <ferror@plt+0x55fc>
  40859c:	mov	x0, x19
  4085a0:	ldr	x19, [sp, #16]
  4085a4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4085a8:	add	x1, x1, #0x82e
  4085ac:	ldp	x29, x30, [sp], #32
  4085b0:	b	407f74 <ferror@plt+0x5874>
  4085b4:	stp	x29, x30, [sp, #-32]!
  4085b8:	str	x19, [sp, #16]
  4085bc:	mov	x29, sp
  4085c0:	cbz	w0, 408608 <ferror@plt+0x5f08>
  4085c4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4085c8:	ldr	x8, [x8, #4016]
  4085cc:	ldr	x0, [x8]
  4085d0:	bl	407c54 <ferror@plt+0x5554>
  4085d4:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4085d8:	str	x0, [x19, #3536]
  4085dc:	cbz	x0, 408614 <ferror@plt+0x5f14>
  4085e0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4085e4:	ldr	x8, [x8, #4056]
  4085e8:	ldr	w8, [x8]
  4085ec:	cbz	w8, 4085fc <ferror@plt+0x5efc>
  4085f0:	mov	w1, #0x1                   	// #1
  4085f4:	bl	407cf0 <ferror@plt+0x55f0>
  4085f8:	ldr	x0, [x19, #3536]
  4085fc:	ldr	x19, [sp, #16]
  408600:	ldp	x29, x30, [sp], #32
  408604:	b	408130 <ferror@plt+0x5a30>
  408608:	ldr	x19, [sp, #16]
  40860c:	ldp	x29, x30, [sp], #32
  408610:	ret
  408614:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408618:	add	x0, x0, #0x8ad
  40861c:	bl	4020c0 <perror@plt>
  408620:	mov	w0, #0x1                   	// #1
  408624:	bl	4020b0 <exit@plt>
  408628:	stp	x29, x30, [sp, #-16]!
  40862c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408630:	ldr	x0, [x8, #3536]
  408634:	mov	x29, sp
  408638:	cbz	x0, 408650 <ferror@plt+0x5f50>
  40863c:	bl	40819c <ferror@plt+0x5a9c>
  408640:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408644:	add	x0, x0, #0xdd0
  408648:	ldp	x29, x30, [sp], #16
  40864c:	b	407c88 <ferror@plt+0x5588>
  408650:	ldp	x29, x30, [sp], #16
  408654:	ret
  408658:	stp	x29, x30, [sp, #-16]!
  40865c:	mov	x29, sp
  408660:	cbz	w0, 40869c <ferror@plt+0x5f9c>
  408664:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408668:	ldr	x8, [x8, #4016]
  40866c:	ldr	x0, [x8]
  408670:	bl	407c54 <ferror@plt+0x5554>
  408674:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408678:	str	x0, [x8, #3536]
  40867c:	cbz	x0, 4086a4 <ferror@plt+0x5fa4>
  408680:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408684:	ldr	x8, [x8, #4056]
  408688:	ldr	w8, [x8]
  40868c:	cbz	w8, 40869c <ferror@plt+0x5f9c>
  408690:	mov	w1, #0x1                   	// #1
  408694:	ldp	x29, x30, [sp], #16
  408698:	b	407cf0 <ferror@plt+0x55f0>
  40869c:	ldp	x29, x30, [sp], #16
  4086a0:	ret
  4086a4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4086a8:	add	x0, x0, #0x8ad
  4086ac:	bl	4020c0 <perror@plt>
  4086b0:	mov	w0, #0x1                   	// #1
  4086b4:	bl	4020b0 <exit@plt>
  4086b8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4086bc:	ldr	x8, [x8, #3536]
  4086c0:	cbz	x8, 4086d0 <ferror@plt+0x5fd0>
  4086c4:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4086c8:	add	x0, x0, #0xdd0
  4086cc:	b	407c88 <ferror@plt+0x5588>
  4086d0:	ret
  4086d4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4086d8:	ldr	x8, [x8, #3536]
  4086dc:	cmp	x8, #0x0
  4086e0:	cset	w0, ne  // ne = any
  4086e4:	ret
  4086e8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4086ec:	ldr	x0, [x8, #3536]
  4086f0:	ret
  4086f4:	stp	x29, x30, [sp, #-32]!
  4086f8:	str	x19, [sp, #16]
  4086fc:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408700:	ldr	x8, [x19, #3536]
  408704:	mov	x29, sp
  408708:	cbz	x8, 408730 <ferror@plt+0x6030>
  40870c:	mov	x1, x0
  408710:	cbz	x0, 408720 <ferror@plt+0x6020>
  408714:	mov	x0, x8
  408718:	bl	407cfc <ferror@plt+0x55fc>
  40871c:	ldr	x8, [x19, #3536]
  408720:	ldr	x19, [sp, #16]
  408724:	mov	x0, x8
  408728:	ldp	x29, x30, [sp], #32
  40872c:	b	408018 <ferror@plt+0x5918>
  408730:	ldr	x19, [sp, #16]
  408734:	ldp	x29, x30, [sp], #32
  408738:	ret
  40873c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408740:	ldr	x0, [x8, #3536]
  408744:	cbz	x0, 40874c <ferror@plt+0x604c>
  408748:	b	408068 <ferror@plt+0x5968>
  40874c:	ret
  408750:	stp	x29, x30, [sp, #-32]!
  408754:	str	x19, [sp, #16]
  408758:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40875c:	ldr	x8, [x19, #3536]
  408760:	tst	w0, #0x6
  408764:	mov	x29, sp
  408768:	b.eq	408790 <ferror@plt+0x6090>  // b.none
  40876c:	cbz	x8, 408794 <ferror@plt+0x6094>
  408770:	cbz	x1, 408780 <ferror@plt+0x6080>
  408774:	mov	x0, x8
  408778:	bl	407cfc <ferror@plt+0x55fc>
  40877c:	ldr	x8, [x19, #3536]
  408780:	ldr	x19, [sp, #16]
  408784:	mov	x0, x8
  408788:	ldp	x29, x30, [sp], #32
  40878c:	b	408130 <ferror@plt+0x5a30>
  408790:	cbnz	x8, 4087b4 <ferror@plt+0x60b4>
  408794:	mov	w8, #0x5                   	// #5
  408798:	tst	w0, w8
  40879c:	b.eq	4087b4 <ferror@plt+0x60b4>  // b.none
  4087a0:	ldr	x19, [sp, #16]
  4087a4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4087a8:	add	x0, x0, #0x3a2
  4087ac:	ldp	x29, x30, [sp], #32
  4087b0:	b	402630 <printf@plt>
  4087b4:	ldr	x19, [sp, #16]
  4087b8:	ldp	x29, x30, [sp], #32
  4087bc:	ret
  4087c0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4087c4:	ldr	x8, [x8, #3536]
  4087c8:	tst	w0, #0x6
  4087cc:	b.eq	4087dc <ferror@plt+0x60dc>  // b.none
  4087d0:	cbz	x8, 4087e0 <ferror@plt+0x60e0>
  4087d4:	mov	x0, x8
  4087d8:	b	40819c <ferror@plt+0x5a9c>
  4087dc:	cbnz	x8, 4087f8 <ferror@plt+0x60f8>
  4087e0:	mov	w8, #0x5                   	// #5
  4087e4:	tst	w0, w8
  4087e8:	b.eq	4087f8 <ferror@plt+0x60f8>  // b.none
  4087ec:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4087f0:	add	x0, x0, #0x3a2
  4087f4:	b	402630 <printf@plt>
  4087f8:	ret
  4087fc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408800:	ldr	x8, [x8, #3536]
  408804:	tst	w0, #0x6
  408808:	b.eq	408824 <ferror@plt+0x6124>  // b.none
  40880c:	cbz	x8, 408828 <ferror@plt+0x6128>
  408810:	mov	x0, x8
  408814:	cbz	x2, 408850 <ferror@plt+0x6150>
  408818:	mov	x1, x2
  40881c:	mov	w2, w4
  408820:	b	408520 <ferror@plt+0x5e20>
  408824:	cbnz	x8, 40884c <ferror@plt+0x614c>
  408828:	mov	w8, #0x5                   	// #5
  40882c:	tst	w0, w8
  408830:	b.eq	40884c <ferror@plt+0x614c>  // b.none
  408834:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408838:	ldr	x8, [x8, #4016]
  40883c:	mov	x2, x3
  408840:	mov	w3, w4
  408844:	ldr	x0, [x8]
  408848:	b	4090b8 <ferror@plt+0x69b8>
  40884c:	ret
  408850:	mov	w1, w4
  408854:	b	4082cc <ferror@plt+0x5bcc>
  408858:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40885c:	ldr	x8, [x8, #3536]
  408860:	tst	w0, #0x6
  408864:	b.eq	408880 <ferror@plt+0x6180>  // b.none
  408868:	cbz	x8, 408884 <ferror@plt+0x6184>
  40886c:	mov	x0, x8
  408870:	cbz	x2, 4088ac <ferror@plt+0x61ac>
  408874:	mov	x1, x2
  408878:	mov	x2, x4
  40887c:	b	408554 <ferror@plt+0x5e54>
  408880:	cbnz	x8, 4088a8 <ferror@plt+0x61a8>
  408884:	mov	w8, #0x5                   	// #5
  408888:	tst	w0, w8
  40888c:	b.eq	4088a8 <ferror@plt+0x61a8>  // b.none
  408890:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408894:	ldr	x8, [x8, #4016]
  408898:	mov	x2, x3
  40889c:	mov	x3, x4
  4088a0:	ldr	x0, [x8]
  4088a4:	b	4090b8 <ferror@plt+0x69b8>
  4088a8:	ret
  4088ac:	mov	x1, x4
  4088b0:	b	4082dc <ferror@plt+0x5bdc>
  4088b4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4088b8:	ldr	x8, [x8, #3536]
  4088bc:	tst	w0, #0x6
  4088c0:	b.eq	4088dc <ferror@plt+0x61dc>  // b.none
  4088c4:	cbz	x8, 4088e0 <ferror@plt+0x61e0>
  4088c8:	mov	x0, x8
  4088cc:	cbz	x2, 40890c <ferror@plt+0x620c>
  4088d0:	mov	x1, x2
  4088d4:	mov	w2, w4
  4088d8:	b	408450 <ferror@plt+0x5d50>
  4088dc:	cbnz	x8, 408908 <ferror@plt+0x6208>
  4088e0:	mov	w8, #0x5                   	// #5
  4088e4:	tst	w0, w8
  4088e8:	b.eq	408908 <ferror@plt+0x6208>  // b.none
  4088ec:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4088f0:	ldr	x8, [x8, #4016]
  4088f4:	mov	x2, x3
  4088f8:	ldr	x0, [x8]
  4088fc:	and	w8, w4, #0xff
  408900:	mov	w3, w8
  408904:	b	4090b8 <ferror@plt+0x69b8>
  408908:	ret
  40890c:	mov	w1, w4
  408910:	b	40825c <ferror@plt+0x5b5c>
  408914:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408918:	ldr	x8, [x8, #3536]
  40891c:	tst	w0, #0x6
  408920:	b.eq	40893c <ferror@plt+0x623c>  // b.none
  408924:	cbz	x8, 408940 <ferror@plt+0x6240>
  408928:	mov	x0, x8
  40892c:	cbz	x2, 40896c <ferror@plt+0x626c>
  408930:	mov	x1, x2
  408934:	mov	w2, w4
  408938:	b	408484 <ferror@plt+0x5d84>
  40893c:	cbnz	x8, 408968 <ferror@plt+0x6268>
  408940:	mov	w8, #0x5                   	// #5
  408944:	tst	w0, w8
  408948:	b.eq	408968 <ferror@plt+0x6268>  // b.none
  40894c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408950:	ldr	x8, [x8, #4016]
  408954:	mov	x2, x3
  408958:	ldr	x0, [x8]
  40895c:	and	w8, w4, #0xffff
  408960:	mov	w3, w8
  408964:	b	4090b8 <ferror@plt+0x69b8>
  408968:	ret
  40896c:	mov	w1, w4
  408970:	b	40826c <ferror@plt+0x5b6c>
  408974:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408978:	ldr	x8, [x8, #3536]
  40897c:	tst	w0, #0x6
  408980:	b.eq	40899c <ferror@plt+0x629c>  // b.none
  408984:	cbz	x8, 4089a0 <ferror@plt+0x62a0>
  408988:	mov	x0, x8
  40898c:	cbz	x2, 4089c8 <ferror@plt+0x62c8>
  408990:	mov	x1, x2
  408994:	mov	w2, w4
  408998:	b	4083b4 <ferror@plt+0x5cb4>
  40899c:	cbnz	x8, 4089c4 <ferror@plt+0x62c4>
  4089a0:	mov	w8, #0x5                   	// #5
  4089a4:	tst	w0, w8
  4089a8:	b.eq	4089c4 <ferror@plt+0x62c4>  // b.none
  4089ac:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4089b0:	ldr	x8, [x8, #4016]
  4089b4:	mov	x2, x3
  4089b8:	mov	w3, w4
  4089bc:	ldr	x0, [x8]
  4089c0:	b	4090b8 <ferror@plt+0x69b8>
  4089c4:	ret
  4089c8:	mov	w1, w4
  4089cc:	b	40827c <ferror@plt+0x5b7c>
  4089d0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4089d4:	ldr	x8, [x8, #3536]
  4089d8:	tst	w0, #0x6
  4089dc:	b.eq	4089f8 <ferror@plt+0x62f8>  // b.none
  4089e0:	cbz	x8, 4089fc <ferror@plt+0x62fc>
  4089e4:	mov	x0, x8
  4089e8:	cbz	x2, 408a24 <ferror@plt+0x6324>
  4089ec:	mov	x1, x2
  4089f0:	mov	x2, x4
  4089f4:	b	4083e8 <ferror@plt+0x5ce8>
  4089f8:	cbnz	x8, 408a20 <ferror@plt+0x6320>
  4089fc:	mov	w8, #0x5                   	// #5
  408a00:	tst	w0, w8
  408a04:	b.eq	408a20 <ferror@plt+0x6320>  // b.none
  408a08:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408a0c:	ldr	x8, [x8, #4016]
  408a10:	mov	x2, x3
  408a14:	mov	x3, x4
  408a18:	ldr	x0, [x8]
  408a1c:	b	4090b8 <ferror@plt+0x69b8>
  408a20:	ret
  408a24:	mov	x1, x4
  408a28:	b	40828c <ferror@plt+0x5b8c>
  408a2c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408a30:	ldr	x8, [x8, #3536]
  408a34:	tst	w0, #0x6
  408a38:	b.eq	408a54 <ferror@plt+0x6354>  // b.none
  408a3c:	cbz	x8, 408a58 <ferror@plt+0x6358>
  408a40:	mov	x0, x8
  408a44:	cbz	x2, 408a80 <ferror@plt+0x6380>
  408a48:	mov	x1, x2
  408a4c:	mov	x2, x4
  408a50:	b	4084b8 <ferror@plt+0x5db8>
  408a54:	cbnz	x8, 408a7c <ferror@plt+0x637c>
  408a58:	mov	w8, #0x5                   	// #5
  408a5c:	tst	w0, w8
  408a60:	b.eq	408a7c <ferror@plt+0x637c>  // b.none
  408a64:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408a68:	ldr	x8, [x8, #4016]
  408a6c:	mov	x2, x3
  408a70:	mov	x3, x4
  408a74:	ldr	x0, [x8]
  408a78:	b	4090b8 <ferror@plt+0x69b8>
  408a7c:	ret
  408a80:	mov	x1, x4
  408a84:	b	4082ac <ferror@plt+0x5bac>
  408a88:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408a8c:	ldr	x8, [x8, #3536]
  408a90:	tst	w0, #0x6
  408a94:	b.eq	408ab0 <ferror@plt+0x63b0>  // b.none
  408a98:	cbz	x8, 408ab4 <ferror@plt+0x63b4>
  408a9c:	mov	x0, x8
  408aa0:	cbz	x2, 408adc <ferror@plt+0x63dc>
  408aa4:	mov	x1, x2
  408aa8:	mov	x2, x4
  408aac:	b	4084ec <ferror@plt+0x5dec>
  408ab0:	cbnz	x8, 408ad8 <ferror@plt+0x63d8>
  408ab4:	mov	w8, #0x5                   	// #5
  408ab8:	tst	w0, w8
  408abc:	b.eq	408ad8 <ferror@plt+0x63d8>  // b.none
  408ac0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408ac4:	ldr	x8, [x8, #4016]
  408ac8:	mov	x2, x3
  408acc:	mov	x3, x4
  408ad0:	ldr	x0, [x8]
  408ad4:	b	4090b8 <ferror@plt+0x69b8>
  408ad8:	ret
  408adc:	mov	x1, x4
  408ae0:	b	4082bc <ferror@plt+0x5bbc>
  408ae4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ae8:	ldr	x8, [x8, #3536]
  408aec:	tst	w0, #0x6
  408af0:	b.eq	408b08 <ferror@plt+0x6408>  // b.none
  408af4:	cbz	x8, 408b0c <ferror@plt+0x640c>
  408af8:	mov	x0, x8
  408afc:	cbz	x2, 408b30 <ferror@plt+0x6430>
  408b00:	mov	x1, x2
  408b04:	b	408378 <ferror@plt+0x5c78>
  408b08:	cbnz	x8, 408b2c <ferror@plt+0x642c>
  408b0c:	mov	w8, #0x5                   	// #5
  408b10:	tst	w0, w8
  408b14:	b.eq	408b2c <ferror@plt+0x642c>  // b.none
  408b18:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408b1c:	ldr	x8, [x8, #4016]
  408b20:	mov	x2, x3
  408b24:	ldr	x0, [x8]
  408b28:	b	4090b8 <ferror@plt+0x69b8>
  408b2c:	ret
  408b30:	b	408250 <ferror@plt+0x5b50>
  408b34:	sub	sp, sp, #0x60
  408b38:	stp	x20, x19, [sp, #80]
  408b3c:	mov	x20, x0
  408b40:	adrp	x2, 40c000 <ferror@plt+0x9900>
  408b44:	mov	w19, w1
  408b48:	add	x2, x2, #0x899
  408b4c:	mov	x0, sp
  408b50:	mov	w1, #0x40                  	// #64
  408b54:	mov	x3, x20
  408b58:	stp	x29, x30, [sp, #64]
  408b5c:	add	x29, sp, #0x40
  408b60:	bl	4021b0 <snprintf@plt>
  408b64:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408b68:	ldr	x0, [x8, #3536]
  408b6c:	cbz	x0, 408b84 <ferror@plt+0x6484>
  408b70:	cbz	x20, 408ba4 <ferror@plt+0x64a4>
  408b74:	mov	x1, x20
  408b78:	mov	w2, w19
  408b7c:	bl	4083b4 <ferror@plt+0x5cb4>
  408b80:	b	408bac <ferror@plt+0x64ac>
  408b84:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408b88:	ldr	x8, [x8, #4016]
  408b8c:	mov	x2, sp
  408b90:	mov	w1, #0x6                   	// #6
  408b94:	mov	w3, w19
  408b98:	ldr	x0, [x8]
  408b9c:	bl	4090b8 <ferror@plt+0x69b8>
  408ba0:	b	408bac <ferror@plt+0x64ac>
  408ba4:	mov	w1, w19
  408ba8:	bl	40827c <ferror@plt+0x5b7c>
  408bac:	ldp	x20, x19, [sp, #80]
  408bb0:	ldp	x29, x30, [sp, #64]
  408bb4:	add	sp, sp, #0x60
  408bb8:	ret
  408bbc:	sub	sp, sp, #0x60
  408bc0:	stp	x20, x19, [sp, #80]
  408bc4:	mov	x20, x0
  408bc8:	adrp	x2, 40c000 <ferror@plt+0x9900>
  408bcc:	mov	x19, x1
  408bd0:	add	x2, x2, #0x8a0
  408bd4:	mov	x0, sp
  408bd8:	mov	w1, #0x40                  	// #64
  408bdc:	mov	x3, x20
  408be0:	stp	x29, x30, [sp, #64]
  408be4:	add	x29, sp, #0x40
  408be8:	bl	4021b0 <snprintf@plt>
  408bec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408bf0:	ldr	x0, [x8, #3536]
  408bf4:	cbz	x0, 408c0c <ferror@plt+0x650c>
  408bf8:	cbz	x20, 408c2c <ferror@plt+0x652c>
  408bfc:	cbnz	x19, 408c2c <ferror@plt+0x652c>
  408c00:	mov	x1, x20
  408c04:	bl	407cfc <ferror@plt+0x55fc>
  408c08:	b	408c4c <ferror@plt+0x654c>
  408c0c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408c10:	ldr	x8, [x8, #4016]
  408c14:	mov	x2, sp
  408c18:	mov	w1, #0x6                   	// #6
  408c1c:	mov	x3, x19
  408c20:	ldr	x0, [x8]
  408c24:	bl	4090b8 <ferror@plt+0x69b8>
  408c28:	b	408c4c <ferror@plt+0x654c>
  408c2c:	cbnz	x20, 408c40 <ferror@plt+0x6540>
  408c30:	cbz	x19, 408c40 <ferror@plt+0x6540>
  408c34:	mov	x1, x19
  408c38:	bl	4081e0 <ferror@plt+0x5ae0>
  408c3c:	b	408c4c <ferror@plt+0x654c>
  408c40:	mov	x1, x20
  408c44:	mov	x2, x19
  408c48:	bl	4082ec <ferror@plt+0x5bec>
  408c4c:	ldp	x20, x19, [sp, #80]
  408c50:	ldp	x29, x30, [sp, #64]
  408c54:	add	sp, sp, #0x60
  408c58:	ret
  408c5c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408c60:	ldr	x8, [x8, #3536]
  408c64:	tst	w0, #0x6
  408c68:	b.eq	408c84 <ferror@plt+0x6584>  // b.none
  408c6c:	cbz	x8, 408c88 <ferror@plt+0x6588>
  408c70:	cbz	x2, 408cb0 <ferror@plt+0x65b0>
  408c74:	cbnz	x4, 408cb0 <ferror@plt+0x65b0>
  408c78:	mov	x0, x8
  408c7c:	mov	x1, x2
  408c80:	b	407cfc <ferror@plt+0x55fc>
  408c84:	cbnz	x8, 408cac <ferror@plt+0x65ac>
  408c88:	mov	w8, #0x5                   	// #5
  408c8c:	tst	w0, w8
  408c90:	b.eq	408cac <ferror@plt+0x65ac>  // b.none
  408c94:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408c98:	ldr	x8, [x8, #4016]
  408c9c:	mov	x2, x3
  408ca0:	mov	x3, x4
  408ca4:	ldr	x0, [x8]
  408ca8:	b	4090b8 <ferror@plt+0x69b8>
  408cac:	ret
  408cb0:	cbnz	x2, 408cc4 <ferror@plt+0x65c4>
  408cb4:	cbz	x4, 408cc4 <ferror@plt+0x65c4>
  408cb8:	mov	x0, x8
  408cbc:	mov	x1, x4
  408cc0:	b	4081e0 <ferror@plt+0x5ae0>
  408cc4:	mov	x0, x8
  408cc8:	mov	x1, x2
  408ccc:	mov	x2, x4
  408cd0:	b	4082ec <ferror@plt+0x5bec>
  408cd4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408cd8:	ldr	x8, [x8, #3536]
  408cdc:	tst	w0, #0x6
  408ce0:	b.eq	408d00 <ferror@plt+0x6600>  // b.none
  408ce4:	cbz	x8, 408d04 <ferror@plt+0x6604>
  408ce8:	cbz	x2, 408d44 <ferror@plt+0x6644>
  408cec:	and	w9, w4, #0x1
  408cf0:	mov	x0, x8
  408cf4:	mov	x1, x2
  408cf8:	mov	w2, w9
  408cfc:	b	408330 <ferror@plt+0x5c30>
  408d00:	cbnz	x8, 408d40 <ferror@plt+0x6640>
  408d04:	mov	w8, #0x5                   	// #5
  408d08:	tst	w0, w8
  408d0c:	b.eq	408d40 <ferror@plt+0x6640>  // b.none
  408d10:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408d14:	ldr	x8, [x8, #4016]
  408d18:	adrp	x9, 40c000 <ferror@plt+0x9900>
  408d1c:	add	x9, x9, #0x823
  408d20:	tst	w4, #0x1
  408d24:	ldr	x0, [x8]
  408d28:	adrp	x8, 40c000 <ferror@plt+0x9900>
  408d2c:	add	x8, x8, #0x828
  408d30:	csel	x8, x9, x8, ne  // ne = any
  408d34:	mov	x2, x3
  408d38:	mov	x3, x8
  408d3c:	b	4090b8 <ferror@plt+0x69b8>
  408d40:	ret
  408d44:	and	w1, w4, #0x1
  408d48:	mov	x0, x8
  408d4c:	b	408220 <ferror@plt+0x5b20>
  408d50:	sub	sp, sp, #0x60
  408d54:	stp	x29, x30, [sp, #64]
  408d58:	stp	x20, x19, [sp, #80]
  408d5c:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408d60:	ldr	x8, [x20, #3536]
  408d64:	tst	w0, #0x6
  408d68:	add	x29, sp, #0x40
  408d6c:	b.eq	408dac <ferror@plt+0x66ac>  // b.none
  408d70:	cbz	x8, 408dac <ferror@plt+0x66ac>
  408d74:	mov	x19, x2
  408d78:	adrp	x2, 40c000 <ferror@plt+0x9900>
  408d7c:	add	x2, x2, #0x8a7
  408d80:	mov	x0, sp
  408d84:	mov	w1, #0x40                  	// #64
  408d88:	mov	x3, x4
  408d8c:	bl	4021b0 <snprintf@plt>
  408d90:	ldr	x0, [x20, #3536]
  408d94:	cbz	x0, 408de8 <ferror@plt+0x66e8>
  408d98:	cbz	x19, 408de0 <ferror@plt+0x66e0>
  408d9c:	mov	x2, sp
  408da0:	mov	x1, x19
  408da4:	bl	4082ec <ferror@plt+0x5bec>
  408da8:	b	408de8 <ferror@plt+0x66e8>
  408dac:	mov	w9, #0x5                   	// #5
  408db0:	tst	w0, w9
  408db4:	b.eq	408de8 <ferror@plt+0x66e8>  // b.none
  408db8:	cbnz	x8, 408de8 <ferror@plt+0x66e8>
  408dbc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408dc0:	ldr	x8, [x8, #4016]
  408dc4:	ldp	x20, x19, [sp, #80]
  408dc8:	ldp	x29, x30, [sp, #64]
  408dcc:	mov	x2, x3
  408dd0:	ldr	x0, [x8]
  408dd4:	mov	x3, x4
  408dd8:	add	sp, sp, #0x60
  408ddc:	b	4090b8 <ferror@plt+0x69b8>
  408de0:	mov	x1, sp
  408de4:	bl	4081e0 <ferror@plt+0x5ae0>
  408de8:	ldp	x20, x19, [sp, #80]
  408dec:	ldp	x29, x30, [sp, #64]
  408df0:	add	sp, sp, #0x60
  408df4:	ret
  408df8:	sub	sp, sp, #0x60
  408dfc:	stp	x29, x30, [sp, #64]
  408e00:	stp	x20, x19, [sp, #80]
  408e04:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408e08:	ldr	x8, [x20, #3536]
  408e0c:	tst	w0, #0x6
  408e10:	add	x29, sp, #0x40
  408e14:	b.eq	408e50 <ferror@plt+0x6750>  // b.none
  408e18:	cbz	x8, 408e50 <ferror@plt+0x6750>
  408e1c:	mov	x19, x2
  408e20:	adrp	x2, 40c000 <ferror@plt+0x9900>
  408e24:	add	x2, x2, #0x7b4
  408e28:	mov	x0, sp
  408e2c:	mov	w1, #0x40                  	// #64
  408e30:	mov	w3, w4
  408e34:	bl	4021b0 <snprintf@plt>
  408e38:	ldr	x0, [x20, #3536]
  408e3c:	cbz	x19, 408e84 <ferror@plt+0x6784>
  408e40:	mov	x2, sp
  408e44:	mov	x1, x19
  408e48:	bl	4082ec <ferror@plt+0x5bec>
  408e4c:	b	408e8c <ferror@plt+0x678c>
  408e50:	mov	w9, #0x5                   	// #5
  408e54:	tst	w0, w9
  408e58:	b.eq	408e8c <ferror@plt+0x678c>  // b.none
  408e5c:	cbnz	x8, 408e8c <ferror@plt+0x678c>
  408e60:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408e64:	ldr	x8, [x8, #4016]
  408e68:	ldp	x20, x19, [sp, #80]
  408e6c:	ldp	x29, x30, [sp, #64]
  408e70:	mov	x2, x3
  408e74:	ldr	x0, [x8]
  408e78:	mov	w3, w4
  408e7c:	add	sp, sp, #0x60
  408e80:	b	4090b8 <ferror@plt+0x69b8>
  408e84:	mov	x1, sp
  408e88:	bl	4081e0 <ferror@plt+0x5ae0>
  408e8c:	ldp	x20, x19, [sp, #80]
  408e90:	ldp	x29, x30, [sp, #64]
  408e94:	add	sp, sp, #0x60
  408e98:	ret
  408e9c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ea0:	ldr	x8, [x8, #3536]
  408ea4:	tst	w0, #0x6
  408ea8:	b.eq	408ec0 <ferror@plt+0x67c0>  // b.none
  408eac:	cbz	x8, 408ec4 <ferror@plt+0x67c4>
  408eb0:	mov	x0, x8
  408eb4:	cbz	x2, 408eec <ferror@plt+0x67ec>
  408eb8:	mov	x1, x2
  408ebc:	b	408588 <ferror@plt+0x5e88>
  408ec0:	cbnz	x8, 408ee8 <ferror@plt+0x67e8>
  408ec4:	mov	w8, #0x5                   	// #5
  408ec8:	tst	w0, w8
  408ecc:	b.eq	408ee8 <ferror@plt+0x67e8>  // b.none
  408ed0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408ed4:	ldr	x8, [x8, #4016]
  408ed8:	mov	x2, x3
  408edc:	mov	x3, x4
  408ee0:	ldr	x0, [x8]
  408ee4:	b	4090b8 <ferror@plt+0x69b8>
  408ee8:	ret
  408eec:	b	408244 <ferror@plt+0x5b44>
  408ef0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ef4:	ldr	x8, [x8, #3536]
  408ef8:	cbz	x8, 408f00 <ferror@plt+0x6800>
  408efc:	ret
  408f00:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408f04:	ldr	x8, [x8, #4048]
  408f08:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408f0c:	add	x0, x0, #0x3a2
  408f10:	ldr	x1, [x8]
  408f14:	b	402630 <printf@plt>
  408f18:	stp	x29, x30, [sp, #-32]!
  408f1c:	str	x19, [sp, #16]
  408f20:	mov	w19, wzr
  408f24:	mov	x29, sp
  408f28:	cbz	w0, 408fb4 <ferror@plt+0x68b4>
  408f2c:	cbnz	w1, 408fb4 <ferror@plt+0x68b4>
  408f30:	cmp	w0, #0x2
  408f34:	b.eq	408f50 <ferror@plt+0x6850>  // b.none
  408f38:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408f3c:	ldr	x8, [x8, #4016]
  408f40:	ldr	x0, [x8]
  408f44:	bl	4021c0 <fileno@plt>
  408f48:	bl	402570 <isatty@plt>
  408f4c:	cbz	w0, 408fa0 <ferror@plt+0x68a0>
  408f50:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408f54:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408f58:	mov	w19, #0x1                   	// #1
  408f5c:	add	x0, x0, #0x8d2
  408f60:	strb	w19, [x8, #3544]
  408f64:	bl	402660 <getenv@plt>
  408f68:	cbz	x0, 408fb4 <ferror@plt+0x68b4>
  408f6c:	mov	w1, #0x3b                  	// #59
  408f70:	bl	4023a0 <strrchr@plt>
  408f74:	cbz	x0, 408fb0 <ferror@plt+0x68b0>
  408f78:	ldrb	w8, [x0, #1]
  408f7c:	sub	w9, w8, #0x30
  408f80:	cmp	w9, #0x7
  408f84:	b.cs	408fa8 <ferror@plt+0x68a8>  // b.hs, b.nlast
  408f88:	ldrb	w8, [x0, #2]
  408f8c:	mov	w19, #0x1                   	// #1
  408f90:	cbnz	w8, 408fb4 <ferror@plt+0x68b4>
  408f94:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408f98:	strb	w19, [x8, #3548]
  408f9c:	b	408fb4 <ferror@plt+0x68b4>
  408fa0:	mov	w19, wzr
  408fa4:	b	408fb4 <ferror@plt+0x68b4>
  408fa8:	cmp	w8, #0x38
  408fac:	b.eq	408f88 <ferror@plt+0x6888>  // b.none
  408fb0:	mov	w19, #0x1                   	// #1
  408fb4:	mov	w0, w19
  408fb8:	ldr	x19, [sp, #16]
  408fbc:	ldp	x29, x30, [sp], #32
  408fc0:	ret
  408fc4:	stp	x29, x30, [sp, #-48]!
  408fc8:	str	x21, [sp, #16]
  408fcc:	stp	x20, x19, [sp, #32]
  408fd0:	mov	x29, sp
  408fd4:	cbz	x1, 409038 <ferror@plt+0x6938>
  408fd8:	mov	x19, x1
  408fdc:	mov	x20, x0
  408fe0:	bl	4020a0 <strlen@plt>
  408fe4:	add	x9, x0, #0x10
  408fe8:	mov	x8, sp
  408fec:	and	x9, x9, #0xfffffffffffffff0
  408ff0:	sub	x21, x8, x9
  408ff4:	add	x2, x0, #0x1
  408ff8:	mov	sp, x21
  408ffc:	mov	x0, x21
  409000:	mov	x1, x20
  409004:	bl	402070 <memcpy@plt>
  409008:	mov	w1, #0x3d                  	// #61
  40900c:	mov	x0, x21
  409010:	bl	4025d0 <strchrnul@plt>
  409014:	ldrb	w8, [x0]
  409018:	mov	x20, x0
  40901c:	cbz	w8, 409024 <ferror@plt+0x6924>
  409020:	strb	wzr, [x20], #1
  409024:	adrp	x1, 40c000 <ferror@plt+0x9900>
  409028:	add	x1, x1, #0x8b9
  40902c:	mov	x0, x21
  409030:	bl	405554 <ferror@plt+0x2e54>
  409034:	tbz	w0, #0, 409040 <ferror@plt+0x6940>
  409038:	mov	w0, wzr
  40903c:	b	409098 <ferror@plt+0x6998>
  409040:	ldrb	w8, [x20]
  409044:	cbz	w8, 40908c <ferror@plt+0x698c>
  409048:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40904c:	add	x1, x1, #0x8c0
  409050:	mov	x0, x20
  409054:	bl	402400 <strcmp@plt>
  409058:	cbz	w0, 40908c <ferror@plt+0x698c>
  40905c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  409060:	add	x1, x1, #0x8c7
  409064:	mov	x0, x20
  409068:	bl	402400 <strcmp@plt>
  40906c:	cbz	w0, 4090ac <ferror@plt+0x69ac>
  409070:	adrp	x1, 40c000 <ferror@plt+0x9900>
  409074:	add	x1, x1, #0x8cc
  409078:	mov	x0, x20
  40907c:	bl	402400 <strcmp@plt>
  409080:	cbnz	w0, 409038 <ferror@plt+0x6938>
  409084:	str	wzr, [x19]
  409088:	b	409094 <ferror@plt+0x6994>
  40908c:	mov	w8, #0x2                   	// #2
  409090:	str	w8, [x19]
  409094:	mov	w0, #0x1                   	// #1
  409098:	mov	sp, x29
  40909c:	ldp	x20, x19, [sp, #32]
  4090a0:	ldr	x21, [sp, #16]
  4090a4:	ldp	x29, x30, [sp], #48
  4090a8:	ret
  4090ac:	mov	w0, #0x1                   	// #1
  4090b0:	str	w0, [x19]
  4090b4:	b	409098 <ferror@plt+0x6998>
  4090b8:	sub	sp, sp, #0x130
  4090bc:	stp	x29, x30, [sp, #240]
  4090c0:	add	x29, sp, #0xf0
  4090c4:	mov	x8, #0xffffffffffffffd8    	// #-40
  4090c8:	mov	x9, sp
  4090cc:	sub	x10, x29, #0x68
  4090d0:	stp	x20, x19, [sp, #288]
  4090d4:	mov	x20, x2
  4090d8:	mov	x19, x0
  4090dc:	movk	x8, #0xff80, lsl #32
  4090e0:	add	x11, x29, #0x40
  4090e4:	cmp	w1, #0x6
  4090e8:	add	x9, x9, #0x80
  4090ec:	add	x10, x10, #0x28
  4090f0:	str	x28, [sp, #256]
  4090f4:	stp	x22, x21, [sp, #272]
  4090f8:	stp	x3, x4, [x29, #-104]
  4090fc:	stp	x5, x6, [x29, #-88]
  409100:	stur	x7, [x29, #-72]
  409104:	stp	q1, q2, [sp, #16]
  409108:	stp	q3, q4, [sp, #48]
  40910c:	str	q0, [sp]
  409110:	stp	q5, q6, [sp, #80]
  409114:	str	q7, [sp, #112]
  409118:	stp	x9, x8, [x29, #-16]
  40911c:	stp	x11, x10, [x29, #-32]
  409120:	b.eq	4091b0 <ferror@plt+0x6ab0>  // b.none
  409124:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409128:	ldrb	w8, [x8, #3544]
  40912c:	cbz	w8, 4091b0 <ferror@plt+0x6ab0>
  409130:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409134:	ldrb	w8, [x8, #3548]
  409138:	adrp	x9, 40c000 <ferror@plt+0x9900>
  40913c:	adrp	x10, 40c000 <ferror@plt+0x9900>
  409140:	add	x9, x9, #0x960
  409144:	add	x10, x10, #0x944
  409148:	cmp	w8, #0x0
  40914c:	csel	x8, x10, x9, ne  // ne = any
  409150:	ldr	w8, [x8, w1, uxtw #2]
  409154:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  409158:	add	x9, x9, #0xd10
  40915c:	adrp	x21, 40c000 <ferror@plt+0x9900>
  409160:	ldr	x2, [x9, x8, lsl #3]
  409164:	add	x21, x21, #0x3a2
  409168:	mov	x0, x19
  40916c:	mov	x1, x21
  409170:	bl	4026c0 <fprintf@plt>
  409174:	ldp	q0, q1, [x29, #-32]
  409178:	mov	w22, w0
  40917c:	sub	x2, x29, #0x40
  409180:	mov	x0, x19
  409184:	mov	x1, x20
  409188:	stp	q0, q1, [x29, #-64]
  40918c:	bl	402620 <vfprintf@plt>
  409190:	adrp	x2, 40c000 <ferror@plt+0x9900>
  409194:	add	w20, w0, w22
  409198:	add	x2, x2, #0x93e
  40919c:	mov	x0, x19
  4091a0:	mov	x1, x21
  4091a4:	bl	4026c0 <fprintf@plt>
  4091a8:	add	w0, w20, w0
  4091ac:	b	4091c8 <ferror@plt+0x6ac8>
  4091b0:	ldp	q0, q1, [x29, #-32]
  4091b4:	sub	x2, x29, #0x40
  4091b8:	mov	x0, x19
  4091bc:	mov	x1, x20
  4091c0:	stp	q0, q1, [x29, #-64]
  4091c4:	bl	402620 <vfprintf@plt>
  4091c8:	ldp	x20, x19, [sp, #288]
  4091cc:	ldp	x22, x21, [sp, #272]
  4091d0:	ldr	x28, [sp, #256]
  4091d4:	ldp	x29, x30, [sp, #240]
  4091d8:	add	sp, sp, #0x130
  4091dc:	ret
  4091e0:	and	w8, w0, #0xff
  4091e4:	mov	w9, #0x6                   	// #6
  4091e8:	mov	w10, #0x3                   	// #3
  4091ec:	cmp	w8, #0xa
  4091f0:	csel	w9, w10, w9, eq  // eq = none
  4091f4:	cmp	w8, #0x2
  4091f8:	csel	w0, w8, w9, eq  // eq = none
  4091fc:	ret
  409200:	and	w8, w0, #0xff
  409204:	mov	w9, #0x5                   	// #5
  409208:	cmp	w8, #0x2
  40920c:	cinc	w9, w9, ne  // ne = any
  409210:	cmp	w8, #0x6
  409214:	mov	w8, #0x4                   	// #4
  409218:	csel	w0, w8, w9, eq  // eq = none
  40921c:	ret
  409220:	stp	x29, x30, [sp, #-80]!
  409224:	stp	x26, x25, [sp, #16]
  409228:	stp	x24, x23, [sp, #32]
  40922c:	stp	x22, x21, [sp, #48]
  409230:	stp	x20, x19, [sp, #64]
  409234:	mov	x29, sp
  409238:	mov	x21, x3
  40923c:	mov	x19, x2
  409240:	mov	x22, x1
  409244:	mov	w20, w0
  409248:	bl	402650 <__errno_location@plt>
  40924c:	cmp	w20, #0x1c
  409250:	mov	x20, x0
  409254:	b.ne	4092e8 <ferror@plt+0x6be8>  // b.any
  409258:	str	wzr, [x20]
  40925c:	ldr	w8, [x22]
  409260:	adrp	x2, 40c000 <ferror@plt+0x9900>
  409264:	add	x2, x2, #0x89d
  409268:	mov	x0, x19
  40926c:	rev	w26, w8
  409270:	lsr	w3, w26, #12
  409274:	mov	x1, x21
  409278:	bl	4021b0 <snprintf@plt>
  40927c:	sxtw	x8, w0
  409280:	cmp	x8, x21
  409284:	b.cs	4092f0 <ferror@plt+0x6bf0>  // b.hs, b.nlast
  409288:	add	x24, x22, #0x4
  40928c:	adrp	x22, 40c000 <ferror@plt+0x9900>
  409290:	add	x22, x22, #0x89d
  409294:	mov	w25, #0x2f                  	// #47
  409298:	mov	x23, x19
  40929c:	b	4092cc <ferror@plt+0x6bcc>
  4092a0:	mov	x21, xzr
  4092a4:	ldr	w8, [x24], #4
  4092a8:	mov	x0, x23
  4092ac:	mov	x1, x21
  4092b0:	mov	x2, x22
  4092b4:	rev	w26, w8
  4092b8:	lsr	w3, w26, #12
  4092bc:	bl	4021b0 <snprintf@plt>
  4092c0:	sxtw	x8, w0
  4092c4:	cmp	x21, x8
  4092c8:	b.ls	4092f0 <ferror@plt+0x6bf0>  // b.plast
  4092cc:	tbnz	w26, #8, 4092fc <ferror@plt+0x6bfc>
  4092d0:	subs	x9, x21, x8
  4092d4:	add	x23, x23, x8
  4092d8:	b.eq	4092a0 <ferror@plt+0x6ba0>  // b.none
  4092dc:	strb	w25, [x23], #1
  4092e0:	sub	x21, x9, #0x1
  4092e4:	b	4092a4 <ferror@plt+0x6ba4>
  4092e8:	mov	w8, #0x61                  	// #97
  4092ec:	b	4092f4 <ferror@plt+0x6bf4>
  4092f0:	mov	w8, #0xfffffff9            	// #-7
  4092f4:	mov	x19, xzr
  4092f8:	str	w8, [x20]
  4092fc:	mov	x0, x19
  409300:	ldp	x20, x19, [sp, #64]
  409304:	ldp	x22, x21, [sp, #48]
  409308:	ldp	x24, x23, [sp, #32]
  40930c:	ldp	x26, x25, [sp, #16]
  409310:	ldp	x29, x30, [sp], #80
  409314:	ret
  409318:	sub	sp, sp, #0x40
  40931c:	stp	x29, x30, [sp, #16]
  409320:	stp	x22, x21, [sp, #32]
  409324:	stp	x20, x19, [sp, #48]
  409328:	add	x29, sp, #0x10
  40932c:	mov	x21, x3
  409330:	mov	x19, x2
  409334:	mov	x20, x1
  409338:	mov	w22, w0
  40933c:	bl	402650 <__errno_location@plt>
  409340:	cmp	w22, #0x1c
  409344:	b.ne	4093d0 <ferror@plt+0x6cd0>  // b.any
  409348:	lsr	x21, x21, #2
  40934c:	str	wzr, [x0]
  409350:	cbz	w21, 4093a8 <ferror@plt+0x6ca8>
  409354:	add	x1, sp, #0x8
  409358:	mov	x0, x20
  40935c:	mov	w2, wzr
  409360:	bl	402090 <strtoul@plt>
  409364:	mov	x8, x0
  409368:	lsr	x9, x0, #20
  40936c:	mov	w0, wzr
  409370:	cbnz	x9, 4093dc <ferror@plt+0x6cdc>
  409374:	ldr	x9, [sp, #8]
  409378:	cmp	x9, x20
  40937c:	b.eq	4093dc <ferror@plt+0x6cdc>  // b.none
  409380:	lsl	w8, w8, #12
  409384:	rev	w8, w8
  409388:	str	w8, [x19]
  40938c:	ldrb	w10, [x9]
  409390:	cmp	w10, #0x2f
  409394:	b.ne	4093f0 <ferror@plt+0x6cf0>  // b.any
  409398:	add	x20, x9, #0x1
  40939c:	subs	w21, w21, #0x1
  4093a0:	add	x19, x19, #0x4
  4093a4:	b.ne	409354 <ferror@plt+0x6c54>  // b.any
  4093a8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4093ac:	ldr	x8, [x8, #3992]
  4093b0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4093b4:	add	x0, x0, #0x97c
  4093b8:	mov	w1, #0x18                  	// #24
  4093bc:	ldr	x3, [x8]
  4093c0:	mov	w2, #0x1                   	// #1
  4093c4:	bl	4024e0 <fwrite@plt>
  4093c8:	mov	w0, wzr
  4093cc:	b	4093dc <ferror@plt+0x6cdc>
  4093d0:	mov	w8, #0x61                  	// #97
  4093d4:	str	w8, [x0]
  4093d8:	mov	w0, #0xffffffff            	// #-1
  4093dc:	ldp	x20, x19, [sp, #48]
  4093e0:	ldp	x22, x21, [sp, #32]
  4093e4:	ldp	x29, x30, [sp, #16]
  4093e8:	add	sp, sp, #0x40
  4093ec:	ret
  4093f0:	cbnz	w10, 4093c8 <ferror@plt+0x6cc8>
  4093f4:	orr	w8, w8, #0x10000
  4093f8:	str	w8, [x19]
  4093fc:	mov	w0, #0x1                   	// #1
  409400:	b	4093dc <ferror@plt+0x6cdc>
  409404:	mov	w0, wzr
  409408:	ret
  40940c:	mov	w0, wzr
  409410:	ret
  409414:	stp	x29, x30, [sp, #-32]!
  409418:	mov	x29, sp
  40941c:	mov	w8, #0x1                   	// #1
  409420:	str	w8, [x29, #28]
  409424:	str	x19, [sp, #16]
  409428:	mov	x19, x0
  40942c:	ldr	w0, [x0]
  409430:	add	x3, x29, #0x1c
  409434:	mov	w1, #0x10e                 	// #270
  409438:	mov	w2, #0xc                   	// #12
  40943c:	mov	w4, #0x4                   	// #4
  409440:	bl	402240 <setsockopt@plt>
  409444:	tbnz	w0, #31, 409454 <ferror@plt+0x6d54>
  409448:	ldr	w8, [x19, #48]
  40944c:	orr	w8, w8, #0x4
  409450:	str	w8, [x19, #48]
  409454:	ldr	x19, [sp, #16]
  409458:	ldp	x29, x30, [sp], #32
  40945c:	ret
  409460:	sub	sp, sp, #0x20
  409464:	stp	x29, x30, [sp, #16]
  409468:	add	x29, sp, #0x10
  40946c:	stur	w1, [x29, #-4]
  409470:	ldr	w0, [x0]
  409474:	sub	x3, x29, #0x4
  409478:	mov	w1, #0x10e                 	// #270
  40947c:	mov	w2, #0x1                   	// #1
  409480:	mov	w4, #0x4                   	// #4
  409484:	bl	402240 <setsockopt@plt>
  409488:	ldp	x29, x30, [sp, #16]
  40948c:	add	sp, sp, #0x20
  409490:	ret
  409494:	stp	x29, x30, [sp, #-32]!
  409498:	str	x19, [sp, #16]
  40949c:	mov	x19, x0
  4094a0:	ldr	w0, [x0]
  4094a4:	mov	x29, sp
  4094a8:	tbnz	w0, #31, 4094b8 <ferror@plt+0x6db8>
  4094ac:	bl	402390 <close@plt>
  4094b0:	mov	w8, #0xffffffff            	// #-1
  4094b4:	str	w8, [x19]
  4094b8:	ldr	x19, [sp, #16]
  4094bc:	ldp	x29, x30, [sp], #32
  4094c0:	ret
  4094c4:	sub	sp, sp, #0x40
  4094c8:	stp	x29, x30, [sp, #16]
  4094cc:	stp	x20, x19, [sp, #48]
  4094d0:	add	x29, sp, #0x10
  4094d4:	mov	w20, w1
  4094d8:	mov	w8, #0x8000                	// #32768
  4094dc:	mov	w9, #0x1                   	// #1
  4094e0:	movi	v0.2d, #0x0
  4094e4:	mov	w1, #0x3                   	// #3
  4094e8:	str	x21, [sp, #32]
  4094ec:	mov	x19, x0
  4094f0:	str	w8, [x29, #24]
  4094f4:	stur	w9, [x29, #-4]
  4094f8:	stp	q0, q0, [x0, #16]
  4094fc:	str	xzr, [x0, #48]
  409500:	str	q0, [x0]
  409504:	str	w2, [x0, #36]
  409508:	mov	w0, #0x10                  	// #16
  40950c:	movk	w1, #0x8, lsl #16
  409510:	bl	402500 <socket@plt>
  409514:	str	w0, [x19]
  409518:	tbnz	w0, #31, 4095e0 <ferror@plt+0x6ee0>
  40951c:	add	x3, x29, #0x18
  409520:	mov	w1, #0x1                   	// #1
  409524:	mov	w2, #0x7                   	// #7
  409528:	mov	w4, #0x4                   	// #4
  40952c:	bl	402240 <setsockopt@plt>
  409530:	tbnz	w0, #31, 4095ec <ferror@plt+0x6eec>
  409534:	adrp	x3, 41d000 <ferror@plt+0x1a900>
  409538:	ldr	w0, [x19]
  40953c:	ldr	x3, [x3, #4024]
  409540:	mov	w1, #0x1                   	// #1
  409544:	mov	w2, #0x8                   	// #8
  409548:	mov	w4, #0x4                   	// #4
  40954c:	bl	402240 <setsockopt@plt>
  409550:	tbnz	w0, #31, 4095f8 <ferror@plt+0x6ef8>
  409554:	ldr	w0, [x19]
  409558:	sub	x3, x29, #0x4
  40955c:	mov	w1, #0x10e                 	// #270
  409560:	mov	w2, #0xb                   	// #11
  409564:	mov	w4, #0x4                   	// #4
  409568:	bl	402240 <setsockopt@plt>
  40956c:	mov	x21, x19
  409570:	str	xzr, [x21, #4]!
  409574:	mov	w8, #0x10                  	// #16
  409578:	strh	w8, [x21]
  40957c:	ldr	w0, [x19]
  409580:	mov	w2, #0xc                   	// #12
  409584:	mov	x1, x21
  409588:	str	w20, [x19, #12]
  40958c:	mov	w20, #0xc                   	// #12
  409590:	bl	402130 <bind@plt>
  409594:	tbnz	w0, #31, 409604 <ferror@plt+0x6f04>
  409598:	str	w20, [x29, #28]
  40959c:	ldr	w0, [x19]
  4095a0:	add	x2, x29, #0x1c
  4095a4:	mov	x1, x21
  4095a8:	bl	402690 <getsockname@plt>
  4095ac:	tbnz	w0, #31, 409610 <ferror@plt+0x6f10>
  4095b0:	ldr	w2, [x29, #28]
  4095b4:	cmp	w2, #0xc
  4095b8:	b.ne	409620 <ferror@plt+0x6f20>  // b.any
  4095bc:	ldrh	w2, [x21]
  4095c0:	cmp	w2, #0x10
  4095c4:	b.ne	409634 <ferror@plt+0x6f34>  // b.any
  4095c8:	mov	x0, xzr
  4095cc:	bl	402220 <time@plt>
  4095d0:	mov	x8, x0
  4095d4:	mov	w0, wzr
  4095d8:	str	w8, [x19, #28]
  4095dc:	b	409650 <ferror@plt+0x6f50>
  4095e0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4095e4:	add	x0, x0, #0x995
  4095e8:	b	409618 <ferror@plt+0x6f18>
  4095ec:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4095f0:	add	x0, x0, #0x9b0
  4095f4:	b	409618 <ferror@plt+0x6f18>
  4095f8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4095fc:	add	x0, x0, #0x9ba
  409600:	b	409618 <ferror@plt+0x6f18>
  409604:	adrp	x0, 40c000 <ferror@plt+0x9900>
  409608:	add	x0, x0, #0x9c4
  40960c:	b	409618 <ferror@plt+0x6f18>
  409610:	adrp	x0, 40c000 <ferror@plt+0x9900>
  409614:	add	x0, x0, #0x9df
  409618:	bl	4020c0 <perror@plt>
  40961c:	b	40964c <ferror@plt+0x6f4c>
  409620:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409624:	ldr	x8, [x8, #3992]
  409628:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40962c:	add	x1, x1, #0x9f2
  409630:	b	409644 <ferror@plt+0x6f44>
  409634:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409638:	ldr	x8, [x8, #3992]
  40963c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  409640:	add	x1, x1, #0xa0b
  409644:	ldr	x0, [x8]
  409648:	bl	4026c0 <fprintf@plt>
  40964c:	mov	w0, #0xffffffff            	// #-1
  409650:	ldp	x20, x19, [sp, #48]
  409654:	ldr	x21, [sp, #32]
  409658:	ldp	x29, x30, [sp, #16]
  40965c:	add	sp, sp, #0x40
  409660:	ret
  409664:	mov	w2, wzr
  409668:	b	4094c4 <ferror@plt+0x6dc4>
  40966c:	sub	sp, sp, #0xc0
  409670:	mov	x8, #0x18                  	// #24
  409674:	movk	x8, #0x6a, lsl #32
  409678:	movi	v0.2d, #0x0
  40967c:	movk	x8, #0x301, lsl #48
  409680:	stp	x29, x30, [sp, #160]
  409684:	stur	q0, [sp, #144]
  409688:	stur	q0, [sp, #132]
  40968c:	stur	q0, [sp, #116]
  409690:	stur	q0, [sp, #100]
  409694:	stur	q0, [sp, #84]
  409698:	stur	q0, [sp, #68]
  40969c:	stur	q0, [sp, #52]
  4096a0:	stur	q0, [sp, #36]
  4096a4:	stur	q0, [sp, #20]
  4096a8:	str	x8, [sp, #8]
  4096ac:	ldr	w8, [x0, #28]
  4096b0:	str	x19, [sp, #176]
  4096b4:	mov	x19, x0
  4096b8:	add	x29, sp, #0xa0
  4096bc:	add	w8, w8, #0x1
  4096c0:	stp	w8, w8, [x0, #28]
  4096c4:	str	w8, [sp, #16]
  4096c8:	strb	w1, [sp, #24]
  4096cc:	cbz	x2, 4096e0 <ferror@plt+0x6fe0>
  4096d0:	add	x0, sp, #0x8
  4096d4:	mov	w1, #0x98                  	// #152
  4096d8:	blr	x2
  4096dc:	cbnz	w0, 4096f4 <ferror@plt+0x6ff4>
  4096e0:	ldr	w0, [x19]
  4096e4:	add	x1, sp, #0x8
  4096e8:	mov	w2, #0x98                  	// #152
  4096ec:	mov	w3, wzr
  4096f0:	bl	402490 <send@plt>
  4096f4:	ldr	x19, [sp, #176]
  4096f8:	ldp	x29, x30, [sp, #160]
  4096fc:	add	sp, sp, #0xc0
  409700:	ret
  409704:	sub	sp, sp, #0xc0
  409708:	mov	x8, #0x18                  	// #24
  40970c:	movk	x8, #0x16, lsl #32
  409710:	movi	v0.2d, #0x0
  409714:	movk	x8, #0x301, lsl #48
  409718:	stp	x29, x30, [sp, #160]
  40971c:	stur	q0, [sp, #144]
  409720:	stur	q0, [sp, #132]
  409724:	stur	q0, [sp, #116]
  409728:	stur	q0, [sp, #100]
  40972c:	stur	q0, [sp, #84]
  409730:	stur	q0, [sp, #68]
  409734:	stur	q0, [sp, #52]
  409738:	stur	q0, [sp, #36]
  40973c:	stur	q0, [sp, #20]
  409740:	str	x8, [sp, #8]
  409744:	ldr	w8, [x0, #28]
  409748:	str	x19, [sp, #176]
  40974c:	mov	x19, x0
  409750:	add	x29, sp, #0xa0
  409754:	add	w8, w8, #0x1
  409758:	stp	w8, w8, [x0, #28]
  40975c:	str	w8, [sp, #16]
  409760:	strb	w1, [sp, #24]
  409764:	cbz	x2, 409778 <ferror@plt+0x7078>
  409768:	add	x0, sp, #0x8
  40976c:	mov	w1, #0x98                  	// #152
  409770:	blr	x2
  409774:	cbnz	w0, 40978c <ferror@plt+0x708c>
  409778:	ldr	w0, [x19]
  40977c:	add	x1, sp, #0x8
  409780:	mov	w2, #0x98                  	// #152
  409784:	mov	w3, wzr
  409788:	bl	402490 <send@plt>
  40978c:	ldr	x19, [sp, #176]
  409790:	ldp	x29, x30, [sp, #160]
  409794:	add	sp, sp, #0xc0
  409798:	ret
  40979c:	sub	sp, sp, #0x30
  4097a0:	mov	x8, #0x1c                  	// #28
  4097a4:	movk	x8, #0x4a, lsl #32
  4097a8:	movk	x8, #0x301, lsl #48
  4097ac:	stp	x29, x30, [sp, #32]
  4097b0:	str	x8, [sp]
  4097b4:	ldr	w8, [x0, #28]
  4097b8:	mov	w2, #0x1c                  	// #28
  4097bc:	mov	w3, wzr
  4097c0:	add	x29, sp, #0x20
  4097c4:	add	w8, w8, #0x1
  4097c8:	stp	w8, w8, [x0, #28]
  4097cc:	stp	w8, wzr, [sp, #8]
  4097d0:	strb	w1, [sp, #16]
  4097d4:	stur	xzr, [sp, #17]
  4097d8:	str	wzr, [sp, #24]
  4097dc:	ldr	w0, [x0]
  4097e0:	mov	x1, sp
  4097e4:	bl	402490 <send@plt>
  4097e8:	ldp	x29, x30, [sp, #32]
  4097ec:	add	sp, sp, #0x30
  4097f0:	ret
  4097f4:	sub	sp, sp, #0xc0
  4097f8:	mov	x8, #0x1c                  	// #28
  4097fc:	movk	x8, #0x1a, lsl #32
  409800:	movi	v0.2d, #0x0
  409804:	movk	x8, #0x301, lsl #48
  409808:	stp	x29, x30, [sp, #160]
  40980c:	stur	q0, [sp, #140]
  409810:	stur	q0, [sp, #124]
  409814:	stur	q0, [sp, #108]
  409818:	stur	q0, [sp, #92]
  40981c:	stur	q0, [sp, #76]
  409820:	stur	q0, [sp, #60]
  409824:	stur	q0, [sp, #44]
  409828:	stur	q0, [sp, #28]
  40982c:	stur	q0, [sp, #12]
  409830:	str	x8, [sp]
  409834:	ldr	w8, [x0, #28]
  409838:	str	x19, [sp, #176]
  40983c:	mov	x19, x0
  409840:	add	x29, sp, #0xa0
  409844:	add	w8, w8, #0x1
  409848:	stp	w8, w8, [x0, #28]
  40984c:	str	w8, [sp, #8]
  409850:	strb	w1, [sp, #16]
  409854:	cbz	x2, 409868 <ferror@plt+0x7168>
  409858:	mov	x0, sp
  40985c:	mov	w1, #0x9c                  	// #156
  409860:	blr	x2
  409864:	cbnz	w0, 40987c <ferror@plt+0x717c>
  409868:	ldr	w0, [x19]
  40986c:	mov	x1, sp
  409870:	mov	w2, #0x9c                  	// #156
  409874:	mov	w3, wzr
  409878:	bl	402490 <send@plt>
  40987c:	ldr	x19, [sp, #176]
  409880:	ldp	x29, x30, [sp, #160]
  409884:	add	sp, sp, #0xc0
  409888:	ret
  40988c:	sub	sp, sp, #0x30
  409890:	mov	x8, #0x1c                  	// #28
  409894:	movk	x8, #0x22, lsl #32
  409898:	movk	x8, #0x301, lsl #48
  40989c:	stp	x29, x30, [sp, #32]
  4098a0:	str	x8, [sp]
  4098a4:	ldr	w8, [x0, #28]
  4098a8:	mov	w2, #0x1c                  	// #28
  4098ac:	mov	w3, wzr
  4098b0:	add	x29, sp, #0x20
  4098b4:	add	w8, w8, #0x1
  4098b8:	stp	w8, w8, [x0, #28]
  4098bc:	stp	w8, wzr, [sp, #8]
  4098c0:	strb	w1, [sp, #16]
  4098c4:	stur	xzr, [sp, #17]
  4098c8:	str	wzr, [sp, #24]
  4098cc:	ldr	w0, [x0]
  4098d0:	mov	x1, sp
  4098d4:	bl	402490 <send@plt>
  4098d8:	ldp	x29, x30, [sp, #32]
  4098dc:	add	sp, sp, #0x30
  4098e0:	ret
  4098e4:	sub	sp, sp, #0x140
  4098e8:	mov	x9, #0x1c                  	// #28
  4098ec:	mov	x8, sp
  4098f0:	movi	v0.2d, #0x0
  4098f4:	movk	x9, #0x1e, lsl #32
  4098f8:	movk	x9, #0x301, lsl #48
  4098fc:	stur	q0, [x8, #252]
  409900:	stur	q0, [x8, #236]
  409904:	stur	q0, [x8, #220]
  409908:	stur	q0, [x8, #204]
  40990c:	stur	q0, [x8, #188]
  409910:	stur	q0, [x8, #172]
  409914:	stur	q0, [x8, #156]
  409918:	stur	q0, [x8, #140]
  40991c:	add	x8, x8, #0xc
  409920:	stp	x29, x30, [sp, #288]
  409924:	stp	x28, x19, [sp, #304]
  409928:	stur	q0, [sp, #124]
  40992c:	stur	q0, [sp, #108]
  409930:	stur	q0, [sp, #92]
  409934:	stur	q0, [sp, #76]
  409938:	stur	q0, [sp, #60]
  40993c:	stur	q0, [sp, #44]
  409940:	stur	q0, [sp, #28]
  409944:	stur	q0, [sp, #12]
  409948:	str	q0, [x8, #256]
  40994c:	str	x9, [sp]
  409950:	ldr	w8, [x0, #28]
  409954:	mov	x19, x0
  409958:	add	x29, sp, #0x120
  40995c:	add	w8, w8, #0x1
  409960:	stp	w8, w8, [x0, #28]
  409964:	str	w8, [sp, #8]
  409968:	strb	w1, [sp, #16]
  40996c:	cbz	x2, 409980 <ferror@plt+0x7280>
  409970:	mov	x0, sp
  409974:	mov	w1, #0x11c                 	// #284
  409978:	blr	x2
  40997c:	cbnz	w0, 409994 <ferror@plt+0x7294>
  409980:	ldr	w0, [x19]
  409984:	mov	x1, sp
  409988:	mov	w2, #0x11c                 	// #284
  40998c:	mov	w3, wzr
  409990:	bl	402490 <send@plt>
  409994:	ldp	x28, x19, [sp, #304]
  409998:	ldp	x29, x30, [sp, #288]
  40999c:	add	sp, sp, #0x140
  4099a0:	ret
  4099a4:	sub	sp, sp, #0x30
  4099a8:	mov	x8, #0x14                  	// #20
  4099ac:	movk	x8, #0x42, lsl #32
  4099b0:	movk	x8, #0x301, lsl #48
  4099b4:	stp	x29, x30, [sp, #32]
  4099b8:	str	x8, [sp, #8]
  4099bc:	ldr	w8, [x0, #28]
  4099c0:	mov	w2, #0x14                  	// #20
  4099c4:	mov	w3, wzr
  4099c8:	add	x29, sp, #0x20
  4099cc:	add	w8, w8, #0x1
  4099d0:	stp	w8, w8, [x0, #28]
  4099d4:	stp	w8, wzr, [sp, #16]
  4099d8:	strb	w1, [sp, #24]
  4099dc:	strb	wzr, [sp, #25]
  4099e0:	strh	wzr, [sp, #26]
  4099e4:	ldr	w0, [x0]
  4099e8:	add	x1, sp, #0x8
  4099ec:	bl	402490 <send@plt>
  4099f0:	ldp	x29, x30, [sp, #32]
  4099f4:	add	sp, sp, #0x30
  4099f8:	ret
  4099fc:	sub	sp, sp, #0x30
  409a00:	mov	x8, #0x18                  	// #24
  409a04:	movk	x8, #0x56, lsl #32
  409a08:	movk	x8, #0x301, lsl #48
  409a0c:	stp	x29, x30, [sp, #32]
  409a10:	str	x8, [sp, #8]
  409a14:	ldr	w8, [x0, #28]
  409a18:	mov	w2, #0x18                  	// #24
  409a1c:	mov	w3, wzr
  409a20:	add	x29, sp, #0x20
  409a24:	add	w8, w8, #0x1
  409a28:	stp	w8, w8, [x0, #28]
  409a2c:	stp	w8, wzr, [sp, #16]
  409a30:	strb	w1, [sp, #24]
  409a34:	str	wzr, [sp, #28]
  409a38:	ldr	w0, [x0]
  409a3c:	add	x1, sp, #0x8
  409a40:	bl	402490 <send@plt>
  409a44:	ldp	x29, x30, [sp, #32]
  409a48:	add	sp, sp, #0x30
  409a4c:	ret
  409a50:	sub	sp, sp, #0x30
  409a54:	mov	x8, #0x14                  	// #20
  409a58:	movk	x8, #0x52, lsl #32
  409a5c:	movk	x8, #0x301, lsl #48
  409a60:	stp	x29, x30, [sp, #32]
  409a64:	str	x8, [sp, #8]
  409a68:	ldr	w8, [x0, #28]
  409a6c:	mov	w2, #0x14                  	// #20
  409a70:	mov	w3, wzr
  409a74:	add	x29, sp, #0x20
  409a78:	add	w8, w8, #0x1
  409a7c:	stp	w8, w8, [x0, #28]
  409a80:	stp	w8, wzr, [sp, #16]
  409a84:	strb	w1, [sp, #24]
  409a88:	ldr	w0, [x0]
  409a8c:	add	x1, sp, #0x8
  409a90:	bl	402490 <send@plt>
  409a94:	ldp	x29, x30, [sp, #32]
  409a98:	add	sp, sp, #0x30
  409a9c:	ret
  409aa0:	stp	x29, x30, [sp, #-48]!
  409aa4:	stp	x28, x21, [sp, #16]
  409aa8:	stp	x20, x19, [sp, #32]
  409aac:	mov	x29, sp
  409ab0:	sub	sp, sp, #0x420
  409ab4:	add	x8, sp, #0x8
  409ab8:	mov	x20, x2
  409abc:	mov	w21, w1
  409ac0:	mov	x19, x0
  409ac4:	add	x0, x8, #0xc
  409ac8:	mov	w2, #0x408                 	// #1032
  409acc:	mov	w1, wzr
  409ad0:	bl	4022b0 <memset@plt>
  409ad4:	mov	x8, #0x14                  	// #20
  409ad8:	movk	x8, #0x5a, lsl #32
  409adc:	movk	x8, #0x301, lsl #48
  409ae0:	str	x8, [sp, #8]
  409ae4:	ldr	w8, [x19, #28]
  409ae8:	add	w8, w8, #0x1
  409aec:	stp	w8, w8, [x19, #28]
  409af0:	str	w8, [sp, #16]
  409af4:	strb	w21, [sp, #24]
  409af8:	cbz	x20, 409b24 <ferror@plt+0x7424>
  409afc:	add	x0, sp, #0x8
  409b00:	mov	w1, #0x414                 	// #1044
  409b04:	blr	x20
  409b08:	cbnz	w0, 409b28 <ferror@plt+0x7428>
  409b0c:	ldr	w0, [x19]
  409b10:	ldr	w2, [sp, #8]
  409b14:	add	x1, sp, #0x8
  409b18:	mov	w3, wzr
  409b1c:	bl	402490 <send@plt>
  409b20:	b	409b28 <ferror@plt+0x7428>
  409b24:	mov	w0, #0xffffffea            	// #-22
  409b28:	add	sp, sp, #0x420
  409b2c:	ldp	x20, x19, [sp, #32]
  409b30:	ldp	x28, x21, [sp, #16]
  409b34:	ldp	x29, x30, [sp], #48
  409b38:	ret
  409b3c:	sub	sp, sp, #0x40
  409b40:	stp	x29, x30, [sp, #48]
  409b44:	add	x29, sp, #0x30
  409b48:	cbz	w1, 409b88 <ferror@plt+0x7488>
  409b4c:	mov	x8, #0x20                  	// #32
  409b50:	movk	x8, #0x12, lsl #32
  409b54:	movk	x8, #0x301, lsl #48
  409b58:	str	x8, [sp, #8]
  409b5c:	ldr	w8, [x0, #28]
  409b60:	mov	w2, #0x20                  	// #32
  409b64:	add	w8, w8, #0x1
  409b68:	stp	w8, w8, [x0, #28]
  409b6c:	stp	w8, wzr, [sp, #16]
  409b70:	strb	w1, [sp, #24]
  409b74:	stur	xzr, [sp, #25]
  409b78:	str	xzr, [sp, #32]
  409b7c:	ldr	w0, [x0]
  409b80:	add	x1, sp, #0x8
  409b84:	b	409bd0 <ferror@plt+0x74d0>
  409b88:	mov	x8, #0x28                  	// #40
  409b8c:	movk	x8, #0x12, lsl #32
  409b90:	movk	x8, #0x301, lsl #48
  409b94:	str	x8, [sp, #8]
  409b98:	ldr	w8, [x0, #28]
  409b9c:	mov	x9, #0x8                   	// #8
  409ba0:	movk	x9, #0x1d, lsl #16
  409ba4:	movk	x9, #0x1, lsl #32
  409ba8:	add	w8, w8, #0x1
  409bac:	stp	w8, w8, [x0, #28]
  409bb0:	str	w8, [sp, #16]
  409bb4:	stur	xzr, [sp, #28]
  409bb8:	stur	xzr, [sp, #20]
  409bbc:	str	wzr, [sp, #36]
  409bc0:	str	x9, [sp, #40]
  409bc4:	ldr	w0, [x0]
  409bc8:	add	x1, sp, #0x8
  409bcc:	mov	w2, #0x28                  	// #40
  409bd0:	mov	w3, wzr
  409bd4:	bl	402490 <send@plt>
  409bd8:	ldp	x29, x30, [sp, #48]
  409bdc:	add	sp, sp, #0x40
  409be0:	ret
  409be4:	sub	sp, sp, #0x40
  409be8:	cmp	w1, #0x7
  409bec:	stp	x29, x30, [sp, #48]
  409bf0:	add	x29, sp, #0x30
  409bf4:	b.eq	409bfc <ferror@plt+0x74fc>  // b.none
  409bf8:	cbnz	w1, 409c44 <ferror@plt+0x7544>
  409bfc:	mov	x8, #0x28                  	// #40
  409c00:	movk	x8, #0x12, lsl #32
  409c04:	movk	x8, #0x301, lsl #48
  409c08:	str	x8, [sp, #8]
  409c0c:	ldr	w8, [x0, #28]
  409c10:	mov	w9, #0x8                   	// #8
  409c14:	movk	w9, #0x1d, lsl #16
  409c18:	add	w8, w8, #0x1
  409c1c:	stp	w8, w8, [x0, #28]
  409c20:	stp	w8, wzr, [sp, #16]
  409c24:	strb	w1, [sp, #24]
  409c28:	stur	xzr, [sp, #25]
  409c2c:	str	xzr, [sp, #32]
  409c30:	stp	w9, w2, [sp, #40]
  409c34:	ldr	w0, [x0]
  409c38:	add	x1, sp, #0x8
  409c3c:	mov	w2, #0x28                  	// #40
  409c40:	b	409c7c <ferror@plt+0x757c>
  409c44:	mov	x8, #0x20                  	// #32
  409c48:	movk	x8, #0x12, lsl #32
  409c4c:	movk	x8, #0x301, lsl #48
  409c50:	str	x8, [sp, #8]
  409c54:	ldr	w8, [x0, #28]
  409c58:	mov	w2, #0x20                  	// #32
  409c5c:	add	w8, w8, #0x1
  409c60:	stp	w8, w8, [x0, #28]
  409c64:	stp	w8, wzr, [sp, #16]
  409c68:	strb	w1, [sp, #24]
  409c6c:	stur	xzr, [sp, #25]
  409c70:	str	xzr, [sp, #32]
  409c74:	ldr	w0, [x0]
  409c78:	add	x1, sp, #0x8
  409c7c:	mov	w3, wzr
  409c80:	bl	402490 <send@plt>
  409c84:	ldp	x29, x30, [sp, #48]
  409c88:	add	sp, sp, #0x40
  409c8c:	ret
  409c90:	stp	x29, x30, [sp, #-48]!
  409c94:	stp	x28, x21, [sp, #16]
  409c98:	stp	x20, x19, [sp, #32]
  409c9c:	mov	x29, sp
  409ca0:	sub	sp, sp, #0x420
  409ca4:	mov	x21, x2
  409ca8:	mov	w20, w1
  409cac:	cmp	w1, #0x11
  409cb0:	mov	x19, x0
  409cb4:	b.eq	409cbc <ferror@plt+0x75bc>  // b.none
  409cb8:	cbnz	w20, 409d18 <ferror@plt+0x7618>
  409cbc:	mov	x8, sp
  409cc0:	add	x0, x8, #0xc
  409cc4:	mov	w2, #0x414                 	// #1044
  409cc8:	mov	w1, wzr
  409ccc:	bl	4022b0 <memset@plt>
  409cd0:	mov	x8, #0x20                  	// #32
  409cd4:	movk	x8, #0x12, lsl #32
  409cd8:	movk	x8, #0x301, lsl #48
  409cdc:	str	x8, [sp]
  409ce0:	ldr	w8, [x19, #28]
  409ce4:	add	w8, w8, #0x1
  409ce8:	stp	w8, w8, [x19, #28]
  409cec:	str	w8, [sp, #8]
  409cf0:	strb	w20, [sp, #16]
  409cf4:	cbz	x21, 409d5c <ferror@plt+0x765c>
  409cf8:	mov	x0, sp
  409cfc:	mov	w1, #0x420                 	// #1056
  409d00:	blr	x21
  409d04:	cbnz	w0, 409d60 <ferror@plt+0x7660>
  409d08:	ldr	w0, [x19]
  409d0c:	ldr	w2, [sp]
  409d10:	mov	x1, sp
  409d14:	b	409d50 <ferror@plt+0x7650>
  409d18:	mov	x8, #0x20                  	// #32
  409d1c:	movk	x8, #0x12, lsl #32
  409d20:	movk	x8, #0x301, lsl #48
  409d24:	str	x8, [sp]
  409d28:	ldr	w8, [x19, #28]
  409d2c:	mov	x1, sp
  409d30:	mov	w2, #0x20                  	// #32
  409d34:	add	w8, w8, #0x1
  409d38:	stp	w8, w8, [x19, #28]
  409d3c:	stp	w8, wzr, [sp, #8]
  409d40:	strb	w20, [sp, #16]
  409d44:	stur	xzr, [sp, #17]
  409d48:	str	xzr, [sp, #24]
  409d4c:	ldr	w0, [x19]
  409d50:	mov	w3, wzr
  409d54:	bl	402490 <send@plt>
  409d58:	b	409d60 <ferror@plt+0x7660>
  409d5c:	mov	w0, #0xffffffea            	// #-22
  409d60:	add	sp, sp, #0x420
  409d64:	ldp	x20, x19, [sp, #32]
  409d68:	ldp	x28, x21, [sp, #16]
  409d6c:	ldp	x29, x30, [sp], #48
  409d70:	ret
  409d74:	sub	sp, sp, #0xc0
  409d78:	mov	x9, #0x20                  	// #32
  409d7c:	movk	x9, #0x1e, lsl #32
  409d80:	movi	v0.2d, #0x0
  409d84:	movk	x9, #0x301, lsl #48
  409d88:	stp	x29, x30, [sp, #160]
  409d8c:	str	wzr, [sp, #156]
  409d90:	stur	q0, [sp, #140]
  409d94:	stur	q0, [sp, #124]
  409d98:	stur	q0, [sp, #108]
  409d9c:	stur	q0, [sp, #92]
  409da0:	stur	q0, [sp, #76]
  409da4:	stur	q0, [sp, #60]
  409da8:	stur	q0, [sp, #44]
  409dac:	stur	q0, [sp, #28]
  409db0:	stur	q0, [sp, #12]
  409db4:	str	x9, [sp]
  409db8:	ldr	w9, [x0, #28]
  409dbc:	str	x19, [sp, #176]
  409dc0:	mov	x8, x1
  409dc4:	mov	x19, x0
  409dc8:	add	w9, w9, #0x1
  409dcc:	stp	w9, w9, [x0, #28]
  409dd0:	str	w9, [sp, #8]
  409dd4:	mov	w9, #0x7                   	// #7
  409dd8:	mov	x0, sp
  409ddc:	mov	w1, #0xa0                  	// #160
  409de0:	add	x29, sp, #0xa0
  409de4:	strb	w9, [sp, #16]
  409de8:	blr	x8
  409dec:	cbnz	w0, 409e04 <ferror@plt+0x7704>
  409df0:	ldr	w0, [x19]
  409df4:	mov	x1, sp
  409df8:	mov	w2, #0xa0                  	// #160
  409dfc:	mov	w3, wzr
  409e00:	bl	402490 <send@plt>
  409e04:	ldr	x19, [sp, #176]
  409e08:	ldp	x29, x30, [sp, #160]
  409e0c:	add	sp, sp, #0xc0
  409e10:	ret
  409e14:	sub	sp, sp, #0x30
  409e18:	mov	x8, #0x1c                  	// #28
  409e1c:	movk	x8, #0x5e, lsl #32
  409e20:	movk	x8, #0x301, lsl #48
  409e24:	stp	x29, x30, [sp, #32]
  409e28:	stp	xzr, xzr, [sp, #8]
  409e2c:	str	x8, [sp]
  409e30:	ldr	w8, [x0, #28]
  409e34:	mov	w3, wzr
  409e38:	add	x29, sp, #0x20
  409e3c:	add	w8, w8, #0x1
  409e40:	stp	w8, w8, [x0, #28]
  409e44:	stp	w8, wzr, [sp, #8]
  409e48:	strb	w1, [sp, #16]
  409e4c:	str	w2, [sp, #24]
  409e50:	ldr	w0, [x0]
  409e54:	mov	x1, sp
  409e58:	mov	w2, #0x1c                  	// #28
  409e5c:	bl	402490 <send@plt>
  409e60:	ldp	x29, x30, [sp, #32]
  409e64:	add	sp, sp, #0x30
  409e68:	ret
  409e6c:	stp	x29, x30, [sp, #-16]!
  409e70:	ldr	w0, [x0]
  409e74:	mov	w3, wzr
  409e78:	sxtw	x2, w2
  409e7c:	mov	x29, sp
  409e80:	bl	402490 <send@plt>
  409e84:	ldp	x29, x30, [sp], #16
  409e88:	ret
  409e8c:	stp	x29, x30, [sp, #-32]!
  409e90:	stp	x28, x19, [sp, #16]
  409e94:	mov	x29, sp
  409e98:	sub	sp, sp, #0x400
  409e9c:	mov	x19, x0
  409ea0:	ldr	w0, [x0]
  409ea4:	mov	w3, wzr
  409ea8:	sxtw	x2, w2
  409eac:	bl	402490 <send@plt>
  409eb0:	mov	x8, x0
  409eb4:	tbnz	w8, #31, 409f50 <ferror@plt+0x7850>
  409eb8:	ldr	w0, [x19]
  409ebc:	mov	x1, sp
  409ec0:	mov	w2, #0x400                 	// #1024
  409ec4:	mov	w3, #0x42                  	// #66
  409ec8:	bl	4023b0 <recv@plt>
  409ecc:	tbnz	w0, #31, 409f20 <ferror@plt+0x7820>
  409ed0:	cmp	w0, #0x10
  409ed4:	b.lt	409f18 <ferror@plt+0x7818>  // b.tstop
  409ed8:	mov	x9, sp
  409edc:	ldr	w10, [x9]
  409ee0:	mov	w8, wzr
  409ee4:	cmp	w10, #0x10
  409ee8:	b.cc	409f50 <ferror@plt+0x7850>  // b.lo, b.ul, b.last
  409eec:	cmp	w10, w0
  409ef0:	b.hi	409f50 <ferror@plt+0x7850>  // b.pmore
  409ef4:	ldrh	w8, [x9, #4]
  409ef8:	cmp	w8, #0x2
  409efc:	b.eq	409f34 <ferror@plt+0x7834>  // b.none
  409f00:	add	w8, w10, #0x3
  409f04:	and	w8, w8, #0xfffffffc
  409f08:	sub	w0, w0, w8
  409f0c:	cmp	w0, #0xf
  409f10:	add	x9, x9, x8
  409f14:	b.gt	409edc <ferror@plt+0x77dc>
  409f18:	mov	w8, wzr
  409f1c:	b	409f50 <ferror@plt+0x7850>
  409f20:	bl	402650 <__errno_location@plt>
  409f24:	ldr	w8, [x0]
  409f28:	cmp	w8, #0xb
  409f2c:	csetm	w8, ne  // ne = any
  409f30:	b	409f50 <ferror@plt+0x7850>
  409f34:	cmp	w10, #0x23
  409f38:	b.ls	409f64 <ferror@plt+0x7864>  // b.plast
  409f3c:	ldr	w8, [x9, #16]
  409f40:	neg	w19, w8
  409f44:	bl	402650 <__errno_location@plt>
  409f48:	str	w19, [x0]
  409f4c:	mov	w8, #0xffffffff            	// #-1
  409f50:	mov	w0, w8
  409f54:	add	sp, sp, #0x400
  409f58:	ldp	x28, x19, [sp, #16]
  409f5c:	ldp	x29, x30, [sp], #32
  409f60:	ret
  409f64:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409f68:	ldr	x8, [x8, #3992]
  409f6c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  409f70:	add	x0, x0, #0xa24
  409f74:	mov	w1, #0x10                  	// #16
  409f78:	ldr	x3, [x8]
  409f7c:	mov	w2, #0x1                   	// #1
  409f80:	bl	4024e0 <fwrite@plt>
  409f84:	b	409f4c <ferror@plt+0x784c>
  409f88:	sub	sp, sp, #0x90
  409f8c:	stp	x29, x30, [sp, #128]
  409f90:	add	x29, sp, #0x80
  409f94:	add	w8, w3, #0x10
  409f98:	mov	w9, #0x301                 	// #769
  409f9c:	sturh	w1, [x29, #-12]
  409fa0:	adrp	x10, 40c000 <ferror@plt+0x9900>
  409fa4:	stur	w8, [x29, #-16]
  409fa8:	sturh	w9, [x29, #-10]
  409fac:	add	x10, x10, #0xd2c
  409fb0:	ldr	w8, [x0, #28]
  409fb4:	ldr	x13, [x10]
  409fb8:	ldr	w10, [x10, #8]
  409fbc:	sub	x11, x29, #0x10
  409fc0:	mov	w12, #0x10                  	// #16
  409fc4:	sxtw	x9, w3
  409fc8:	add	w8, w8, #0x1
  409fcc:	stp	w8, w8, [x0, #28]
  409fd0:	stur	x13, [x29, #-32]
  409fd4:	sub	x13, x29, #0x20
  409fd8:	stur	w10, [x29, #-24]
  409fdc:	mov	w10, #0xc                   	// #12
  409fe0:	stp	x11, x12, [sp, #64]
  409fe4:	add	x11, sp, #0x40
  409fe8:	stp	x2, x9, [sp, #80]
  409fec:	mov	w9, #0x2                   	// #2
  409ff0:	stp	w8, wzr, [x29, #-8]
  409ff4:	str	x13, [sp, #8]
  409ff8:	str	w10, [sp, #16]
  409ffc:	stp	x11, x9, [sp, #24]
  40a000:	stp	xzr, xzr, [sp, #40]
  40a004:	str	wzr, [sp, #56]
  40a008:	ldr	w0, [x0]
  40a00c:	add	x1, sp, #0x8
  40a010:	mov	w2, wzr
  40a014:	bl	402300 <sendmsg@plt>
  40a018:	ldp	x29, x30, [sp, #128]
  40a01c:	add	sp, sp, #0x90
  40a020:	ret
  40a024:	sub	sp, sp, #0x70
  40a028:	adrp	x8, 40c000 <ferror@plt+0x9900>
  40a02c:	add	x8, x8, #0xd2c
  40a030:	ldr	x9, [x8]
  40a034:	ldr	w8, [x8, #8]
  40a038:	stp	x29, x30, [sp, #96]
  40a03c:	add	x29, sp, #0x60
  40a040:	stur	x9, [x29, #-16]
  40a044:	stur	w8, [x29, #-8]
  40a048:	ldr	w8, [x1]
  40a04c:	sub	x10, x29, #0x10
  40a050:	mov	w9, #0xc                   	// #12
  40a054:	str	x10, [sp, #8]
  40a058:	sub	x10, x29, #0x20
  40a05c:	str	w9, [sp, #16]
  40a060:	mov	w9, #0x1                   	// #1
  40a064:	stp	x10, x9, [sp, #24]
  40a068:	mov	w9, #0x301                 	// #769
  40a06c:	stp	xzr, xzr, [sp, #40]
  40a070:	str	wzr, [sp, #56]
  40a074:	stp	x1, x8, [x29, #-32]
  40a078:	strh	w9, [x1, #6]
  40a07c:	str	wzr, [x1, #12]
  40a080:	ldr	w8, [x0, #28]
  40a084:	mov	w2, wzr
  40a088:	add	w8, w8, #0x1
  40a08c:	stp	w8, w8, [x0, #28]
  40a090:	str	w8, [x1, #8]
  40a094:	ldr	w0, [x0]
  40a098:	add	x1, sp, #0x8
  40a09c:	bl	402300 <sendmsg@plt>
  40a0a0:	ldp	x29, x30, [sp, #96]
  40a0a4:	add	sp, sp, #0x70
  40a0a8:	ret
  40a0ac:	sub	sp, sp, #0xf0
  40a0b0:	stp	x29, x30, [sp, #144]
  40a0b4:	add	x29, sp, #0x90
  40a0b8:	sub	x8, x29, #0x10
  40a0bc:	mov	w9, #0xc                   	// #12
  40a0c0:	str	x8, [sp, #56]
  40a0c4:	sub	x8, x29, #0x20
  40a0c8:	str	w9, [sp, #64]
  40a0cc:	mov	w9, #0x1                   	// #1
  40a0d0:	stp	x28, x27, [sp, #160]
  40a0d4:	stp	x26, x25, [sp, #176]
  40a0d8:	stp	x24, x23, [sp, #192]
  40a0dc:	stp	x22, x21, [sp, #208]
  40a0e0:	stp	x20, x19, [sp, #224]
  40a0e4:	stp	x1, x2, [sp]
  40a0e8:	strh	w3, [sp, #16]
  40a0ec:	stp	xzr, xzr, [sp, #32]
  40a0f0:	str	xzr, [sp, #24]
  40a0f4:	stp	xzr, xzr, [sp, #88]
  40a0f8:	stp	x8, x9, [sp, #72]
  40a0fc:	str	wzr, [sp, #104]
  40a100:	mov	x19, x0
  40a104:	ldr	w0, [x0]
  40a108:	mov	x20, x1
  40a10c:	add	x1, sp, #0x38
  40a110:	add	x2, sp, #0x30
  40a114:	bl	40b8c0 <ferror@plt+0x91c0>
  40a118:	mov	w22, w0
  40a11c:	tbnz	w0, #31, 40a2f4 <ferror@plt+0x7bf4>
  40a120:	adrp	x21, 40c000 <ferror@plt+0x9900>
  40a124:	mov	w27, wzr
  40a128:	add	x21, x21, #0xaca
  40a12c:	ldr	x3, [x19, #40]
  40a130:	cbz	x3, 40a148 <ferror@plt+0x7a48>
  40a134:	ldr	x0, [sp, #48]
  40a138:	add	w8, w22, #0x3
  40a13c:	and	w2, w8, #0xfffffffc
  40a140:	mov	w1, #0x1                   	// #1
  40a144:	bl	4024e0 <fwrite@plt>
  40a148:	cbz	x20, 40a264 <ferror@plt+0x7b64>
  40a14c:	mov	w26, wzr
  40a150:	mov	x28, sp
  40a154:	b	40a164 <ferror@plt+0x7a64>
  40a158:	mov	w23, w22
  40a15c:	ldr	x8, [x28, #24]!
  40a160:	cbz	x8, 40a230 <ferror@plt+0x7b30>
  40a164:	cmp	w22, #0x10
  40a168:	b.lt	40a158 <ferror@plt+0x7a58>  // b.tstop
  40a16c:	ldr	x24, [sp, #48]
  40a170:	mov	w23, w22
  40a174:	b	40a190 <ferror@plt+0x7a90>
  40a178:	add	w8, w8, #0x3
  40a17c:	and	w8, w8, #0xfffffffc
  40a180:	sub	w23, w23, w8
  40a184:	cmp	w23, #0xf
  40a188:	add	x24, x24, x8
  40a18c:	b.le	40a15c <ferror@plt+0x7a5c>
  40a190:	ldr	w8, [x24]
  40a194:	cmp	w8, #0x10
  40a198:	b.cc	40a15c <ferror@plt+0x7a5c>  // b.lo, b.ul, b.last
  40a19c:	cmp	w8, w23
  40a1a0:	b.hi	40a15c <ferror@plt+0x7a5c>  // b.pmore
  40a1a4:	ldrh	w9, [x28, #16]
  40a1a8:	ldrh	w10, [x24, #6]
  40a1ac:	bic	w9, w10, w9
  40a1b0:	strh	w9, [x24, #6]
  40a1b4:	ldur	w10, [x29, #-12]
  40a1b8:	cbnz	w10, 40a178 <ferror@plt+0x7a78>
  40a1bc:	ldr	w10, [x24, #12]
  40a1c0:	ldr	w11, [x19, #8]
  40a1c4:	cmp	w10, w11
  40a1c8:	b.ne	40a178 <ferror@plt+0x7a78>  // b.any
  40a1cc:	ldr	w10, [x24, #8]
  40a1d0:	ldr	w11, [x19, #32]
  40a1d4:	cmp	w10, w11
  40a1d8:	b.ne	40a178 <ferror@plt+0x7a78>  // b.any
  40a1dc:	ldrh	w10, [x24, #4]
  40a1e0:	tst	w9, #0x10
  40a1e4:	csinc	w27, w27, wzr, eq  // eq = none
  40a1e8:	cmp	w10, #0x2
  40a1ec:	b.eq	40a298 <ferror@plt+0x7b98>  // b.none
  40a1f0:	cmp	w10, #0x3
  40a1f4:	b.eq	40a218 <ferror@plt+0x7b18>  // b.none
  40a1f8:	ldr	x9, [x19, #40]
  40a1fc:	cbnz	x9, 40a178 <ferror@plt+0x7a78>
  40a200:	ldp	x8, x1, [x28]
  40a204:	mov	x0, x24
  40a208:	blr	x8
  40a20c:	tbnz	w0, #31, 40a2e4 <ferror@plt+0x7be4>
  40a210:	ldr	w8, [x24]
  40a214:	b	40a178 <ferror@plt+0x7a78>
  40a218:	cmp	w8, #0x13
  40a21c:	b.ls	40a324 <ferror@plt+0x7c24>  // b.plast
  40a220:	ldr	w24, [x24, #16]
  40a224:	tbnz	w24, #31, 40a360 <ferror@plt+0x7c60>
  40a228:	mov	w26, #0x1                   	// #1
  40a22c:	b	40a15c <ferror@plt+0x7a5c>
  40a230:	ldr	x0, [sp, #48]
  40a234:	bl	402460 <free@plt>
  40a238:	cbnz	w26, 40a318 <ferror@plt+0x7c18>
  40a23c:	ldrb	w8, [sp, #104]
  40a240:	tbnz	w8, #5, 40a278 <ferror@plt+0x7b78>
  40a244:	cbnz	w23, 40a3d4 <ferror@plt+0x7cd4>
  40a248:	ldr	w0, [x19]
  40a24c:	add	x1, sp, #0x38
  40a250:	add	x2, sp, #0x30
  40a254:	bl	40b8c0 <ferror@plt+0x91c0>
  40a258:	mov	w22, w0
  40a25c:	tbz	w0, #31, 40a12c <ferror@plt+0x7a2c>
  40a260:	b	40a2f4 <ferror@plt+0x7bf4>
  40a264:	ldr	x0, [sp, #48]
  40a268:	bl	402460 <free@plt>
  40a26c:	mov	w23, wzr
  40a270:	ldrb	w8, [sp, #104]
  40a274:	tbz	w8, #5, 40a244 <ferror@plt+0x7b44>
  40a278:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a27c:	ldr	x8, [x8, #3992]
  40a280:	mov	w1, #0x12                  	// #18
  40a284:	mov	w2, #0x1                   	// #1
  40a288:	mov	x0, x21
  40a28c:	ldr	x3, [x8]
  40a290:	bl	4024e0 <fwrite@plt>
  40a294:	b	40a248 <ferror@plt+0x7b48>
  40a298:	cmp	w8, #0x23
  40a29c:	b.ls	40a33c <ferror@plt+0x7c3c>  // b.plast
  40a2a0:	ldr	w8, [x24, #16]
  40a2a4:	neg	w20, w8
  40a2a8:	bl	402650 <__errno_location@plt>
  40a2ac:	str	w20, [x0]
  40a2b0:	ldr	w8, [x19, #36]
  40a2b4:	cmp	w8, #0x4
  40a2b8:	b.ne	40a2cc <ferror@plt+0x7bcc>  // b.any
  40a2bc:	cmp	w20, #0x2
  40a2c0:	b.eq	40a2d4 <ferror@plt+0x7bd4>  // b.none
  40a2c4:	cmp	w20, #0x5f
  40a2c8:	b.eq	40a2d4 <ferror@plt+0x7bd4>  // b.none
  40a2cc:	ldrb	w8, [x19, #48]
  40a2d0:	tbz	w8, #1, 40a39c <ferror@plt+0x7c9c>
  40a2d4:	ldr	x0, [sp, #48]
  40a2d8:	bl	402460 <free@plt>
  40a2dc:	mov	w22, #0xffffffff            	// #-1
  40a2e0:	b	40a2f4 <ferror@plt+0x7bf4>
  40a2e4:	mov	w25, w0
  40a2e8:	ldr	x0, [sp, #48]
  40a2ec:	bl	402460 <free@plt>
  40a2f0:	mov	w22, w25
  40a2f4:	mov	w0, w22
  40a2f8:	ldp	x20, x19, [sp, #224]
  40a2fc:	ldp	x22, x21, [sp, #208]
  40a300:	ldp	x24, x23, [sp, #192]
  40a304:	ldp	x26, x25, [sp, #176]
  40a308:	ldp	x28, x27, [sp, #160]
  40a30c:	ldp	x29, x30, [sp, #144]
  40a310:	add	sp, sp, #0xf0
  40a314:	ret
  40a318:	cbnz	w27, 40a3ac <ferror@plt+0x7cac>
  40a31c:	mov	w22, wzr
  40a320:	b	40a2f4 <ferror@plt+0x7bf4>
  40a324:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a328:	ldr	x8, [x8, #3992]
  40a32c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a330:	add	x0, x0, #0xc82
  40a334:	mov	w1, #0xf                   	// #15
  40a338:	b	40a350 <ferror@plt+0x7c50>
  40a33c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a340:	ldr	x8, [x8, #3992]
  40a344:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a348:	add	x0, x0, #0xa24
  40a34c:	mov	w1, #0x10                  	// #16
  40a350:	ldr	x3, [x8]
  40a354:	mov	w2, #0x1                   	// #1
  40a358:	bl	4024e0 <fwrite@plt>
  40a35c:	b	40a2d4 <ferror@plt+0x7bd4>
  40a360:	neg	w19, w24
  40a364:	bl	402650 <__errno_location@plt>
  40a368:	cmn	w24, #0x2
  40a36c:	str	w19, [x0]
  40a370:	b.eq	40a2d4 <ferror@plt+0x7bd4>  // b.none
  40a374:	cmp	w19, #0x5f
  40a378:	b.eq	40a2d4 <ferror@plt+0x7bd4>  // b.none
  40a37c:	cmp	w19, #0x5a
  40a380:	b.ne	40a39c <ferror@plt+0x7c9c>  // b.any
  40a384:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a388:	ldr	x8, [x8, #3992]
  40a38c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a390:	add	x0, x0, #0xc92
  40a394:	mov	w1, #0x24                  	// #36
  40a398:	b	40a350 <ferror@plt+0x7c50>
  40a39c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a3a0:	add	x0, x0, #0xcb7
  40a3a4:	bl	4020c0 <perror@plt>
  40a3a8:	b	40a2d4 <ferror@plt+0x7bd4>
  40a3ac:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a3b0:	ldr	x8, [x8, #3992]
  40a3b4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a3b8:	add	x0, x0, #0xc32
  40a3bc:	mov	w1, #0x2e                  	// #46
  40a3c0:	ldr	x3, [x8]
  40a3c4:	mov	w2, #0x1                   	// #1
  40a3c8:	bl	4024e0 <fwrite@plt>
  40a3cc:	mov	w22, wzr
  40a3d0:	b	40a2f4 <ferror@plt+0x7bf4>
  40a3d4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a3d8:	ldr	x8, [x8, #3992]
  40a3dc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40a3e0:	add	x1, x1, #0xadd
  40a3e4:	mov	w2, w23
  40a3e8:	ldr	x0, [x8]
  40a3ec:	bl	4026c0 <fprintf@plt>
  40a3f0:	mov	w0, #0x1                   	// #1
  40a3f4:	bl	4020b0 <exit@plt>
  40a3f8:	sub	sp, sp, #0x20
  40a3fc:	stp	x29, x30, [sp, #16]
  40a400:	ldr	w8, [x1]
  40a404:	mov	x3, x2
  40a408:	mov	w2, #0x1                   	// #1
  40a40c:	mov	w4, #0x1                   	// #1
  40a410:	stp	x1, x8, [sp]
  40a414:	mov	x1, sp
  40a418:	add	x29, sp, #0x10
  40a41c:	bl	40a434 <ferror@plt+0x7d34>
  40a420:	ldp	x29, x30, [sp, #16]
  40a424:	add	sp, sp, #0x20
  40a428:	ret
  40a42c:	mov	w4, #0x1                   	// #1
  40a430:	b	40a434 <ferror@plt+0x7d34>
  40a434:	sub	sp, sp, #0xd0
  40a438:	stp	x29, x30, [sp, #112]
  40a43c:	add	x29, sp, #0x70
  40a440:	adrp	x8, 40c000 <ferror@plt+0x9900>
  40a444:	sub	x9, x29, #0x10
  40a448:	add	x8, x8, #0xd2c
  40a44c:	str	x9, [sp, #24]
  40a450:	mov	w9, #0xc                   	// #12
  40a454:	str	w9, [sp, #32]
  40a458:	ldr	x9, [x8]
  40a45c:	ldr	w8, [x8, #8]
  40a460:	stp	x22, x21, [sp, #176]
  40a464:	stp	x20, x19, [sp, #192]
  40a468:	mov	w22, w4
  40a46c:	mov	x19, x3
  40a470:	mov	x20, x2
  40a474:	mov	x21, x0
  40a478:	stp	x28, x27, [sp, #128]
  40a47c:	stp	x26, x25, [sp, #144]
  40a480:	stp	x24, x23, [sp, #160]
  40a484:	stp	x1, x2, [sp, #40]
  40a488:	stp	xzr, xzr, [sp, #56]
  40a48c:	stur	x9, [x29, #-16]
  40a490:	stur	w8, [x29, #-8]
  40a494:	str	wzr, [sp, #72]
  40a498:	cbz	x2, 40a4dc <ferror@plt+0x7ddc>
  40a49c:	ldr	w27, [x21, #28]
  40a4a0:	mov	x8, x20
  40a4a4:	b	40a4b4 <ferror@plt+0x7db4>
  40a4a8:	subs	x8, x8, #0x1
  40a4ac:	add	x1, x1, #0x10
  40a4b0:	b.eq	40a4d4 <ferror@plt+0x7dd4>  // b.none
  40a4b4:	ldr	x9, [x1]
  40a4b8:	add	w27, w27, #0x1
  40a4bc:	str	w27, [x9, #8]
  40a4c0:	cbnz	x19, 40a4a8 <ferror@plt+0x7da8>
  40a4c4:	ldrh	w10, [x9, #6]
  40a4c8:	orr	w10, w10, #0x4
  40a4cc:	strh	w10, [x9, #6]
  40a4d0:	b	40a4a8 <ferror@plt+0x7da8>
  40a4d4:	str	w27, [x21, #28]
  40a4d8:	b	40a4e0 <ferror@plt+0x7de0>
  40a4dc:	mov	w27, wzr
  40a4e0:	ldr	w0, [x21]
  40a4e4:	add	x1, sp, #0x18
  40a4e8:	mov	w2, wzr
  40a4ec:	bl	402300 <sendmsg@plt>
  40a4f0:	tbnz	w0, #31, 40a784 <ferror@plt+0x8084>
  40a4f4:	sub	x8, x29, #0x20
  40a4f8:	mov	w9, #0x1                   	// #1
  40a4fc:	stp	x8, x9, [sp, #40]
  40a500:	ldr	w0, [x21]
  40a504:	add	x1, sp, #0x18
  40a508:	add	x2, sp, #0x10
  40a50c:	bl	40b8c0 <ferror@plt+0x91c0>
  40a510:	mov	w25, w0
  40a514:	tbnz	w0, #31, 40a760 <ferror@plt+0x8060>
  40a518:	adrp	x11, 41d000 <ferror@plt+0x1a900>
  40a51c:	ldr	x11, [x11, #3992]
  40a520:	mov	w9, w27
  40a524:	adrp	x13, 40c000 <ferror@plt+0x9900>
  40a528:	mov	w24, wzr
  40a52c:	eor	w12, w22, #0x1
  40a530:	mov	w8, #0x1                   	// #1
  40a534:	sub	x23, x9, x20
  40a538:	add	x13, x13, #0xaca
  40a53c:	mov	w28, w24
  40a540:	sxtw	x24, w8
  40a544:	ldr	w2, [sp, #32]
  40a548:	cmp	w2, #0xc
  40a54c:	b.ne	40a7c8 <ferror@plt+0x80c8>  // b.any
  40a550:	cmp	w25, #0x10
  40a554:	b.cc	40a6c0 <ferror@plt+0x7fc0>  // b.lo, b.ul, b.last
  40a558:	ldr	x22, [sp, #16]
  40a55c:	b	40a578 <ferror@plt+0x7e78>
  40a560:	add	w8, w26, #0x3
  40a564:	and	x8, x8, #0xfffffffc
  40a568:	sub	w25, w25, w8
  40a56c:	cmp	w25, #0xf
  40a570:	add	x22, x22, x8
  40a574:	b.ls	40a6c0 <ferror@plt+0x7fc0>  // b.plast
  40a578:	ldr	w26, [x22]
  40a57c:	cmp	w26, w25
  40a580:	b.gt	40a734 <ferror@plt+0x8034>
  40a584:	sub	w8, w26, #0x10
  40a588:	tbnz	w8, #31, 40a734 <ferror@plt+0x8034>
  40a58c:	ldur	w9, [x29, #-12]
  40a590:	cbnz	w9, 40a560 <ferror@plt+0x7e60>
  40a594:	ldr	w9, [x22, #12]
  40a598:	ldr	w10, [x21, #8]
  40a59c:	cmp	w9, w10
  40a5a0:	b.ne	40a560 <ferror@plt+0x7e60>  // b.any
  40a5a4:	ldr	w9, [x22, #8]
  40a5a8:	cmp	w9, w27
  40a5ac:	b.hi	40a560 <ferror@plt+0x7e60>  // b.pmore
  40a5b0:	cmp	x23, x9
  40a5b4:	b.hi	40a560 <ferror@plt+0x7e60>  // b.pmore
  40a5b8:	ldrh	w9, [x22, #4]
  40a5bc:	cmp	w9, #0x2
  40a5c0:	b.eq	40a5fc <ferror@plt+0x7efc>  // b.none
  40a5c4:	cbnz	x19, 40a724 <ferror@plt+0x8024>
  40a5c8:	ldr	x3, [x11]
  40a5cc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a5d0:	mov	w1, #0x14                  	// #20
  40a5d4:	mov	w2, #0x1                   	// #1
  40a5d8:	add	x0, x0, #0xcff
  40a5dc:	str	w12, [sp, #12]
  40a5e0:	bl	4024e0 <fwrite@plt>
  40a5e4:	adrp	x11, 41d000 <ferror@plt+0x1a900>
  40a5e8:	ldr	w12, [sp, #12]
  40a5ec:	ldr	x11, [x11, #3992]
  40a5f0:	adrp	x13, 40c000 <ferror@plt+0x9900>
  40a5f4:	add	x13, x13, #0xaca
  40a5f8:	b	40a560 <ferror@plt+0x7e60>
  40a5fc:	cmp	w8, #0x13
  40a600:	b.ls	40a794 <ferror@plt+0x8094>  // b.plast
  40a604:	ldr	w26, [x22, #16]
  40a608:	str	w12, [sp, #12]
  40a60c:	cbz	w26, 40a634 <ferror@plt+0x7f34>
  40a610:	neg	w25, w26
  40a614:	bl	402650 <__errno_location@plt>
  40a618:	str	w25, [x0]
  40a61c:	ldr	w8, [x21, #36]
  40a620:	ldr	w9, [sp, #12]
  40a624:	cmp	w8, #0x4
  40a628:	cset	w8, eq  // eq = none
  40a62c:	orr	w8, w8, w9
  40a630:	tbz	w8, #0, 40a644 <ferror@plt+0x7f44>
  40a634:	ldr	x0, [sp, #16]
  40a638:	cbz	x19, 40a678 <ferror@plt+0x7f78>
  40a63c:	str	x0, [x19]
  40a640:	b	40a67c <ferror@plt+0x7f7c>
  40a644:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40a648:	ldr	w8, [x22, #16]
  40a64c:	ldr	x9, [x9, #3992]
  40a650:	neg	w0, w8
  40a654:	ldr	x25, [x9]
  40a658:	bl	402380 <strerror@plt>
  40a65c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40a660:	mov	x2, x0
  40a664:	mov	x0, x25
  40a668:	add	x1, x1, #0xd14
  40a66c:	bl	4026c0 <fprintf@plt>
  40a670:	ldr	x0, [sp, #16]
  40a674:	cbnz	x19, 40a63c <ferror@plt+0x7f3c>
  40a678:	bl	402460 <free@plt>
  40a67c:	cmp	x24, x20
  40a680:	b.cs	40a7a8 <ferror@plt+0x80a8>  // b.hs, b.nlast
  40a684:	ldr	w0, [x21]
  40a688:	add	x1, sp, #0x18
  40a68c:	add	x2, sp, #0x10
  40a690:	bl	40b8c0 <ferror@plt+0x91c0>
  40a694:	adrp	x11, 41d000 <ferror@plt+0x1a900>
  40a698:	ldr	x11, [x11, #3992]
  40a69c:	ldr	w12, [sp, #12]
  40a6a0:	add	x8, x24, #0x1
  40a6a4:	adrp	x13, 40c000 <ferror@plt+0x9900>
  40a6a8:	mov	w25, w0
  40a6ac:	mov	w28, w24
  40a6b0:	mov	x24, x8
  40a6b4:	add	x13, x13, #0xaca
  40a6b8:	tbz	w0, #31, 40a544 <ferror@plt+0x7e44>
  40a6bc:	b	40a760 <ferror@plt+0x8060>
  40a6c0:	ldr	x0, [sp, #16]
  40a6c4:	mov	x28, x13
  40a6c8:	mov	w26, w12
  40a6cc:	mov	x22, x11
  40a6d0:	bl	402460 <free@plt>
  40a6d4:	ldrb	w8, [sp, #72]
  40a6d8:	tbnz	w8, #5, 40a70c <ferror@plt+0x800c>
  40a6dc:	cbnz	w25, 40a7b4 <ferror@plt+0x80b4>
  40a6e0:	ldr	w0, [x21]
  40a6e4:	add	x1, sp, #0x18
  40a6e8:	add	x2, sp, #0x10
  40a6ec:	bl	40b8c0 <ferror@plt+0x91c0>
  40a6f0:	mov	w25, w0
  40a6f4:	add	x8, x24, #0x1
  40a6f8:	mov	x11, x22
  40a6fc:	mov	w12, w26
  40a700:	mov	x13, x28
  40a704:	tbz	w0, #31, 40a53c <ferror@plt+0x7e3c>
  40a708:	b	40a760 <ferror@plt+0x8060>
  40a70c:	ldr	x3, [x22]
  40a710:	mov	w1, #0x12                  	// #18
  40a714:	mov	w2, #0x1                   	// #1
  40a718:	mov	x0, x28
  40a71c:	bl	4024e0 <fwrite@plt>
  40a720:	b	40a6e0 <ferror@plt+0x7fe0>
  40a724:	ldr	x8, [sp, #16]
  40a728:	mov	w25, wzr
  40a72c:	str	x8, [x19]
  40a730:	b	40a760 <ferror@plt+0x8060>
  40a734:	ldrb	w8, [sp, #72]
  40a738:	ldr	x3, [x11]
  40a73c:	tbz	w8, #5, 40a7d8 <ferror@plt+0x80d8>
  40a740:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a744:	add	x0, x0, #0xa99
  40a748:	mov	w1, #0x12                  	// #18
  40a74c:	mov	w2, #0x1                   	// #1
  40a750:	bl	4024e0 <fwrite@plt>
  40a754:	ldr	x0, [sp, #16]
  40a758:	bl	402460 <free@plt>
  40a75c:	mov	w25, #0xffffffff            	// #-1
  40a760:	mov	w0, w25
  40a764:	ldp	x20, x19, [sp, #192]
  40a768:	ldp	x22, x21, [sp, #176]
  40a76c:	ldp	x24, x23, [sp, #160]
  40a770:	ldp	x26, x25, [sp, #144]
  40a774:	ldp	x28, x27, [sp, #128]
  40a778:	ldp	x29, x30, [sp, #112]
  40a77c:	add	sp, sp, #0xd0
  40a780:	ret
  40a784:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a788:	add	x0, x0, #0xcc9
  40a78c:	bl	4020c0 <perror@plt>
  40a790:	b	40a75c <ferror@plt+0x805c>
  40a794:	ldr	x3, [x11]
  40a798:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a79c:	add	x0, x0, #0xa24
  40a7a0:	mov	w1, #0x10                  	// #16
  40a7a4:	b	40a74c <ferror@plt+0x804c>
  40a7a8:	cmp	w26, #0x0
  40a7ac:	csinv	w25, wzr, w28, eq  // eq = none
  40a7b0:	b	40a760 <ferror@plt+0x8060>
  40a7b4:	ldr	x0, [x22]
  40a7b8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40a7bc:	add	x1, x1, #0xadd
  40a7c0:	mov	w2, w25
  40a7c4:	b	40a7e8 <ferror@plt+0x80e8>
  40a7c8:	ldr	x0, [x11]
  40a7cc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40a7d0:	add	x1, x1, #0xce2
  40a7d4:	b	40a7e8 <ferror@plt+0x80e8>
  40a7d8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40a7dc:	add	x1, x1, #0xaac
  40a7e0:	mov	x0, x3
  40a7e4:	mov	w2, w26
  40a7e8:	bl	4026c0 <fprintf@plt>
  40a7ec:	mov	w0, #0x1                   	// #1
  40a7f0:	bl	4020b0 <exit@plt>
  40a7f4:	sub	sp, sp, #0x20
  40a7f8:	stp	x29, x30, [sp, #16]
  40a7fc:	ldr	w8, [x1]
  40a800:	mov	x3, x2
  40a804:	mov	w2, #0x1                   	// #1
  40a808:	mov	w4, wzr
  40a80c:	stp	x1, x8, [sp]
  40a810:	mov	x1, sp
  40a814:	add	x29, sp, #0x10
  40a818:	bl	40a434 <ferror@plt+0x7d34>
  40a81c:	ldp	x29, x30, [sp, #16]
  40a820:	add	sp, sp, #0x20
  40a824:	ret
  40a828:	stp	x29, x30, [sp, #-32]!
  40a82c:	mov	x29, sp
  40a830:	mov	w8, #0x1                   	// #1
  40a834:	str	w8, [x29, #28]
  40a838:	str	x19, [sp, #16]
  40a83c:	mov	x19, x0
  40a840:	ldr	w0, [x0]
  40a844:	add	x3, x29, #0x1c
  40a848:	mov	w1, #0x10e                 	// #270
  40a84c:	mov	w2, #0x8                   	// #8
  40a850:	mov	w4, #0x4                   	// #4
  40a854:	bl	402240 <setsockopt@plt>
  40a858:	tbnz	w0, #31, 40a878 <ferror@plt+0x8178>
  40a85c:	ldr	w8, [x19, #48]
  40a860:	mov	w0, wzr
  40a864:	orr	w8, w8, #0x1
  40a868:	str	w8, [x19, #48]
  40a86c:	ldr	x19, [sp, #16]
  40a870:	ldp	x29, x30, [sp], #32
  40a874:	ret
  40a878:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40a87c:	add	x0, x0, #0xa35
  40a880:	bl	4020c0 <perror@plt>
  40a884:	mov	w0, #0xffffffff            	// #-1
  40a888:	b	40a86c <ferror@plt+0x816c>
  40a88c:	stp	x29, x30, [sp, #-96]!
  40a890:	stp	x28, x27, [sp, #16]
  40a894:	stp	x26, x25, [sp, #32]
  40a898:	stp	x24, x23, [sp, #48]
  40a89c:	stp	x22, x21, [sp, #64]
  40a8a0:	stp	x20, x19, [sp, #80]
  40a8a4:	mov	x29, sp
  40a8a8:	sub	sp, sp, #0x6, lsl #12
  40a8ac:	sub	sp, sp, #0x70
  40a8b0:	sub	x27, x29, #0x60
  40a8b4:	adrp	x8, 40c000 <ferror@plt+0x9900>
  40a8b8:	sub	x9, x29, #0x18
  40a8bc:	mov	w10, #0xc                   	// #12
  40a8c0:	add	x8, x8, #0xd2c
  40a8c4:	stur	x9, [x29, #-96]
  40a8c8:	sub	x9, x29, #0x28
  40a8cc:	str	w10, [x27, #8]
  40a8d0:	mov	w10, #0x1                   	// #1
  40a8d4:	stp	x9, x10, [x29, #-80]
  40a8d8:	ldr	x9, [x8]
  40a8dc:	ldr	w8, [x8, #8]
  40a8e0:	stp	xzr, xzr, [x29, #-64]
  40a8e4:	str	wzr, [x27, #48]
  40a8e8:	stur	x9, [x29, #-24]
  40a8ec:	str	w8, [x27, #80]
  40a8f0:	ldrb	w8, [x0, #48]
  40a8f4:	mov	x19, x2
  40a8f8:	mov	x20, x0
  40a8fc:	mov	x21, x1
  40a900:	tbz	w8, #0, 40a910 <ferror@plt+0x8210>
  40a904:	add	x8, sp, #0x10
  40a908:	mov	w9, #0x2000                	// #8192
  40a90c:	stp	x8, x9, [x29, #-64]
  40a910:	adrp	x28, 41d000 <ferror@plt+0x1a900>
  40a914:	ldr	x28, [x28, #3992]
  40a918:	add	x8, sp, #0x2, lsl #12
  40a91c:	add	x8, x8, #0x10
  40a920:	mov	w22, #0x4000                	// #16384
  40a924:	mov	w23, #0xffffffff            	// #-1
  40a928:	stur	x8, [x29, #-40]
  40a92c:	stur	x22, [x29, #-32]
  40a930:	ldr	w0, [x20]
  40a934:	sub	x1, x29, #0x60
  40a938:	mov	w2, wzr
  40a93c:	bl	402080 <recvmsg@plt>
  40a940:	mov	x24, x0
  40a944:	tbnz	w24, #31, 40a9c0 <ferror@plt+0x82c0>
  40a948:	cbz	w24, 40ab00 <ferror@plt+0x8400>
  40a94c:	ldr	w2, [x27, #8]
  40a950:	cmp	w2, #0xc
  40a954:	b.ne	40ab14 <ferror@plt+0x8414>  // b.any
  40a958:	ldrb	w8, [x20, #48]
  40a95c:	tbnz	w8, #0, 40aa0c <ferror@plt+0x830c>
  40a960:	cmp	w24, #0x10
  40a964:	b.cc	40a9b0 <ferror@plt+0x82b0>  // b.lo, b.ul, b.last
  40a968:	add	x25, sp, #0x2, lsl #12
  40a96c:	add	x25, x25, #0x10
  40a970:	ldr	w26, [x25]
  40a974:	cmp	w26, w24
  40a978:	b.gt	40aab8 <ferror@plt+0x83b8>
  40a97c:	sub	w8, w26, #0x10
  40a980:	tbnz	w8, #31, 40aab8 <ferror@plt+0x83b8>
  40a984:	add	x0, sp, #0x8
  40a988:	mov	x1, x25
  40a98c:	mov	x2, x19
  40a990:	blr	x21
  40a994:	tbnz	w0, #31, 40aadc <ferror@plt+0x83dc>
  40a998:	add	w8, w26, #0x3
  40a99c:	and	x8, x8, #0xfffffffc
  40a9a0:	sub	w24, w24, w8
  40a9a4:	cmp	w24, #0xf
  40a9a8:	add	x25, x25, x8
  40a9ac:	b.hi	40a970 <ferror@plt+0x8270>  // b.pmore
  40a9b0:	ldrb	w8, [x27, #48]
  40a9b4:	tbnz	w8, #5, 40aa9c <ferror@plt+0x839c>
  40a9b8:	cbz	w24, 40a92c <ferror@plt+0x822c>
  40a9bc:	b	40ab24 <ferror@plt+0x8424>
  40a9c0:	bl	402650 <__errno_location@plt>
  40a9c4:	mov	x24, x0
  40a9c8:	ldr	w0, [x0]
  40a9cc:	cmp	w0, #0x4
  40a9d0:	b.eq	40a92c <ferror@plt+0x822c>  // b.none
  40a9d4:	cmp	w0, #0xb
  40a9d8:	b.eq	40a92c <ferror@plt+0x822c>  // b.none
  40a9dc:	ldr	x25, [x28]
  40a9e0:	bl	402380 <strerror@plt>
  40a9e4:	ldr	w3, [x24]
  40a9e8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40a9ec:	mov	x2, x0
  40a9f0:	mov	x0, x25
  40a9f4:	add	x1, x1, #0xa4d
  40a9f8:	bl	4026c0 <fprintf@plt>
  40a9fc:	ldr	w8, [x24]
  40aa00:	cmp	w8, #0x69
  40aa04:	b.eq	40a92c <ferror@plt+0x822c>  // b.none
  40aa08:	b	40aad8 <ferror@plt+0x83d8>
  40aa0c:	ldur	x10, [x29, #-64]
  40aa10:	str	w23, [sp, #8]
  40aa14:	cbz	x10, 40a960 <ferror@plt+0x8260>
  40aa18:	ldur	x8, [x29, #-56]
  40aa1c:	cmp	x8, #0x10
  40aa20:	b.cc	40a960 <ferror@plt+0x8260>  // b.lo, b.ul, b.last
  40aa24:	add	x8, x10, x8
  40aa28:	mov	x9, x10
  40aa2c:	ldr	w10, [x10, #8]
  40aa30:	cmp	w10, #0x10e
  40aa34:	b.ne	40aa58 <ferror@plt+0x8358>  // b.any
  40aa38:	ldr	w10, [x9, #12]
  40aa3c:	cmp	w10, #0x8
  40aa40:	b.ne	40aa58 <ferror@plt+0x8358>  // b.any
  40aa44:	ldr	x10, [x9]
  40aa48:	cmp	x10, #0x14
  40aa4c:	b.ne	40aa58 <ferror@plt+0x8358>  // b.any
  40aa50:	ldr	w10, [x9, #16]
  40aa54:	str	w10, [sp, #8]
  40aa58:	ldr	x10, [x9]
  40aa5c:	cmp	x10, #0x10
  40aa60:	b.cc	40a960 <ferror@plt+0x8260>  // b.lo, b.ul, b.last
  40aa64:	add	x10, x10, #0x7
  40aa68:	and	x10, x10, #0xfffffffffffffff8
  40aa6c:	add	x10, x9, x10
  40aa70:	add	x11, x10, #0x10
  40aa74:	cmp	x11, x8
  40aa78:	b.hi	40a960 <ferror@plt+0x8260>  // b.pmore
  40aa7c:	ldr	x11, [x10]
  40aa80:	add	x11, x11, #0x7
  40aa84:	and	x11, x11, #0xfffffffffffffff8
  40aa88:	add	x11, x10, x11
  40aa8c:	cmp	x11, x8
  40aa90:	b.hi	40a960 <ferror@plt+0x8260>  // b.pmore
  40aa94:	cbnz	x9, 40aa28 <ferror@plt+0x8328>
  40aa98:	b	40a960 <ferror@plt+0x8260>
  40aa9c:	ldr	x3, [x28]
  40aaa0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40aaa4:	mov	w1, #0x12                  	// #18
  40aaa8:	mov	w2, #0x1                   	// #1
  40aaac:	add	x0, x0, #0xaca
  40aab0:	bl	4024e0 <fwrite@plt>
  40aab4:	b	40a92c <ferror@plt+0x822c>
  40aab8:	ldrb	w8, [x27, #48]
  40aabc:	ldr	x3, [x28]
  40aac0:	tbz	w8, #5, 40ab38 <ferror@plt+0x8438>
  40aac4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40aac8:	add	x0, x0, #0xa99
  40aacc:	mov	w1, #0x12                  	// #18
  40aad0:	mov	w2, #0x1                   	// #1
  40aad4:	bl	4024e0 <fwrite@plt>
  40aad8:	mov	w0, #0xffffffff            	// #-1
  40aadc:	add	sp, sp, #0x6, lsl #12
  40aae0:	add	sp, sp, #0x70
  40aae4:	ldp	x20, x19, [sp, #80]
  40aae8:	ldp	x22, x21, [sp, #64]
  40aaec:	ldp	x24, x23, [sp, #48]
  40aaf0:	ldp	x26, x25, [sp, #32]
  40aaf4:	ldp	x28, x27, [sp, #16]
  40aaf8:	ldp	x29, x30, [sp], #96
  40aafc:	ret
  40ab00:	ldr	x3, [x28]
  40ab04:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40ab08:	add	x0, x0, #0xa6c
  40ab0c:	mov	w1, #0xf                   	// #15
  40ab10:	b	40aad0 <ferror@plt+0x83d0>
  40ab14:	ldr	x0, [x28]
  40ab18:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ab1c:	add	x1, x1, #0xa7c
  40ab20:	b	40ab48 <ferror@plt+0x8448>
  40ab24:	ldr	x0, [x28]
  40ab28:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ab2c:	add	x1, x1, #0xadd
  40ab30:	mov	w2, w24
  40ab34:	b	40ab48 <ferror@plt+0x8448>
  40ab38:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ab3c:	add	x1, x1, #0xaac
  40ab40:	mov	x0, x3
  40ab44:	mov	w2, w26
  40ab48:	bl	4026c0 <fprintf@plt>
  40ab4c:	mov	w0, #0x1                   	// #1
  40ab50:	bl	4020b0 <exit@plt>
  40ab54:	stp	x29, x30, [sp, #-64]!
  40ab58:	stp	x28, x23, [sp, #16]
  40ab5c:	stp	x22, x21, [sp, #32]
  40ab60:	stp	x20, x19, [sp, #48]
  40ab64:	mov	x29, sp
  40ab68:	sub	sp, sp, #0x4, lsl #12
  40ab6c:	mov	x8, sp
  40ab70:	mov	x20, x2
  40ab74:	mov	x21, x1
  40ab78:	mov	x19, x0
  40ab7c:	add	x22, x8, #0x10
  40ab80:	mov	x0, sp
  40ab84:	mov	w1, #0x1                   	// #1
  40ab88:	mov	w2, #0x10                  	// #16
  40ab8c:	mov	x3, x19
  40ab90:	bl	402440 <fread@plt>
  40ab94:	cmp	x0, #0x10
  40ab98:	b.ne	40ac1c <ferror@plt+0x851c>  // b.any
  40ab9c:	ldr	w23, [sp]
  40aba0:	cmp	w23, #0x4, lsl #12
  40aba4:	b.hi	40abec <ferror@plt+0x84ec>  // b.pmore
  40aba8:	sub	w8, w23, #0x10
  40abac:	tbnz	w8, #31, 40abec <ferror@plt+0x84ec>
  40abb0:	sub	w8, w23, #0xd
  40abb4:	and	w23, w8, #0xfffffffc
  40abb8:	mov	w1, #0x1                   	// #1
  40abbc:	mov	x0, x22
  40abc0:	mov	x2, x23
  40abc4:	mov	x3, x19
  40abc8:	bl	402440 <fread@plt>
  40abcc:	cmp	x0, x23
  40abd0:	b.ne	40ac34 <ferror@plt+0x8534>  // b.any
  40abd4:	mov	x1, sp
  40abd8:	mov	x0, xzr
  40abdc:	mov	x2, x20
  40abe0:	blr	x21
  40abe4:	tbz	w0, #31, 40ab80 <ferror@plt+0x8480>
  40abe8:	b	40ac50 <ferror@plt+0x8550>
  40abec:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40abf0:	ldr	x8, [x8, #3992]
  40abf4:	mov	x0, x19
  40abf8:	ldr	x20, [x8]
  40abfc:	bl	402140 <ftell@plt>
  40ac00:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ac04:	mov	x3, x0
  40ac08:	add	x1, x1, #0xb2d
  40ac0c:	mov	x0, x20
  40ac10:	mov	w2, w23
  40ac14:	bl	4026c0 <fprintf@plt>
  40ac18:	b	40ac4c <ferror@plt+0x854c>
  40ac1c:	cbnz	x0, 40ac34 <ferror@plt+0x8534>
  40ac20:	mov	x0, x19
  40ac24:	bl	4023e0 <feof@plt>
  40ac28:	cbz	w0, 40ac34 <ferror@plt+0x8534>
  40ac2c:	mov	w0, wzr
  40ac30:	b	40ac50 <ferror@plt+0x8550>
  40ac34:	mov	x0, x19
  40ac38:	bl	402700 <ferror@plt>
  40ac3c:	cbnz	w0, 40ac68 <ferror@plt+0x8568>
  40ac40:	mov	x0, x19
  40ac44:	bl	4023e0 <feof@plt>
  40ac48:	cbnz	w0, 40ac78 <ferror@plt+0x8578>
  40ac4c:	mov	w0, #0xffffffff            	// #-1
  40ac50:	add	sp, sp, #0x4, lsl #12
  40ac54:	ldp	x20, x19, [sp, #48]
  40ac58:	ldp	x22, x21, [sp, #32]
  40ac5c:	ldp	x28, x23, [sp, #16]
  40ac60:	ldp	x29, x30, [sp], #64
  40ac64:	ret
  40ac68:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40ac6c:	add	x0, x0, #0xaf4
  40ac70:	bl	4020c0 <perror@plt>
  40ac74:	b	40ac40 <ferror@plt+0x8540>
  40ac78:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ac7c:	ldr	x8, [x8, #3992]
  40ac80:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40ac84:	add	x0, x0, #0xb0a
  40ac88:	mov	w1, #0x22                  	// #34
  40ac8c:	ldr	x3, [x8]
  40ac90:	mov	w2, #0x1                   	// #1
  40ac94:	bl	4024e0 <fwrite@plt>
  40ac98:	b	40ac4c <ferror@plt+0x854c>
  40ac9c:	stp	x29, x30, [sp, #-16]!
  40aca0:	ldr	w9, [x0]
  40aca4:	mov	x29, sp
  40aca8:	add	w9, w9, #0x3
  40acac:	and	x10, x9, #0xfffffffc
  40acb0:	add	w9, w10, #0x4
  40acb4:	cmp	w9, w1
  40acb8:	b.hi	40ace0 <ferror@plt+0x85e0>  // b.pmore
  40acbc:	mov	w8, wzr
  40acc0:	add	x10, x0, x10
  40acc4:	mov	w11, #0x4                   	// #4
  40acc8:	strh	w2, [x10, #2]
  40accc:	strh	w11, [x10]
  40acd0:	str	w9, [x0]
  40acd4:	mov	w0, w8
  40acd8:	ldp	x29, x30, [sp], #16
  40acdc:	ret
  40ace0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40ace4:	ldr	x9, [x9, #3992]
  40ace8:	mov	w8, w1
  40acec:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40acf0:	add	x1, x1, #0xb50
  40acf4:	ldr	x0, [x9]
  40acf8:	mov	w2, w8
  40acfc:	bl	4026c0 <fprintf@plt>
  40ad00:	mov	w8, #0xffffffff            	// #-1
  40ad04:	b	40acd4 <ferror@plt+0x85d4>
  40ad08:	stp	x29, x30, [sp, #-32]!
  40ad0c:	stp	x20, x19, [sp, #16]
  40ad10:	ldr	w9, [x0]
  40ad14:	add	w10, w4, #0x7
  40ad18:	and	w10, w10, #0xfffffffc
  40ad1c:	mov	x29, sp
  40ad20:	add	w9, w9, #0x3
  40ad24:	and	x9, x9, #0xfffffffc
  40ad28:	add	w20, w9, w10
  40ad2c:	cmp	w20, w1
  40ad30:	b.hi	40ad70 <ferror@plt+0x8670>  // b.pmore
  40ad34:	mov	x19, x0
  40ad38:	add	x8, x0, x9
  40ad3c:	add	w9, w4, #0x4
  40ad40:	strh	w2, [x8, #2]
  40ad44:	strh	w9, [x8]
  40ad48:	cbz	w4, 40ad5c <ferror@plt+0x865c>
  40ad4c:	sxtw	x2, w4
  40ad50:	add	x0, x8, #0x4
  40ad54:	mov	x1, x3
  40ad58:	bl	402070 <memcpy@plt>
  40ad5c:	mov	w0, wzr
  40ad60:	str	w20, [x19]
  40ad64:	ldp	x20, x19, [sp, #16]
  40ad68:	ldp	x29, x30, [sp], #32
  40ad6c:	ret
  40ad70:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40ad74:	ldr	x9, [x9, #3992]
  40ad78:	mov	w8, w1
  40ad7c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ad80:	add	x1, x1, #0xb50
  40ad84:	ldr	x0, [x9]
  40ad88:	mov	w2, w8
  40ad8c:	bl	4026c0 <fprintf@plt>
  40ad90:	mov	w0, #0xffffffff            	// #-1
  40ad94:	b	40ad64 <ferror@plt+0x8664>
  40ad98:	stp	x29, x30, [sp, #-16]!
  40ad9c:	ldr	w9, [x0]
  40ada0:	mov	x29, sp
  40ada4:	add	w9, w9, #0x3
  40ada8:	and	x10, x9, #0xfffffffc
  40adac:	add	w9, w10, #0x8
  40adb0:	cmp	w9, w1
  40adb4:	b.hi	40ade0 <ferror@plt+0x86e0>  // b.pmore
  40adb8:	mov	w8, wzr
  40adbc:	add	x10, x0, x10
  40adc0:	mov	w11, #0x5                   	// #5
  40adc4:	strh	w2, [x10, #2]
  40adc8:	strh	w11, [x10]
  40adcc:	strb	w3, [x10, #4]
  40add0:	str	w9, [x0]
  40add4:	mov	w0, w8
  40add8:	ldp	x29, x30, [sp], #16
  40addc:	ret
  40ade0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40ade4:	ldr	x9, [x9, #3992]
  40ade8:	mov	w8, w1
  40adec:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40adf0:	add	x1, x1, #0xb50
  40adf4:	ldr	x0, [x9]
  40adf8:	mov	w2, w8
  40adfc:	bl	4026c0 <fprintf@plt>
  40ae00:	mov	w8, #0xffffffff            	// #-1
  40ae04:	b	40add4 <ferror@plt+0x86d4>
  40ae08:	stp	x29, x30, [sp, #-16]!
  40ae0c:	ldr	w9, [x0]
  40ae10:	mov	x29, sp
  40ae14:	add	w9, w9, #0x3
  40ae18:	and	x10, x9, #0xfffffffc
  40ae1c:	add	w9, w10, #0x8
  40ae20:	cmp	w9, w1
  40ae24:	b.hi	40ae50 <ferror@plt+0x8750>  // b.pmore
  40ae28:	mov	w8, wzr
  40ae2c:	add	x10, x0, x10
  40ae30:	mov	w11, #0x6                   	// #6
  40ae34:	strh	w2, [x10, #2]
  40ae38:	strh	w11, [x10]
  40ae3c:	strh	w3, [x10, #4]
  40ae40:	str	w9, [x0]
  40ae44:	mov	w0, w8
  40ae48:	ldp	x29, x30, [sp], #16
  40ae4c:	ret
  40ae50:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40ae54:	ldr	x9, [x9, #3992]
  40ae58:	mov	w8, w1
  40ae5c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ae60:	add	x1, x1, #0xb50
  40ae64:	ldr	x0, [x9]
  40ae68:	mov	w2, w8
  40ae6c:	bl	4026c0 <fprintf@plt>
  40ae70:	mov	w8, #0xffffffff            	// #-1
  40ae74:	b	40ae44 <ferror@plt+0x8744>
  40ae78:	stp	x29, x30, [sp, #-16]!
  40ae7c:	ldr	w9, [x0]
  40ae80:	mov	x29, sp
  40ae84:	add	w9, w9, #0x3
  40ae88:	and	x10, x9, #0xfffffffc
  40ae8c:	add	w9, w10, #0x8
  40ae90:	cmp	w9, w1
  40ae94:	b.hi	40aec0 <ferror@plt+0x87c0>  // b.pmore
  40ae98:	mov	w8, wzr
  40ae9c:	add	x10, x0, x10
  40aea0:	mov	w11, #0x8                   	// #8
  40aea4:	strh	w2, [x10, #2]
  40aea8:	strh	w11, [x10]
  40aeac:	str	w3, [x10, #4]
  40aeb0:	str	w9, [x0]
  40aeb4:	mov	w0, w8
  40aeb8:	ldp	x29, x30, [sp], #16
  40aebc:	ret
  40aec0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40aec4:	ldr	x9, [x9, #3992]
  40aec8:	mov	w8, w1
  40aecc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40aed0:	add	x1, x1, #0xb50
  40aed4:	ldr	x0, [x9]
  40aed8:	mov	w2, w8
  40aedc:	bl	4026c0 <fprintf@plt>
  40aee0:	mov	w8, #0xffffffff            	// #-1
  40aee4:	b	40aeb4 <ferror@plt+0x87b4>
  40aee8:	stp	x29, x30, [sp, #-16]!
  40aeec:	ldr	w9, [x0]
  40aef0:	mov	x29, sp
  40aef4:	add	w9, w9, #0x3
  40aef8:	and	x10, x9, #0xfffffffc
  40aefc:	add	w9, w10, #0xc
  40af00:	cmp	w9, w1
  40af04:	b.hi	40af30 <ferror@plt+0x8830>  // b.pmore
  40af08:	mov	w8, wzr
  40af0c:	add	x10, x0, x10
  40af10:	mov	w11, #0xc                   	// #12
  40af14:	strh	w2, [x10, #2]
  40af18:	strh	w11, [x10]
  40af1c:	stur	x3, [x10, #4]
  40af20:	str	w9, [x0]
  40af24:	mov	w0, w8
  40af28:	ldp	x29, x30, [sp], #16
  40af2c:	ret
  40af30:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40af34:	ldr	x9, [x9, #3992]
  40af38:	mov	w8, w1
  40af3c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40af40:	add	x1, x1, #0xb50
  40af44:	ldr	x0, [x9]
  40af48:	mov	w2, w8
  40af4c:	bl	4026c0 <fprintf@plt>
  40af50:	mov	w8, #0xffffffff            	// #-1
  40af54:	b	40af24 <ferror@plt+0x8824>
  40af58:	stp	x29, x30, [sp, #-64]!
  40af5c:	stp	x20, x19, [sp, #48]
  40af60:	mov	x19, x0
  40af64:	mov	x0, x3
  40af68:	str	x23, [sp, #16]
  40af6c:	stp	x22, x21, [sp, #32]
  40af70:	mov	x29, sp
  40af74:	mov	x20, x3
  40af78:	mov	w21, w2
  40af7c:	mov	w22, w1
  40af80:	bl	4020a0 <strlen@plt>
  40af84:	ldr	w8, [x19]
  40af88:	add	w9, w0, #0x8
  40af8c:	and	w9, w9, #0xfffffffc
  40af90:	add	w8, w8, #0x3
  40af94:	and	x8, x8, #0xfffffffc
  40af98:	add	w23, w8, w9
  40af9c:	cmp	w23, w22
  40afa0:	b.hi	40afe8 <ferror@plt+0x88e8>  // b.pmore
  40afa4:	add	w9, w0, #0x1
  40afa8:	sxtw	x2, w9
  40afac:	add	x8, x19, x8
  40afb0:	add	w9, w2, #0x4
  40afb4:	strh	w21, [x8, #2]
  40afb8:	strh	w9, [x8]
  40afbc:	cbz	w2, 40afcc <ferror@plt+0x88cc>
  40afc0:	add	x0, x8, #0x4
  40afc4:	mov	x1, x20
  40afc8:	bl	402070 <memcpy@plt>
  40afcc:	mov	w0, wzr
  40afd0:	str	w23, [x19]
  40afd4:	ldp	x20, x19, [sp, #48]
  40afd8:	ldp	x22, x21, [sp, #32]
  40afdc:	ldr	x23, [sp, #16]
  40afe0:	ldp	x29, x30, [sp], #64
  40afe4:	ret
  40afe8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40afec:	ldr	x8, [x8, #3992]
  40aff0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40aff4:	add	x1, x1, #0xb50
  40aff8:	mov	w2, w22
  40affc:	ldr	x0, [x8]
  40b000:	bl	4026c0 <fprintf@plt>
  40b004:	mov	w0, #0xffffffff            	// #-1
  40b008:	b	40afd4 <ferror@plt+0x88d4>
  40b00c:	stp	x29, x30, [sp, #-48]!
  40b010:	stp	x22, x21, [sp, #16]
  40b014:	stp	x20, x19, [sp, #32]
  40b018:	ldr	w9, [x0]
  40b01c:	add	w10, w3, #0x3
  40b020:	and	w22, w10, #0xfffffffc
  40b024:	mov	x29, sp
  40b028:	add	w9, w9, #0x3
  40b02c:	and	w9, w9, #0xfffffffc
  40b030:	add	w10, w9, w22
  40b034:	cmp	w10, w1
  40b038:	b.hi	40b0a0 <ferror@plt+0x89a0>  // b.pmore
  40b03c:	mov	w20, w3
  40b040:	sxtw	x21, w20
  40b044:	mov	x19, x0
  40b048:	add	x0, x0, w9, uxtw
  40b04c:	mov	x1, x2
  40b050:	mov	x2, x21
  40b054:	bl	402070 <memcpy@plt>
  40b058:	ldr	w8, [x19]
  40b05c:	sub	w2, w22, w20
  40b060:	mov	w1, wzr
  40b064:	add	w8, w8, #0x3
  40b068:	and	w8, w8, #0xfffffffc
  40b06c:	add	x8, x19, x8
  40b070:	add	x0, x8, x21
  40b074:	bl	4022b0 <memset@plt>
  40b078:	ldr	w8, [x19]
  40b07c:	mov	w0, wzr
  40b080:	add	w8, w8, #0x3
  40b084:	and	w8, w8, #0xfffffffc
  40b088:	add	w8, w8, w22
  40b08c:	str	w8, [x19]
  40b090:	ldp	x20, x19, [sp, #32]
  40b094:	ldp	x22, x21, [sp, #16]
  40b098:	ldp	x29, x30, [sp], #48
  40b09c:	ret
  40b0a0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b0a4:	ldr	x9, [x9, #3992]
  40b0a8:	mov	w8, w1
  40b0ac:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b0b0:	add	x1, x1, #0xb7f
  40b0b4:	ldr	x0, [x9]
  40b0b8:	mov	w2, w8
  40b0bc:	bl	4026c0 <fprintf@plt>
  40b0c0:	mov	w0, #0xffffffff            	// #-1
  40b0c4:	b	40b090 <ferror@plt+0x8990>
  40b0c8:	stp	x29, x30, [sp, #-32]!
  40b0cc:	ldr	w9, [x0]
  40b0d0:	str	x19, [sp, #16]
  40b0d4:	mov	x29, sp
  40b0d8:	add	w9, w9, #0x3
  40b0dc:	and	w10, w9, #0xfffffffc
  40b0e0:	add	w9, w10, #0x4
  40b0e4:	cmp	w9, w1
  40b0e8:	add	x19, x0, x10
  40b0ec:	b.hi	40b110 <ferror@plt+0x8a10>  // b.pmore
  40b0f0:	mov	w8, #0x4                   	// #4
  40b0f4:	strh	w2, [x19, #2]
  40b0f8:	strh	w8, [x19]
  40b0fc:	str	w9, [x0]
  40b100:	mov	x0, x19
  40b104:	ldr	x19, [sp, #16]
  40b108:	ldp	x29, x30, [sp], #32
  40b10c:	ret
  40b110:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b114:	ldr	x9, [x9, #3992]
  40b118:	mov	w8, w1
  40b11c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b120:	add	x1, x1, #0xb50
  40b124:	ldr	x0, [x9]
  40b128:	mov	w2, w8
  40b12c:	bl	4026c0 <fprintf@plt>
  40b130:	b	40b100 <ferror@plt+0x8a00>
  40b134:	ldr	w8, [x0]
  40b138:	add	w9, w8, #0x3
  40b13c:	and	w9, w9, #0xfffc
  40b140:	add	w9, w0, w9
  40b144:	sub	w9, w9, w1
  40b148:	mov	w0, w8
  40b14c:	strh	w9, [x1]
  40b150:	ret
  40b154:	stp	x29, x30, [sp, #-64]!
  40b158:	stp	x22, x21, [sp, #32]
  40b15c:	stp	x20, x19, [sp, #48]
  40b160:	ldr	w8, [x0]
  40b164:	add	w9, w4, #0x7
  40b168:	and	w9, w9, #0xfffffffc
  40b16c:	str	x23, [sp, #16]
  40b170:	add	w8, w8, #0x3
  40b174:	and	w8, w8, #0xfffffffc
  40b178:	add	w23, w8, w9
  40b17c:	mov	w20, w2
  40b180:	mov	w22, w1
  40b184:	mov	x21, x0
  40b188:	cmp	w23, w1
  40b18c:	add	x19, x0, x8
  40b190:	mov	x29, sp
  40b194:	b.hi	40b1fc <ferror@plt+0x8afc>  // b.pmore
  40b198:	add	w8, w4, #0x4
  40b19c:	strh	w20, [x19, #2]
  40b1a0:	strh	w8, [x19]
  40b1a4:	cbz	w4, 40b1b8 <ferror@plt+0x8ab8>
  40b1a8:	sxtw	x2, w4
  40b1ac:	add	x0, x19, #0x4
  40b1b0:	mov	x1, x3
  40b1b4:	bl	402070 <memcpy@plt>
  40b1b8:	str	w23, [x21]
  40b1bc:	add	w8, w23, #0x3
  40b1c0:	and	w9, w8, #0xfffffffc
  40b1c4:	add	w8, w9, #0x4
  40b1c8:	cmp	w8, w22
  40b1cc:	b.hi	40b220 <ferror@plt+0x8b20>  // b.pmore
  40b1d0:	add	x9, x21, x9
  40b1d4:	mov	w10, #0x4                   	// #4
  40b1d8:	strh	w20, [x9, #2]
  40b1dc:	strh	w10, [x9]
  40b1e0:	str	w8, [x21]
  40b1e4:	mov	x0, x19
  40b1e8:	ldp	x20, x19, [sp, #48]
  40b1ec:	ldp	x22, x21, [sp, #32]
  40b1f0:	ldr	x23, [sp, #16]
  40b1f4:	ldp	x29, x30, [sp], #64
  40b1f8:	ret
  40b1fc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b200:	ldr	x8, [x8, #3992]
  40b204:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b208:	add	x1, x1, #0xb50
  40b20c:	mov	w2, w22
  40b210:	ldr	x0, [x8]
  40b214:	bl	4026c0 <fprintf@plt>
  40b218:	ldr	w23, [x21]
  40b21c:	b	40b1bc <ferror@plt+0x8abc>
  40b220:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b224:	ldr	x8, [x8, #3992]
  40b228:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b22c:	add	x1, x1, #0xb50
  40b230:	mov	w2, w22
  40b234:	ldr	x0, [x8]
  40b238:	bl	4026c0 <fprintf@plt>
  40b23c:	b	40b1e4 <ferror@plt+0x8ae4>
  40b240:	ldrh	w9, [x1]
  40b244:	ldr	w8, [x0]
  40b248:	add	w9, w9, #0x3
  40b24c:	add	w10, w8, #0x3
  40b250:	and	x9, x9, #0x1fffc
  40b254:	and	w10, w10, #0xfffffffc
  40b258:	add	x9, x1, x9
  40b25c:	add	w10, w0, w10
  40b260:	sub	w11, w10, w1
  40b264:	sub	w10, w10, w9
  40b268:	mov	w0, w8
  40b26c:	strh	w11, [x1]
  40b270:	strh	w10, [x9]
  40b274:	ret
  40b278:	stp	x29, x30, [sp, #-16]!
  40b27c:	ldrh	w9, [x0]
  40b280:	mov	x29, sp
  40b284:	add	w9, w9, #0x3
  40b288:	and	x9, x9, #0x1fffc
  40b28c:	add	w10, w9, #0x8
  40b290:	cmp	w10, w1
  40b294:	b.hi	40b2cc <ferror@plt+0x8bcc>  // b.pmore
  40b298:	add	x9, x0, x9
  40b29c:	mov	w10, #0x8                   	// #8
  40b2a0:	strh	w2, [x9, #2]
  40b2a4:	strh	w10, [x9]
  40b2a8:	str	w3, [x9, #4]
  40b2ac:	ldrh	w9, [x0]
  40b2b0:	mov	w8, wzr
  40b2b4:	add	w9, w9, #0xb
  40b2b8:	and	w9, w9, #0xfffc
  40b2bc:	strh	w9, [x0]
  40b2c0:	mov	w0, w8
  40b2c4:	ldp	x29, x30, [sp], #16
  40b2c8:	ret
  40b2cc:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b2d0:	ldr	x9, [x9, #3992]
  40b2d4:	mov	w8, w1
  40b2d8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b2dc:	add	x1, x1, #0xbad
  40b2e0:	ldr	x0, [x9]
  40b2e4:	mov	w2, w8
  40b2e8:	bl	4026c0 <fprintf@plt>
  40b2ec:	mov	w8, #0xffffffff            	// #-1
  40b2f0:	b	40b2c0 <ferror@plt+0x8bc0>
  40b2f4:	stp	x29, x30, [sp, #-32]!
  40b2f8:	stp	x20, x19, [sp, #16]
  40b2fc:	ldrh	w9, [x0]
  40b300:	add	w10, w4, #0x7
  40b304:	and	w20, w10, #0xfffffffc
  40b308:	mov	x29, sp
  40b30c:	add	w9, w9, #0x3
  40b310:	and	x9, x9, #0x1fffc
  40b314:	add	w10, w9, w20
  40b318:	cmp	w10, w1
  40b31c:	b.hi	40b36c <ferror@plt+0x8c6c>  // b.pmore
  40b320:	mov	x19, x0
  40b324:	add	x8, x0, x9
  40b328:	add	w9, w4, #0x4
  40b32c:	strh	w2, [x8, #2]
  40b330:	strh	w9, [x8]
  40b334:	cbz	w4, 40b348 <ferror@plt+0x8c48>
  40b338:	sxtw	x2, w4
  40b33c:	add	x0, x8, #0x4
  40b340:	mov	x1, x3
  40b344:	bl	402070 <memcpy@plt>
  40b348:	ldrh	w8, [x19]
  40b34c:	mov	w0, wzr
  40b350:	add	w8, w8, #0x3
  40b354:	and	w8, w8, #0xfffc
  40b358:	add	w8, w8, w20
  40b35c:	strh	w8, [x19]
  40b360:	ldp	x20, x19, [sp, #16]
  40b364:	ldp	x29, x30, [sp], #32
  40b368:	ret
  40b36c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b370:	ldr	x9, [x9, #3992]
  40b374:	mov	w8, w1
  40b378:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b37c:	add	x1, x1, #0xbe2
  40b380:	ldr	x0, [x9]
  40b384:	mov	w2, w8
  40b388:	bl	4026c0 <fprintf@plt>
  40b38c:	mov	w0, #0xffffffff            	// #-1
  40b390:	b	40b360 <ferror@plt+0x8c60>
  40b394:	stp	x29, x30, [sp, #-16]!
  40b398:	ldrh	w9, [x0]
  40b39c:	mov	x29, sp
  40b3a0:	add	w9, w9, #0x3
  40b3a4:	and	x9, x9, #0x1fffc
  40b3a8:	add	w10, w9, #0x8
  40b3ac:	cmp	w10, w1
  40b3b0:	b.hi	40b3e8 <ferror@plt+0x8ce8>  // b.pmore
  40b3b4:	add	x9, x0, x9
  40b3b8:	mov	w10, #0x5                   	// #5
  40b3bc:	strh	w2, [x9, #2]
  40b3c0:	strh	w10, [x9]
  40b3c4:	strb	w3, [x9, #4]
  40b3c8:	ldrh	w9, [x0]
  40b3cc:	mov	w8, wzr
  40b3d0:	add	w9, w9, #0xb
  40b3d4:	and	w9, w9, #0xfffc
  40b3d8:	strh	w9, [x0]
  40b3dc:	mov	w0, w8
  40b3e0:	ldp	x29, x30, [sp], #16
  40b3e4:	ret
  40b3e8:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b3ec:	ldr	x9, [x9, #3992]
  40b3f0:	mov	w8, w1
  40b3f4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b3f8:	add	x1, x1, #0xbe2
  40b3fc:	ldr	x0, [x9]
  40b400:	mov	w2, w8
  40b404:	bl	4026c0 <fprintf@plt>
  40b408:	mov	w8, #0xffffffff            	// #-1
  40b40c:	b	40b3dc <ferror@plt+0x8cdc>
  40b410:	stp	x29, x30, [sp, #-16]!
  40b414:	ldrh	w9, [x0]
  40b418:	mov	x29, sp
  40b41c:	add	w9, w9, #0x3
  40b420:	and	x9, x9, #0x1fffc
  40b424:	add	w10, w9, #0x8
  40b428:	cmp	w10, w1
  40b42c:	b.hi	40b464 <ferror@plt+0x8d64>  // b.pmore
  40b430:	add	x9, x0, x9
  40b434:	mov	w10, #0x6                   	// #6
  40b438:	strh	w2, [x9, #2]
  40b43c:	strh	w10, [x9]
  40b440:	strh	w3, [x9, #4]
  40b444:	ldrh	w9, [x0]
  40b448:	mov	w8, wzr
  40b44c:	add	w9, w9, #0xb
  40b450:	and	w9, w9, #0xfffc
  40b454:	strh	w9, [x0]
  40b458:	mov	w0, w8
  40b45c:	ldp	x29, x30, [sp], #16
  40b460:	ret
  40b464:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b468:	ldr	x9, [x9, #3992]
  40b46c:	mov	w8, w1
  40b470:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b474:	add	x1, x1, #0xbe2
  40b478:	ldr	x0, [x9]
  40b47c:	mov	w2, w8
  40b480:	bl	4026c0 <fprintf@plt>
  40b484:	mov	w8, #0xffffffff            	// #-1
  40b488:	b	40b458 <ferror@plt+0x8d58>
  40b48c:	stp	x29, x30, [sp, #-16]!
  40b490:	ldrh	w9, [x0]
  40b494:	mov	x29, sp
  40b498:	add	w9, w9, #0x3
  40b49c:	and	x9, x9, #0x1fffc
  40b4a0:	add	w10, w9, #0xc
  40b4a4:	cmp	w10, w1
  40b4a8:	b.hi	40b4e0 <ferror@plt+0x8de0>  // b.pmore
  40b4ac:	add	x9, x0, x9
  40b4b0:	mov	w10, #0xc                   	// #12
  40b4b4:	strh	w2, [x9, #2]
  40b4b8:	strh	w10, [x9]
  40b4bc:	stur	x3, [x9, #4]
  40b4c0:	ldrh	w9, [x0]
  40b4c4:	mov	w8, wzr
  40b4c8:	add	w9, w9, #0xf
  40b4cc:	and	w9, w9, #0xfffc
  40b4d0:	strh	w9, [x0]
  40b4d4:	mov	w0, w8
  40b4d8:	ldp	x29, x30, [sp], #16
  40b4dc:	ret
  40b4e0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b4e4:	ldr	x9, [x9, #3992]
  40b4e8:	mov	w8, w1
  40b4ec:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b4f0:	add	x1, x1, #0xbe2
  40b4f4:	ldr	x0, [x9]
  40b4f8:	mov	w2, w8
  40b4fc:	bl	4026c0 <fprintf@plt>
  40b500:	mov	w8, #0xffffffff            	// #-1
  40b504:	b	40b4d4 <ferror@plt+0x8dd4>
  40b508:	stp	x29, x30, [sp, #-32]!
  40b50c:	ldrh	w9, [x0]
  40b510:	str	x19, [sp, #16]
  40b514:	mov	x29, sp
  40b518:	add	w9, w9, #0x3
  40b51c:	and	x9, x9, #0x1fffc
  40b520:	add	w10, w9, #0x4
  40b524:	cmp	w10, w1
  40b528:	add	x19, x0, x9
  40b52c:	b.hi	40b568 <ferror@plt+0x8e68>  // b.pmore
  40b530:	mov	w8, #0x4                   	// #4
  40b534:	strh	w2, [x19, #2]
  40b538:	strh	w8, [x19]
  40b53c:	ldrh	w8, [x0]
  40b540:	add	w8, w8, #0x7
  40b544:	and	w8, w8, #0xfffc
  40b548:	strh	w8, [x0]
  40b54c:	ldrh	w8, [x19, #2]
  40b550:	mov	x0, x19
  40b554:	orr	w8, w8, #0x8000
  40b558:	strh	w8, [x19, #2]
  40b55c:	ldr	x19, [sp, #16]
  40b560:	ldp	x29, x30, [sp], #32
  40b564:	ret
  40b568:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b56c:	ldr	x9, [x9, #3992]
  40b570:	mov	w8, w1
  40b574:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b578:	add	x1, x1, #0xbe2
  40b57c:	ldr	x0, [x9]
  40b580:	mov	w2, w8
  40b584:	bl	4026c0 <fprintf@plt>
  40b588:	b	40b54c <ferror@plt+0x8e4c>
  40b58c:	ldrh	w8, [x0]
  40b590:	add	w8, w8, #0x3
  40b594:	and	w8, w8, #0xfffc
  40b598:	add	w8, w0, w8
  40b59c:	sub	w8, w8, w1
  40b5a0:	strh	w8, [x1]
  40b5a4:	ldrh	w0, [x0]
  40b5a8:	ret
  40b5ac:	stp	x29, x30, [sp, #-48]!
  40b5b0:	add	w8, w1, #0x1
  40b5b4:	stp	x22, x21, [sp, #16]
  40b5b8:	stp	x20, x19, [sp, #32]
  40b5bc:	mov	x20, x2
  40b5c0:	mov	w21, w1
  40b5c4:	sbfiz	x2, x8, #3, #32
  40b5c8:	mov	w1, wzr
  40b5cc:	mov	x29, sp
  40b5d0:	mov	w19, w3
  40b5d4:	mov	x22, x0
  40b5d8:	bl	4022b0 <memset@plt>
  40b5dc:	cmp	w19, #0x4
  40b5e0:	b.ge	40b634 <ferror@plt+0x8f34>  // b.tcont
  40b5e4:	cbz	w19, 40b608 <ferror@plt+0x8f08>
  40b5e8:	ldrh	w3, [x20]
  40b5ec:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b5f0:	ldr	x8, [x8, #3992]
  40b5f4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b5f8:	add	x1, x1, #0xc17
  40b5fc:	mov	w2, w19
  40b600:	ldr	x0, [x8]
  40b604:	bl	4026c0 <fprintf@plt>
  40b608:	ldp	x20, x19, [sp, #32]
  40b60c:	ldp	x22, x21, [sp, #16]
  40b610:	mov	w0, wzr
  40b614:	ldp	x29, x30, [sp], #48
  40b618:	ret
  40b61c:	add	w8, w3, #0x3
  40b620:	and	x8, x8, #0x1fffc
  40b624:	sub	w19, w19, w8
  40b628:	cmp	w19, #0x3
  40b62c:	add	x20, x20, x8
  40b630:	b.le	40b5e4 <ferror@plt+0x8ee4>
  40b634:	ldrh	w3, [x20]
  40b638:	cmp	x3, #0x4
  40b63c:	b.cc	40b5ec <ferror@plt+0x8eec>  // b.lo, b.ul, b.last
  40b640:	cmp	w19, w3
  40b644:	b.lt	40b5ec <ferror@plt+0x8eec>  // b.tstop
  40b648:	ldrh	w8, [x20, #2]
  40b64c:	cmp	w8, w21
  40b650:	b.gt	40b61c <ferror@plt+0x8f1c>
  40b654:	ldr	x9, [x22, x8, lsl #3]
  40b658:	cbnz	x9, 40b61c <ferror@plt+0x8f1c>
  40b65c:	str	x20, [x22, x8, lsl #3]
  40b660:	b	40b61c <ferror@plt+0x8f1c>
  40b664:	stp	x29, x30, [sp, #-64]!
  40b668:	add	w8, w1, #0x1
  40b66c:	stp	x22, x21, [sp, #32]
  40b670:	stp	x20, x19, [sp, #48]
  40b674:	mov	x20, x2
  40b678:	mov	w21, w1
  40b67c:	sbfiz	x2, x8, #3, #32
  40b680:	mov	w1, wzr
  40b684:	str	x23, [sp, #16]
  40b688:	mov	x29, sp
  40b68c:	mov	w23, w4
  40b690:	mov	w19, w3
  40b694:	mov	x22, x0
  40b698:	bl	4022b0 <memset@plt>
  40b69c:	cmp	w19, #0x4
  40b6a0:	b.lt	40b6fc <ferror@plt+0x8ffc>  // b.tstop
  40b6a4:	mvn	w8, w23
  40b6a8:	b	40b6c4 <ferror@plt+0x8fc4>
  40b6ac:	add	w9, w3, #0x3
  40b6b0:	and	x9, x9, #0x1fffc
  40b6b4:	sub	w19, w19, w9
  40b6b8:	cmp	w19, #0x3
  40b6bc:	add	x20, x20, x9
  40b6c0:	b.le	40b6fc <ferror@plt+0x8ffc>
  40b6c4:	ldrh	w3, [x20]
  40b6c8:	cmp	x3, #0x4
  40b6cc:	b.cc	40b704 <ferror@plt+0x9004>  // b.lo, b.ul, b.last
  40b6d0:	cmp	w19, w3
  40b6d4:	b.lt	40b704 <ferror@plt+0x9004>  // b.tstop
  40b6d8:	ldrh	w9, [x20, #2]
  40b6dc:	and	w9, w9, w8
  40b6e0:	cmp	w21, w9, uxth
  40b6e4:	b.lt	40b6ac <ferror@plt+0x8fac>  // b.tstop
  40b6e8:	and	x9, x9, #0xffff
  40b6ec:	ldr	x10, [x22, x9, lsl #3]
  40b6f0:	cbnz	x10, 40b6ac <ferror@plt+0x8fac>
  40b6f4:	str	x20, [x22, x9, lsl #3]
  40b6f8:	b	40b6ac <ferror@plt+0x8fac>
  40b6fc:	cbz	w19, 40b720 <ferror@plt+0x9020>
  40b700:	ldrh	w3, [x20]
  40b704:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b708:	ldr	x8, [x8, #3992]
  40b70c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b710:	add	x1, x1, #0xc17
  40b714:	mov	w2, w19
  40b718:	ldr	x0, [x8]
  40b71c:	bl	4026c0 <fprintf@plt>
  40b720:	ldp	x20, x19, [sp, #48]
  40b724:	ldp	x22, x21, [sp, #32]
  40b728:	ldr	x23, [sp, #16]
  40b72c:	mov	w0, wzr
  40b730:	ldp	x29, x30, [sp], #64
  40b734:	ret
  40b738:	stp	x29, x30, [sp, #-16]!
  40b73c:	cmp	w2, #0x4
  40b740:	mov	x29, sp
  40b744:	b.lt	40b780 <ferror@plt+0x9080>  // b.tstop
  40b748:	ldrh	w3, [x1]
  40b74c:	cmp	x3, #0x4
  40b750:	b.cc	40b788 <ferror@plt+0x9088>  // b.lo, b.ul, b.last
  40b754:	cmp	w2, w3
  40b758:	b.lt	40b788 <ferror@plt+0x9088>  // b.tstop
  40b75c:	ldrh	w8, [x1, #2]
  40b760:	cmp	w8, w0
  40b764:	b.eq	40b7a4 <ferror@plt+0x90a4>  // b.none
  40b768:	add	w8, w3, #0x3
  40b76c:	and	x8, x8, #0x1fffc
  40b770:	sub	w2, w2, w8
  40b774:	cmp	w2, #0x3
  40b778:	add	x1, x1, x8
  40b77c:	b.gt	40b748 <ferror@plt+0x9048>
  40b780:	cbz	w2, 40b7a0 <ferror@plt+0x90a0>
  40b784:	ldrh	w3, [x1]
  40b788:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b78c:	ldr	x8, [x8, #3992]
  40b790:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b794:	add	x1, x1, #0xc17
  40b798:	ldr	x0, [x8]
  40b79c:	bl	4026c0 <fprintf@plt>
  40b7a0:	mov	x1, xzr
  40b7a4:	mov	x0, x1
  40b7a8:	ldp	x29, x30, [sp], #16
  40b7ac:	ret
  40b7b0:	stp	x29, x30, [sp, #-64]!
  40b7b4:	stp	x22, x21, [sp, #32]
  40b7b8:	stp	x20, x19, [sp, #48]
  40b7bc:	ldrh	w8, [x2]
  40b7c0:	str	x23, [sp, #16]
  40b7c4:	mov	x29, sp
  40b7c8:	sub	x8, x8, #0x4
  40b7cc:	cmp	x8, w3, sxtw
  40b7d0:	b.cs	40b7dc <ferror@plt+0x90dc>  // b.hs, b.nlast
  40b7d4:	mov	w0, #0xffffffff            	// #-1
  40b7d8:	b	40b864 <ferror@plt+0x9164>
  40b7dc:	add	w9, w3, #0x3
  40b7e0:	and	x9, x9, #0xfffffffc
  40b7e4:	add	x10, x9, #0x4
  40b7e8:	mov	w20, w1
  40b7ec:	mov	x21, x0
  40b7f0:	cmp	x8, x10
  40b7f4:	b.cs	40b810 <ferror@plt+0x9110>  // b.hs, b.nlast
  40b7f8:	add	w8, w20, #0x1
  40b7fc:	sbfiz	x2, x8, #3, #32
  40b800:	mov	x0, x21
  40b804:	mov	w1, wzr
  40b808:	bl	4022b0 <memset@plt>
  40b80c:	b	40b860 <ferror@plt+0x9160>
  40b810:	add	x8, x2, x9
  40b814:	ldrh	w23, [x8, #4]
  40b818:	add	w9, w20, #0x1
  40b81c:	sbfiz	x2, x9, #3, #32
  40b820:	mov	x0, x21
  40b824:	mov	w1, wzr
  40b828:	add	x22, x8, #0x8
  40b82c:	sub	w19, w23, #0x4
  40b830:	bl	4022b0 <memset@plt>
  40b834:	cmp	w23, #0x8
  40b838:	b.cs	40b890 <ferror@plt+0x9190>  // b.hs, b.nlast
  40b83c:	cbz	w19, 40b860 <ferror@plt+0x9160>
  40b840:	ldrh	w3, [x22]
  40b844:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b848:	ldr	x8, [x8, #3992]
  40b84c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40b850:	add	x1, x1, #0xc17
  40b854:	mov	w2, w19
  40b858:	ldr	x0, [x8]
  40b85c:	bl	4026c0 <fprintf@plt>
  40b860:	mov	w0, wzr
  40b864:	ldp	x20, x19, [sp, #48]
  40b868:	ldp	x22, x21, [sp, #32]
  40b86c:	ldr	x23, [sp, #16]
  40b870:	ldp	x29, x30, [sp], #64
  40b874:	ret
  40b878:	add	w8, w3, #0x3
  40b87c:	and	x8, x8, #0x1fffc
  40b880:	sub	w19, w19, w8
  40b884:	cmp	w19, #0x3
  40b888:	add	x22, x22, x8
  40b88c:	b.le	40b83c <ferror@plt+0x913c>
  40b890:	ldrh	w3, [x22]
  40b894:	cmp	x3, #0x4
  40b898:	b.cc	40b844 <ferror@plt+0x9144>  // b.lo, b.ul, b.last
  40b89c:	cmp	w19, w3
  40b8a0:	b.lt	40b844 <ferror@plt+0x9144>  // b.tstop
  40b8a4:	ldrh	w8, [x22, #2]
  40b8a8:	cmp	w8, w20
  40b8ac:	b.gt	40b878 <ferror@plt+0x9178>
  40b8b0:	ldr	x9, [x21, x8, lsl #3]
  40b8b4:	cbnz	x9, 40b878 <ferror@plt+0x9178>
  40b8b8:	str	x22, [x21, x8, lsl #3]
  40b8bc:	b	40b878 <ferror@plt+0x9178>
  40b8c0:	stp	x29, x30, [sp, #-64]!
  40b8c4:	stp	x24, x23, [sp, #16]
  40b8c8:	stp	x22, x21, [sp, #32]
  40b8cc:	stp	x20, x19, [sp, #48]
  40b8d0:	ldr	x24, [x1, #16]
  40b8d4:	mov	x19, x2
  40b8d8:	mov	w2, #0x22                  	// #34
  40b8dc:	mov	x29, sp
  40b8e0:	mov	x21, x1
  40b8e4:	mov	w22, w0
  40b8e8:	stp	xzr, xzr, [x24]
  40b8ec:	bl	40b984 <ferror@plt+0x9284>
  40b8f0:	mov	w20, w0
  40b8f4:	tbnz	w0, #31, 40b944 <ferror@plt+0x9244>
  40b8f8:	cmp	w20, #0x8, lsl #12
  40b8fc:	mov	w8, #0x8000                	// #32768
  40b900:	csel	w20, w20, w8, gt
  40b904:	mov	x0, x20
  40b908:	bl	402230 <malloc@plt>
  40b90c:	cbz	x0, 40b95c <ferror@plt+0x925c>
  40b910:	mov	x23, x0
  40b914:	stp	x0, x20, [x24]
  40b918:	mov	w0, w22
  40b91c:	mov	x1, x21
  40b920:	mov	w2, wzr
  40b924:	bl	40b984 <ferror@plt+0x9284>
  40b928:	mov	w20, w0
  40b92c:	tbnz	w0, #31, 40b93c <ferror@plt+0x923c>
  40b930:	cbz	x19, 40b93c <ferror@plt+0x923c>
  40b934:	str	x23, [x19]
  40b938:	b	40b944 <ferror@plt+0x9244>
  40b93c:	mov	x0, x23
  40b940:	bl	402460 <free@plt>
  40b944:	mov	w0, w20
  40b948:	ldp	x20, x19, [sp, #48]
  40b94c:	ldp	x22, x21, [sp, #32]
  40b950:	ldp	x24, x23, [sp, #16]
  40b954:	ldp	x29, x30, [sp], #64
  40b958:	ret
  40b95c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b960:	ldr	x8, [x8, #3992]
  40b964:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40b968:	add	x0, x0, #0xc61
  40b96c:	mov	w1, #0x20                  	// #32
  40b970:	ldr	x3, [x8]
  40b974:	mov	w2, #0x1                   	// #1
  40b978:	bl	4024e0 <fwrite@plt>
  40b97c:	mov	w20, #0xfffffff4            	// #-12
  40b980:	b	40b944 <ferror@plt+0x9244>
  40b984:	stp	x29, x30, [sp, #-48]!
  40b988:	stp	x22, x21, [sp, #16]
  40b98c:	stp	x20, x19, [sp, #32]
  40b990:	mov	x29, sp
  40b994:	mov	w20, w2
  40b998:	mov	x21, x1
  40b99c:	mov	w22, w0
  40b9a0:	bl	402080 <recvmsg@plt>
  40b9a4:	tbnz	w0, #31, 40b9d4 <ferror@plt+0x92d4>
  40b9a8:	cbnz	w0, 40ba38 <ferror@plt+0x9338>
  40b9ac:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b9b0:	ldr	x8, [x8, #3992]
  40b9b4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40b9b8:	add	x0, x0, #0xa6c
  40b9bc:	mov	w1, #0xf                   	// #15
  40b9c0:	ldr	x3, [x8]
  40b9c4:	mov	w2, #0x1                   	// #1
  40b9c8:	bl	4024e0 <fwrite@plt>
  40b9cc:	mov	w0, #0xffffffc3            	// #-61
  40b9d0:	b	40ba38 <ferror@plt+0x9338>
  40b9d4:	bl	402650 <__errno_location@plt>
  40b9d8:	mov	x19, x0
  40b9dc:	b	40b9f4 <ferror@plt+0x92f4>
  40b9e0:	mov	w0, w22
  40b9e4:	mov	x1, x21
  40b9e8:	mov	w2, w20
  40b9ec:	bl	402080 <recvmsg@plt>
  40b9f0:	tbz	w0, #31, 40b9a8 <ferror@plt+0x92a8>
  40b9f4:	ldr	w0, [x19]
  40b9f8:	cmp	w0, #0xb
  40b9fc:	b.eq	40b9e0 <ferror@plt+0x92e0>  // b.none
  40ba00:	cmp	w0, #0x4
  40ba04:	b.eq	40b9e0 <ferror@plt+0x92e0>  // b.none
  40ba08:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ba0c:	ldr	x8, [x8, #3992]
  40ba10:	ldr	x20, [x8]
  40ba14:	bl	402380 <strerror@plt>
  40ba18:	ldr	w3, [x19]
  40ba1c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40ba20:	mov	x2, x0
  40ba24:	add	x1, x1, #0xa4d
  40ba28:	mov	x0, x20
  40ba2c:	bl	4026c0 <fprintf@plt>
  40ba30:	ldr	w8, [x19]
  40ba34:	neg	w0, w8
  40ba38:	ldp	x20, x19, [sp, #32]
  40ba3c:	ldp	x22, x21, [sp, #16]
  40ba40:	ldp	x29, x30, [sp], #48
  40ba44:	ret
  40ba48:	stp	x29, x30, [sp, #-64]!
  40ba4c:	mov	x29, sp
  40ba50:	stp	x19, x20, [sp, #16]
  40ba54:	adrp	x20, 41d000 <ferror@plt+0x1a900>
  40ba58:	add	x20, x20, #0xd08
  40ba5c:	stp	x21, x22, [sp, #32]
  40ba60:	adrp	x21, 41d000 <ferror@plt+0x1a900>
  40ba64:	add	x21, x21, #0xd00
  40ba68:	sub	x20, x20, x21
  40ba6c:	mov	w22, w0
  40ba70:	stp	x23, x24, [sp, #48]
  40ba74:	mov	x23, x1
  40ba78:	mov	x24, x2
  40ba7c:	bl	402038 <memcpy@plt-0x38>
  40ba80:	cmp	xzr, x20, asr #3
  40ba84:	b.eq	40bab0 <ferror@plt+0x93b0>  // b.none
  40ba88:	asr	x20, x20, #3
  40ba8c:	mov	x19, #0x0                   	// #0
  40ba90:	ldr	x3, [x21, x19, lsl #3]
  40ba94:	mov	x2, x24
  40ba98:	add	x19, x19, #0x1
  40ba9c:	mov	x1, x23
  40baa0:	mov	w0, w22
  40baa4:	blr	x3
  40baa8:	cmp	x20, x19
  40baac:	b.ne	40ba90 <ferror@plt+0x9390>  // b.any
  40bab0:	ldp	x19, x20, [sp, #16]
  40bab4:	ldp	x21, x22, [sp, #32]
  40bab8:	ldp	x23, x24, [sp, #48]
  40babc:	ldp	x29, x30, [sp], #64
  40bac0:	ret
  40bac4:	nop
  40bac8:	ret

Disassembly of section .fini:

000000000040bacc <.fini>:
  40bacc:	stp	x29, x30, [sp, #-16]!
  40bad0:	mov	x29, sp
  40bad4:	ldp	x29, x30, [sp], #16
  40bad8:	ret
