#! /home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/jennifer/Documents/TEC/DIGITALES/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555569474450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5555694aa120 .scope module, "TOPSCP_tb" "TOPSCP_tb" 3 4;
 .timescale -9 -12;
P_0x5555694b7460 .param/l "DEPTH_DMEM" 0 3 8, +C4<00000000000000000000000000001100>;
P_0x5555694b74a0 .param/l "DEPTH_IMEM" 0 3 7, +C4<00000000000000000000000001000000>;
P_0x5555694b74e0 .param/l "PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
P_0x5555694b7520 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
L_0x5555694ff0b0 .functor BUFZ 32, v0x5555694e0dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555694e8920_0 .var "clk", 0 0;
v0x5555694e8a70_0 .net "current_instruction", 31 0, L_0x5555694ff0b0;  1 drivers
v0x5555694e8b50_0 .var "f3", 2 0;
v0x5555694e8c10_0 .var "f7", 6 0;
v0x5555694e8cf0_0 .net "func3", 2 0, L_0x5555694ff2b0;  1 drivers
v0x5555694e8dd0_0 .net "func7", 6 0, L_0x5555694ff550;  1 drivers
v0x5555694e8eb0_0 .var/i "i", 31 0;
v0x5555694e8f90_0 .var "instr", 31 0;
v0x5555694e9070_0 .var "mem_byte", 7 0;
v0x5555694e91e0_0 .var "op", 6 0;
v0x5555694e92c0_0 .net "opcode", 6 0, L_0x5555694ff120;  1 drivers
v0x5555694e93a0_0 .net "rd", 4 0, L_0x5555694ff210;  1 drivers
v0x5555694e9480_0 .var "reg_val", 31 0;
v0x5555694e9560_0 .net "rs1", 4 0, L_0x5555694ff3e0;  1 drivers
v0x5555694e9640_0 .net "rs2", 4 0, L_0x5555694ff4b0;  1 drivers
v0x5555694e9720_0 .var "rst", 0 0;
v0x5555694e97c0_0 .var "word", 31 0;
L_0x5555694ff120 .part L_0x5555694ff0b0, 0, 7;
L_0x5555694ff210 .part L_0x5555694ff0b0, 7, 5;
L_0x5555694ff2b0 .part L_0x5555694ff0b0, 12, 3;
L_0x5555694ff3e0 .part L_0x5555694ff0b0, 15, 5;
L_0x5555694ff4b0 .part L_0x5555694ff0b0, 20, 5;
L_0x5555694ff550 .part L_0x5555694ff0b0, 25, 7;
S_0x5555694781a0 .scope module, "dut" "TOPSCP" 3 20, 4 1 0, S_0x5555694aa120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x555569496740 .param/l "DEPTH_DMEM" 0 4 1, +C4<00000000000000000000000000001100>;
P_0x555569496780 .param/l "DEPTH_IMEM" 0 4 1, +C4<00000000000000000000000001000000>;
P_0x5555694967c0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
L_0x5555694fae80 .functor BUFZ 32, v0x5555694e3c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555694fc620 .functor AND 1, v0x5555694d9690_0, v0x5555694b0420_0, C4<1>, C4<1>;
L_0x5555694fc780 .functor BUFZ 1, v0x5555694d9760_0, C4<0>, C4<0>, C4<0>;
L_0x5555694ff040 .functor OR 1, L_0x5555694fc780, L_0x5555694fc620, C4<0>, C4<0>;
v0x5555694e59c0_0 .net "ALUCtrl", 3 0, v0x5555694d80a0_0;  1 drivers
v0x5555694e5af0_0 .net "ALUOp", 1 0, v0x5555694d94e0_0;  1 drivers
v0x5555694e5c00_0 .net "ALUResult", 31 0, v0x5555693e33a0_0;  1 drivers
v0x5555694e5cf0_0 .net "ALUSrc", 0 0, v0x5555694d95c0_0;  1 drivers
v0x5555694e5de0_0 .net "ALU_a", 31 0, L_0x5555694fae80;  1 drivers
v0x5555694e5ef0_0 .net "ALU_b", 31 0, v0x5555694d88e0_0;  1 drivers
v0x5555694e5fe0_0 .net "Branch", 0 0, v0x5555694d9690_0;  1 drivers
v0x5555694e6080_0 .net "Comparison", 0 0, v0x5555694b0420_0;  1 drivers
v0x5555694e6120_0 .net "ImmExt", 31 0, v0x5555694dea40_0;  1 drivers
v0x5555694e6250_0 .net "Jump", 0 0, v0x5555694d9760_0;  1 drivers
v0x5555694e62f0_0 .net "MemRead", 0 0, v0x5555694d9800_0;  1 drivers
v0x5555694e6390_0 .net "MemReadData", 31 0, v0x5555694dabd0_0;  1 drivers
v0x5555694e6480_0 .net "MemWrite", 0 0, v0x5555694d98f0_0;  1 drivers
v0x5555694e6570_0 .net "MemtoReg", 0 0, v0x5555694d99b0_0;  1 drivers
v0x5555694e6660_0 .net "PCSrc", 0 0, L_0x5555694ff040;  1 drivers
v0x5555694e6720_0 .net "PCSrc_Branch", 0 0, L_0x5555694fc620;  1 drivers
v0x5555694e67c0_0 .net "PCSrc_Jump", 0 0, L_0x5555694fc780;  1 drivers
v0x5555694e6970_0 .net "PC_branch_target", 31 0, L_0x5555694f9f90;  1 drivers
v0x5555694e6a60_0 .net "PC_current", 31 0, v0x5555694e3030_0;  1 drivers
v0x5555694e6b00_0 .net "PC_jump_target", 31 0, L_0x5555694fa030;  1 drivers
v0x5555694e6bc0_0 .net "PC_next", 31 0, v0x5555694e2940_0;  1 drivers
v0x5555694e6cd0_0 .net "PC_plus4", 31 0, L_0x5555694e9e70;  1 drivers
v0x5555694e6d90_0 .net "PC_temp", 31 0, v0x5555694e21f0_0;  1 drivers
v0x5555694e6ea0_0 .net "Rd", 4 0, L_0x5555694e9960;  1 drivers
v0x5555694e6f60_0 .net "ReadData1", 31 0, v0x5555694e3c60_0;  1 drivers
v0x5555694e7000_0 .net "ReadData2", 31 0, v0x5555694e3d40_0;  1 drivers
v0x5555694e70a0_0 .net "RegWrite", 0 0, v0x5555694d9a70_0;  1 drivers
v0x5555694e7190_0 .net "Rs1", 4 0, L_0x5555694e9aa0;  1 drivers
v0x5555694e7250_0 .net "Rs2", 4 0, L_0x5555694e9b40;  1 drivers
v0x5555694e72f0_0 .net "WriteData", 31 0, v0x5555694e57b0_0;  1 drivers
v0x5555694e73e0_0 .net "WriteData_temp1", 31 0, v0x5555694e4fe0_0;  1 drivers
v0x5555694e74f0_0 .net "Zero", 0 0, v0x5555694831d0_0;  1 drivers
L_0x716f62a10060 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5555694e7590_0 .net/2u *"_ivl_14", 6 0, L_0x716f62a10060;  1 drivers
v0x5555694e7650_0 .net *"_ivl_16", 0 0, L_0x5555694fa0d0;  1 drivers
v0x5555694e7710_0 .net "clk", 0 0, v0x5555694e8920_0;  1 drivers
v0x5555694e77b0_0 .net "four_bytes", 0 0, v0x5555694d9b30_0;  1 drivers
v0x5555694e78a0_0 .net "func3", 2 0, L_0x5555694e9a00;  1 drivers
v0x5555694e79b0_0 .net "func7", 6 0, L_0x5555694e9c30;  1 drivers
v0x5555694e7a70_0 .net "instruction", 31 0, v0x5555694e0dc0_0;  1 drivers
v0x5555694e7b60_0 .net "one_byte", 0 0, v0x5555694d9cb0_0;  1 drivers
v0x5555694e7c50_0 .net "opcode", 6 0, L_0x5555694e98a0;  1 drivers
v0x5555694e7d60_0 .net "rst", 0 0, v0x5555694e9720_0;  1 drivers
v0x5555694e7e90_0 .net "two_byte", 0 0, v0x5555694d9e30_0;  1 drivers
v0x5555694e7f30_0 .net "unsigned_load", 0 0, v0x5555694d9ef0_0;  1 drivers
L_0x5555694e98a0 .part v0x5555694e0dc0_0, 0, 7;
L_0x5555694e9960 .part v0x5555694e0dc0_0, 7, 5;
L_0x5555694e9a00 .part v0x5555694e0dc0_0, 12, 3;
L_0x5555694e9aa0 .part v0x5555694e0dc0_0, 15, 5;
L_0x5555694e9b40 .part v0x5555694e0dc0_0, 20, 5;
L_0x5555694e9c30 .part v0x5555694e0dc0_0, 25, 7;
L_0x5555694fa0d0 .cmp/eq 7, L_0x5555694e98a0, L_0x716f62a10060;
L_0x5555694fa200 .functor MUXZ 32, v0x5555694e3030_0, v0x5555694e3c60_0, L_0x5555694fa0d0, C4<>;
L_0x5555694febc0 .part v0x5555693e33a0_0, 0, 12;
S_0x555569476560 .scope module, "alu" "RVALU" 4 129, 5 1 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Comparison";
P_0x555569403e00 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x5555693e3680_0 .net "ALUCtrl", 3 0, v0x5555694d80a0_0;  alias, 1 drivers
v0x5555693e33a0_0 .var "ALUResult", 31 0;
v0x5555694b0420_0 .var "Comparison", 0 0;
v0x5555694831d0_0 .var "Zero", 0 0;
v0x5555694b04c0_0 .net "a", 31 0, L_0x5555694fae80;  alias, 1 drivers
v0x5555694b8130_0 .net "b", 31 0, v0x5555694d88e0_0;  alias, 1 drivers
v0x5555694d7ce0_0 .net "shift_amount", 4 0, L_0x5555694fb7d0;  1 drivers
E_0x555569405f30 .event anyedge, v0x5555693e3680_0, v0x5555694b04c0_0, v0x5555694b8130_0, v0x5555694d7ce0_0;
L_0x5555694fb7d0 .part v0x5555694d88e0_0, 0, 5;
S_0x5555694d7e80 .scope module, "alu_control" "ALUControl" 4 112, 6 1 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 4 "ALUCtrl";
v0x5555694d80a0_0 .var "ALUCtrl", 3 0;
v0x5555694d8180_0 .net "ALUOp", 1 0, v0x5555694d94e0_0;  alias, 1 drivers
v0x5555694d8240_0 .net "func3", 2 0, L_0x5555694e9a00;  alias, 1 drivers
v0x5555694d8300_0 .net "func7", 6 0, L_0x5555694e9c30;  alias, 1 drivers
E_0x555569405ac0 .event anyedge, v0x5555694d8180_0, v0x5555694d8240_0, v0x5555694d8300_0;
S_0x5555694d8460 .scope module, "alu_src_mux" "Mux" 4 122, 7 3 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5555694d8640 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0x5555694d8700_0 .net "a", 31 0, v0x5555694e3d40_0;  alias, 1 drivers
v0x5555694d8800_0 .net "b", 31 0, v0x5555694dea40_0;  alias, 1 drivers
v0x5555694d88e0_0 .var "out", 31 0;
v0x5555694d89b0_0 .net "sel", 0 0, v0x5555694d95c0_0;  alias, 1 drivers
E_0x5555694c3880 .event anyedge, v0x5555694d89b0_0, v0x5555694d8800_0, v0x5555694d8700_0;
S_0x5555694d8b00 .scope module, "branch_adder" "adder" 4 54, 8 2 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x5555694d8ce0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5555694d8df0_0 .net "a", 31 0, v0x5555694e3030_0;  alias, 1 drivers
v0x5555694d8ef0_0 .net "b", 31 0, v0x5555694dea40_0;  alias, 1 drivers
v0x5555694d8fe0_0 .net "out", 31 0, L_0x5555694f9f90;  alias, 1 drivers
L_0x5555694f9f90 .arith/sum 32, v0x5555694e3030_0, v0x5555694dea40_0;
S_0x5555694d9130 .scope module, "control_unit" "Control" 4 74, 9 1 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 1 "one_byte";
    .port_info 11 /OUTPUT 1 "two_byte";
    .port_info 12 /OUTPUT 1 "four_bytes";
    .port_info 13 /OUTPUT 1 "unsigned_load";
v0x5555694d94e0_0 .var "ALUOp", 1 0;
v0x5555694d95c0_0 .var "ALUSrc", 0 0;
v0x5555694d9690_0 .var "Branch", 0 0;
v0x5555694d9760_0 .var "Jump", 0 0;
v0x5555694d9800_0 .var "MemRead", 0 0;
v0x5555694d98f0_0 .var "MemWrite", 0 0;
v0x5555694d99b0_0 .var "MemtoReg", 0 0;
v0x5555694d9a70_0 .var "RegWrite", 0 0;
v0x5555694d9b30_0 .var "four_bytes", 0 0;
v0x5555694d9bf0_0 .net "func3", 2 0, L_0x5555694e9a00;  alias, 1 drivers
v0x5555694d9cb0_0 .var "one_byte", 0 0;
v0x5555694d9d50_0 .net "opcode", 6 0, L_0x5555694e98a0;  alias, 1 drivers
v0x5555694d9e30_0 .var "two_byte", 0 0;
v0x5555694d9ef0_0 .var "unsigned_load", 0 0;
E_0x5555694c38c0 .event anyedge, v0x5555694d9d50_0, v0x5555694d8240_0;
S_0x5555694da170 .scope module, "data_memory" "DataMemory" 4 139, 10 4 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 12 "Address";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /INPUT 1 "one_byte";
    .port_info 7 /INPUT 1 "two_byte";
    .port_info 8 /INPUT 1 "four_bytes";
    .port_info 9 /INPUT 1 "unsigned_load";
    .port_info 10 /OUTPUT 32 "ReadData";
P_0x5555694c3000 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000001100>;
P_0x5555694c3040 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
L_0x5555694e9f10 .functor BUFZ 8, L_0x5555694fc260, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555694da840_0 .net "Address", 11 0, L_0x5555694febc0;  1 drivers
v0x5555694da940 .array "DataMem", 0 4095, 7 0;
v0x5555694daa00_0 .net "MemRead", 0 0, v0x5555694d9800_0;  alias, 1 drivers
v0x5555694dab00_0 .net "MemWrite", 0 0, v0x5555694d98f0_0;  alias, 1 drivers
v0x5555694dabd0_0 .var "ReadData", 31 0;
v0x5555694dacc0_0 .net "WriteData", 31 0, v0x5555694e3d40_0;  alias, 1 drivers
v0x5555694dad60_0 .net *"_ivl_0", 31 0, L_0x5555694fb870;  1 drivers
L_0x716f62a10690 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dae20_0 .net/2u *"_ivl_102", 23 0, L_0x716f62a10690;  1 drivers
v0x5555694daf00_0 .net *"_ivl_107", 0 0, L_0x5555694fe7d0;  1 drivers
v0x5555694dafe0_0 .net *"_ivl_108", 15 0, L_0x5555694fe8c0;  1 drivers
L_0x716f62a101c8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694db0c0_0 .net *"_ivl_11", 19 0, L_0x716f62a101c8;  1 drivers
L_0x716f62a106d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694db1a0_0 .net/2u *"_ivl_112", 15 0, L_0x716f62a106d8;  1 drivers
L_0x716f62a10210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555694db280_0 .net/2u *"_ivl_12", 31 0, L_0x716f62a10210;  1 drivers
v0x5555694db360_0 .net *"_ivl_14", 31 0, L_0x5555694fbc30;  1 drivers
L_0x716f62a10258 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694db440_0 .net/2u *"_ivl_16", 31 0, L_0x716f62a10258;  1 drivers
v0x5555694db520_0 .net *"_ivl_20", 31 0, L_0x5555694fbe60;  1 drivers
L_0x716f62a102a0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694db600_0 .net *"_ivl_23", 19 0, L_0x716f62a102a0;  1 drivers
L_0x716f62a102e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555694db7f0_0 .net/2u *"_ivl_24", 31 0, L_0x716f62a102e8;  1 drivers
v0x5555694db8d0_0 .net *"_ivl_26", 31 0, L_0x5555694fbf90;  1 drivers
L_0x716f62a10330 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694db9b0_0 .net/2u *"_ivl_28", 31 0, L_0x716f62a10330;  1 drivers
L_0x716f62a10138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dba90_0 .net *"_ivl_3", 19 0, L_0x716f62a10138;  1 drivers
v0x5555694dbb70_0 .net *"_ivl_32", 7 0, L_0x5555694fc260;  1 drivers
v0x5555694dbc50_0 .net *"_ivl_34", 13 0, L_0x5555694fc300;  1 drivers
L_0x716f62a10378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555694dbd30_0 .net *"_ivl_37", 1 0, L_0x716f62a10378;  1 drivers
L_0x716f62a10180 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dbe10_0 .net/2u *"_ivl_4", 31 0, L_0x716f62a10180;  1 drivers
v0x5555694dbef0_0 .net *"_ivl_40", 7 0, L_0x5555694fc4e0;  1 drivers
v0x5555694dbfd0_0 .net *"_ivl_42", 31 0, L_0x5555694fc580;  1 drivers
L_0x716f62a103c0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dc0b0_0 .net *"_ivl_45", 19 0, L_0x716f62a103c0;  1 drivers
L_0x716f62a10408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555694dc190_0 .net/2u *"_ivl_46", 31 0, L_0x716f62a10408;  1 drivers
v0x5555694dc270_0 .net *"_ivl_48", 31 0, L_0x5555694fc6e0;  1 drivers
v0x5555694dc350_0 .net *"_ivl_50", 7 0, L_0x5555694fc8e0;  1 drivers
v0x5555694dc430_0 .net *"_ivl_52", 13 0, L_0x5555694fca00;  1 drivers
L_0x716f62a10450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555694dc510_0 .net *"_ivl_55", 1 0, L_0x716f62a10450;  1 drivers
v0x5555694dc5f0_0 .net *"_ivl_58", 7 0, L_0x5555694fcd10;  1 drivers
v0x5555694dc6d0_0 .net *"_ivl_60", 31 0, L_0x5555694fcdb0;  1 drivers
L_0x716f62a10498 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dc7b0_0 .net *"_ivl_63", 19 0, L_0x716f62a10498;  1 drivers
L_0x716f62a104e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555694dc890_0 .net/2u *"_ivl_64", 31 0, L_0x716f62a104e0;  1 drivers
v0x5555694dc970_0 .net *"_ivl_66", 31 0, L_0x5555694fcf40;  1 drivers
v0x5555694dca50_0 .net *"_ivl_68", 7 0, L_0x5555694fd0d0;  1 drivers
v0x5555694dcb30_0 .net *"_ivl_70", 31 0, L_0x5555694fce50;  1 drivers
L_0x716f62a10528 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dcc10_0 .net *"_ivl_73", 19 0, L_0x716f62a10528;  1 drivers
L_0x716f62a10570 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555694dccf0_0 .net/2u *"_ivl_74", 31 0, L_0x716f62a10570;  1 drivers
v0x5555694dcdd0_0 .net *"_ivl_76", 31 0, L_0x5555694fd380;  1 drivers
v0x5555694dceb0_0 .net *"_ivl_78", 7 0, L_0x5555694fd5d0;  1 drivers
v0x5555694dcf90_0 .net *"_ivl_8", 31 0, L_0x5555694fbaf0;  1 drivers
v0x5555694dd070_0 .net *"_ivl_80", 31 0, L_0x5555694fd670;  1 drivers
L_0x716f62a105b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694dd150_0 .net *"_ivl_83", 19 0, L_0x716f62a105b8;  1 drivers
L_0x716f62a10600 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555694dd230_0 .net/2u *"_ivl_84", 31 0, L_0x716f62a10600;  1 drivers
v0x5555694dd310_0 .net *"_ivl_86", 31 0, L_0x5555694fd860;  1 drivers
v0x5555694dd3f0_0 .net *"_ivl_88", 7 0, L_0x5555694fd9f0;  1 drivers
v0x5555694dd4d0_0 .net *"_ivl_90", 13 0, L_0x5555694fdb70;  1 drivers
L_0x716f62a10648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555694dd5b0_0 .net *"_ivl_93", 1 0, L_0x716f62a10648;  1 drivers
v0x5555694dd690_0 .net *"_ivl_97", 0 0, L_0x5555694fdf80;  1 drivers
v0x5555694dd770_0 .net *"_ivl_98", 23 0, L_0x5555694fe070;  1 drivers
v0x5555694dd850_0 .net "byte_signed", 31 0, L_0x5555694fe580;  1 drivers
v0x5555694dd930_0 .net "byte_unsigned", 31 0, L_0x5555694fe620;  1 drivers
v0x5555694dda10_0 .net "clk", 0 0, v0x5555694e8920_0;  alias, 1 drivers
v0x5555694ddad0_0 .net "four_bytes", 0 0, v0x5555694d9b30_0;  alias, 1 drivers
v0x5555694ddba0_0 .net "halfword_signed", 31 0, L_0x5555694fece0;  1 drivers
v0x5555694ddc60_0 .net "halfword_unsigned", 31 0, L_0x5555694fed80;  1 drivers
v0x5555694ddd40_0 .net "mem_byte", 7 0, L_0x5555694e9f10;  1 drivers
v0x5555694dde20_0 .net "mem_halfword", 15 0, L_0x5555694fcb40;  1 drivers
v0x5555694ddf00_0 .net "mem_word", 31 0, L_0x5555694fdcb0;  1 drivers
v0x5555694ddfe0_0 .net "one_byte", 0 0, v0x5555694d9cb0_0;  alias, 1 drivers
v0x5555694de0b0_0 .net "rst", 0 0, v0x5555694e9720_0;  alias, 1 drivers
v0x5555694de150_0 .net "two_byte", 0 0, v0x5555694d9e30_0;  alias, 1 drivers
v0x5555694de220_0 .net "unsigned_load", 0 0, v0x5555694d9ef0_0;  alias, 1 drivers
v0x5555694de2f0_0 .net "valid_address", 0 0, L_0x5555694fb9b0;  1 drivers
v0x5555694de390_0 .net "valid_halfword_address", 0 0, L_0x5555694fbd70;  1 drivers
v0x5555694de430_0 .net "valid_word_address", 0 0, L_0x5555694fc0d0;  1 drivers
E_0x5555694da400/0 .event anyedge, v0x5555694de0b0_0, v0x5555694d9800_0, v0x5555694de2f0_0, v0x5555694d9b30_0;
E_0x5555694da400/1 .event anyedge, v0x5555694d9e30_0, v0x5555694d9cb0_0, v0x5555694d9ef0_0, v0x5555694dd930_0;
E_0x5555694da400/2 .event anyedge, v0x5555694dd850_0, v0x5555694de390_0, v0x5555694ddc60_0, v0x5555694ddba0_0;
E_0x5555694da400/3 .event anyedge, v0x5555694de430_0, v0x5555694ddf00_0;
E_0x5555694da400 .event/or E_0x5555694da400/0, E_0x5555694da400/1, E_0x5555694da400/2, E_0x5555694da400/3;
E_0x5555694da4e0 .event posedge, v0x5555694dda10_0;
L_0x5555694fb870 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a10138;
L_0x5555694fb9b0 .cmp/gt 32, L_0x716f62a10180, L_0x5555694fb870;
L_0x5555694fbaf0 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a101c8;
L_0x5555694fbc30 .arith/sum 32, L_0x5555694fbaf0, L_0x716f62a10210;
L_0x5555694fbd70 .cmp/gt 32, L_0x716f62a10258, L_0x5555694fbc30;
L_0x5555694fbe60 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a102a0;
L_0x5555694fbf90 .arith/sum 32, L_0x5555694fbe60, L_0x716f62a102e8;
L_0x5555694fc0d0 .cmp/gt 32, L_0x716f62a10330, L_0x5555694fbf90;
L_0x5555694fc260 .array/port v0x5555694da940, L_0x5555694fc300;
L_0x5555694fc300 .concat [ 12 2 0 0], L_0x5555694febc0, L_0x716f62a10378;
L_0x5555694fc4e0 .array/port v0x5555694da940, L_0x5555694fc6e0;
L_0x5555694fc580 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a103c0;
L_0x5555694fc6e0 .arith/sum 32, L_0x5555694fc580, L_0x716f62a10408;
L_0x5555694fc8e0 .array/port v0x5555694da940, L_0x5555694fca00;
L_0x5555694fca00 .concat [ 12 2 0 0], L_0x5555694febc0, L_0x716f62a10450;
L_0x5555694fcb40 .concat [ 8 8 0 0], L_0x5555694fc8e0, L_0x5555694fc4e0;
L_0x5555694fcd10 .array/port v0x5555694da940, L_0x5555694fcf40;
L_0x5555694fcdb0 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a10498;
L_0x5555694fcf40 .arith/sum 32, L_0x5555694fcdb0, L_0x716f62a104e0;
L_0x5555694fd0d0 .array/port v0x5555694da940, L_0x5555694fd380;
L_0x5555694fce50 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a10528;
L_0x5555694fd380 .arith/sum 32, L_0x5555694fce50, L_0x716f62a10570;
L_0x5555694fd5d0 .array/port v0x5555694da940, L_0x5555694fd860;
L_0x5555694fd670 .concat [ 12 20 0 0], L_0x5555694febc0, L_0x716f62a105b8;
L_0x5555694fd860 .arith/sum 32, L_0x5555694fd670, L_0x716f62a10600;
L_0x5555694fd9f0 .array/port v0x5555694da940, L_0x5555694fdb70;
L_0x5555694fdb70 .concat [ 12 2 0 0], L_0x5555694febc0, L_0x716f62a10648;
L_0x5555694fdcb0 .concat [ 8 8 8 8], L_0x5555694fd9f0, L_0x5555694fd5d0, L_0x5555694fd0d0, L_0x5555694fcd10;
L_0x5555694fdf80 .part L_0x5555694e9f10, 7, 1;
LS_0x5555694fe070_0_0 .concat [ 1 1 1 1], L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80;
LS_0x5555694fe070_0_4 .concat [ 1 1 1 1], L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80;
LS_0x5555694fe070_0_8 .concat [ 1 1 1 1], L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80;
LS_0x5555694fe070_0_12 .concat [ 1 1 1 1], L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80;
LS_0x5555694fe070_0_16 .concat [ 1 1 1 1], L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80;
LS_0x5555694fe070_0_20 .concat [ 1 1 1 1], L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80, L_0x5555694fdf80;
LS_0x5555694fe070_1_0 .concat [ 4 4 4 4], LS_0x5555694fe070_0_0, LS_0x5555694fe070_0_4, LS_0x5555694fe070_0_8, LS_0x5555694fe070_0_12;
LS_0x5555694fe070_1_4 .concat [ 4 4 0 0], LS_0x5555694fe070_0_16, LS_0x5555694fe070_0_20;
L_0x5555694fe070 .concat [ 16 8 0 0], LS_0x5555694fe070_1_0, LS_0x5555694fe070_1_4;
L_0x5555694fe580 .concat [ 8 24 0 0], L_0x5555694e9f10, L_0x5555694fe070;
L_0x5555694fe620 .concat [ 8 24 0 0], L_0x5555694e9f10, L_0x716f62a10690;
L_0x5555694fe7d0 .part L_0x5555694fcb40, 15, 1;
LS_0x5555694fe8c0_0_0 .concat [ 1 1 1 1], L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0;
LS_0x5555694fe8c0_0_4 .concat [ 1 1 1 1], L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0;
LS_0x5555694fe8c0_0_8 .concat [ 1 1 1 1], L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0;
LS_0x5555694fe8c0_0_12 .concat [ 1 1 1 1], L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0, L_0x5555694fe7d0;
L_0x5555694fe8c0 .concat [ 4 4 4 4], LS_0x5555694fe8c0_0_0, LS_0x5555694fe8c0_0_4, LS_0x5555694fe8c0_0_8, LS_0x5555694fe8c0_0_12;
L_0x5555694fece0 .concat [ 16 16 0 0], L_0x5555694fcb40, L_0x5555694fe8c0;
L_0x5555694fed80 .concat [ 16 16 0 0], L_0x5555694fcb40, L_0x716f62a106d8;
S_0x5555694da540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 53, 10 53 0, S_0x5555694da170;
 .timescale -9 -12;
v0x5555694da740_0 .var/2s "i", 31 0;
S_0x5555694de6b0 .scope module, "imm_gen" "ImmediateGenerator" 4 105, 11 2 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x5555694de840 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v0x5555694dea40_0 .var "ImmExt", 31 0;
v0x5555694deb70_0 .net "Opcode", 6 0, L_0x5555694e98a0;  alias, 1 drivers
v0x5555694dec30_0 .net *"_ivl_11", 0 0, L_0x5555694fa7a0;  1 drivers
v0x5555694ded00_0 .net *"_ivl_13", 5 0, L_0x5555694fa880;  1 drivers
v0x5555694dede0_0 .net *"_ivl_15", 3 0, L_0x5555694fa920;  1 drivers
L_0x716f62a100a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555694def10_0 .net/2u *"_ivl_16", 0 0, L_0x716f62a100a8;  1 drivers
v0x5555694deff0_0 .net *"_ivl_23", 0 0, L_0x5555694fad40;  1 drivers
v0x5555694df0d0_0 .net *"_ivl_25", 7 0, L_0x5555694fade0;  1 drivers
v0x5555694df1b0_0 .net *"_ivl_27", 0 0, L_0x5555694faef0;  1 drivers
v0x5555694df290_0 .net *"_ivl_29", 9 0, L_0x5555694faf90;  1 drivers
v0x5555694df370_0 .net *"_ivl_3", 6 0, L_0x5555694fa480;  1 drivers
L_0x716f62a100f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555694df450_0 .net/2u *"_ivl_30", 0 0, L_0x716f62a100f0;  1 drivers
v0x5555694df530_0 .net *"_ivl_5", 4 0, L_0x5555694fa520;  1 drivers
v0x5555694df610_0 .net *"_ivl_9", 0 0, L_0x5555694fa700;  1 drivers
v0x5555694df6f0_0 .net "b_type_imm", 12 0, L_0x5555694faa10;  1 drivers
v0x5555694df7d0_0 .net "i_type_imm", 11 0, L_0x5555694fa3e0;  1 drivers
v0x5555694df8b0_0 .net "instruction", 31 0, v0x5555694e0dc0_0;  alias, 1 drivers
v0x5555694df990_0 .net "j_type_imm", 20 0, L_0x5555694fb0b0;  1 drivers
v0x5555694dfa70_0 .net "s_type_imm", 11 0, L_0x5555694fa5c0;  1 drivers
v0x5555694dfb50_0 .net "sign_b", 0 0, L_0x5555694fb500;  1 drivers
v0x5555694dfc10_0 .net "sign_i", 0 0, L_0x5555694fb290;  1 drivers
v0x5555694dfcd0_0 .net "sign_j", 0 0, L_0x5555694fb690;  1 drivers
v0x5555694dfd90_0 .net "sign_s", 0 0, L_0x5555694fb410;  1 drivers
v0x5555694dfe50_0 .net "u_type_imm", 19 0, L_0x5555694fac40;  1 drivers
E_0x5555694de980/0 .event anyedge, v0x5555694d9d50_0, v0x5555694dfc10_0, v0x5555694df7d0_0, v0x5555694dfd90_0;
E_0x5555694de980/1 .event anyedge, v0x5555694dfa70_0, v0x5555694dfb50_0, v0x5555694df6f0_0, v0x5555694dfe50_0;
E_0x5555694de980/2 .event anyedge, v0x5555694dfcd0_0, v0x5555694df990_0;
E_0x5555694de980 .event/or E_0x5555694de980/0, E_0x5555694de980/1, E_0x5555694de980/2;
L_0x5555694fa3e0 .part v0x5555694e0dc0_0, 20, 12;
L_0x5555694fa480 .part v0x5555694e0dc0_0, 25, 7;
L_0x5555694fa520 .part v0x5555694e0dc0_0, 7, 5;
L_0x5555694fa5c0 .concat [ 5 7 0 0], L_0x5555694fa520, L_0x5555694fa480;
L_0x5555694fa700 .part v0x5555694e0dc0_0, 31, 1;
L_0x5555694fa7a0 .part v0x5555694e0dc0_0, 7, 1;
L_0x5555694fa880 .part v0x5555694e0dc0_0, 25, 6;
L_0x5555694fa920 .part v0x5555694e0dc0_0, 8, 4;
LS_0x5555694faa10_0_0 .concat [ 1 4 6 1], L_0x716f62a100a8, L_0x5555694fa920, L_0x5555694fa880, L_0x5555694fa7a0;
LS_0x5555694faa10_0_4 .concat [ 1 0 0 0], L_0x5555694fa700;
L_0x5555694faa10 .concat [ 12 1 0 0], LS_0x5555694faa10_0_0, LS_0x5555694faa10_0_4;
L_0x5555694fac40 .part v0x5555694e0dc0_0, 12, 20;
L_0x5555694fad40 .part v0x5555694e0dc0_0, 31, 1;
L_0x5555694fade0 .part v0x5555694e0dc0_0, 12, 8;
L_0x5555694faef0 .part v0x5555694e0dc0_0, 20, 1;
L_0x5555694faf90 .part v0x5555694e0dc0_0, 21, 10;
LS_0x5555694fb0b0_0_0 .concat [ 1 10 1 8], L_0x716f62a100f0, L_0x5555694faf90, L_0x5555694faef0, L_0x5555694fade0;
LS_0x5555694fb0b0_0_4 .concat [ 1 0 0 0], L_0x5555694fad40;
L_0x5555694fb0b0 .concat [ 20 1 0 0], LS_0x5555694fb0b0_0_0, LS_0x5555694fb0b0_0_4;
L_0x5555694fb290 .part L_0x5555694fa3e0, 11, 1;
L_0x5555694fb410 .part L_0x5555694fa5c0, 11, 1;
L_0x5555694fb500 .part L_0x5555694faa10, 12, 1;
L_0x5555694fb690 .part L_0x5555694fb0b0, 20, 1;
S_0x5555694dffb0 .scope module, "instruction_memory" "InstructionMemoryF" 4 67, 12 2 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "readAddress";
    .port_info 2 /OUTPUT 32 "instructionOut";
P_0x5555694c27e0 .param/l "DEPTH" 0 12 2, +C4<00000000000000000000000001000000>;
P_0x5555694c2820 .param/l "WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v0x5555694e04e0 .array "Memory", 63 0, 31 0;
v0x5555694e0dc0_0 .var "instructionOut", 31 0;
v0x5555694e0eb0_0 .net "readAddress", 31 0, v0x5555694e3030_0;  alias, 1 drivers
v0x5555694e0fb0_0 .net "rst", 0 0, v0x5555694e9720_0;  alias, 1 drivers
v0x5555694e04e0_0 .array/port v0x5555694e04e0, 0;
v0x5555694e04e0_1 .array/port v0x5555694e04e0, 1;
E_0x5555694e0260/0 .event anyedge, v0x5555694de0b0_0, v0x5555694d8df0_0, v0x5555694e04e0_0, v0x5555694e04e0_1;
v0x5555694e04e0_2 .array/port v0x5555694e04e0, 2;
v0x5555694e04e0_3 .array/port v0x5555694e04e0, 3;
v0x5555694e04e0_4 .array/port v0x5555694e04e0, 4;
v0x5555694e04e0_5 .array/port v0x5555694e04e0, 5;
E_0x5555694e0260/1 .event anyedge, v0x5555694e04e0_2, v0x5555694e04e0_3, v0x5555694e04e0_4, v0x5555694e04e0_5;
v0x5555694e04e0_6 .array/port v0x5555694e04e0, 6;
v0x5555694e04e0_7 .array/port v0x5555694e04e0, 7;
v0x5555694e04e0_8 .array/port v0x5555694e04e0, 8;
v0x5555694e04e0_9 .array/port v0x5555694e04e0, 9;
E_0x5555694e0260/2 .event anyedge, v0x5555694e04e0_6, v0x5555694e04e0_7, v0x5555694e04e0_8, v0x5555694e04e0_9;
v0x5555694e04e0_10 .array/port v0x5555694e04e0, 10;
v0x5555694e04e0_11 .array/port v0x5555694e04e0, 11;
v0x5555694e04e0_12 .array/port v0x5555694e04e0, 12;
v0x5555694e04e0_13 .array/port v0x5555694e04e0, 13;
E_0x5555694e0260/3 .event anyedge, v0x5555694e04e0_10, v0x5555694e04e0_11, v0x5555694e04e0_12, v0x5555694e04e0_13;
v0x5555694e04e0_14 .array/port v0x5555694e04e0, 14;
v0x5555694e04e0_15 .array/port v0x5555694e04e0, 15;
v0x5555694e04e0_16 .array/port v0x5555694e04e0, 16;
v0x5555694e04e0_17 .array/port v0x5555694e04e0, 17;
E_0x5555694e0260/4 .event anyedge, v0x5555694e04e0_14, v0x5555694e04e0_15, v0x5555694e04e0_16, v0x5555694e04e0_17;
v0x5555694e04e0_18 .array/port v0x5555694e04e0, 18;
v0x5555694e04e0_19 .array/port v0x5555694e04e0, 19;
v0x5555694e04e0_20 .array/port v0x5555694e04e0, 20;
v0x5555694e04e0_21 .array/port v0x5555694e04e0, 21;
E_0x5555694e0260/5 .event anyedge, v0x5555694e04e0_18, v0x5555694e04e0_19, v0x5555694e04e0_20, v0x5555694e04e0_21;
v0x5555694e04e0_22 .array/port v0x5555694e04e0, 22;
v0x5555694e04e0_23 .array/port v0x5555694e04e0, 23;
v0x5555694e04e0_24 .array/port v0x5555694e04e0, 24;
v0x5555694e04e0_25 .array/port v0x5555694e04e0, 25;
E_0x5555694e0260/6 .event anyedge, v0x5555694e04e0_22, v0x5555694e04e0_23, v0x5555694e04e0_24, v0x5555694e04e0_25;
v0x5555694e04e0_26 .array/port v0x5555694e04e0, 26;
v0x5555694e04e0_27 .array/port v0x5555694e04e0, 27;
v0x5555694e04e0_28 .array/port v0x5555694e04e0, 28;
v0x5555694e04e0_29 .array/port v0x5555694e04e0, 29;
E_0x5555694e0260/7 .event anyedge, v0x5555694e04e0_26, v0x5555694e04e0_27, v0x5555694e04e0_28, v0x5555694e04e0_29;
v0x5555694e04e0_30 .array/port v0x5555694e04e0, 30;
v0x5555694e04e0_31 .array/port v0x5555694e04e0, 31;
v0x5555694e04e0_32 .array/port v0x5555694e04e0, 32;
v0x5555694e04e0_33 .array/port v0x5555694e04e0, 33;
E_0x5555694e0260/8 .event anyedge, v0x5555694e04e0_30, v0x5555694e04e0_31, v0x5555694e04e0_32, v0x5555694e04e0_33;
v0x5555694e04e0_34 .array/port v0x5555694e04e0, 34;
v0x5555694e04e0_35 .array/port v0x5555694e04e0, 35;
v0x5555694e04e0_36 .array/port v0x5555694e04e0, 36;
v0x5555694e04e0_37 .array/port v0x5555694e04e0, 37;
E_0x5555694e0260/9 .event anyedge, v0x5555694e04e0_34, v0x5555694e04e0_35, v0x5555694e04e0_36, v0x5555694e04e0_37;
v0x5555694e04e0_38 .array/port v0x5555694e04e0, 38;
v0x5555694e04e0_39 .array/port v0x5555694e04e0, 39;
v0x5555694e04e0_40 .array/port v0x5555694e04e0, 40;
v0x5555694e04e0_41 .array/port v0x5555694e04e0, 41;
E_0x5555694e0260/10 .event anyedge, v0x5555694e04e0_38, v0x5555694e04e0_39, v0x5555694e04e0_40, v0x5555694e04e0_41;
v0x5555694e04e0_42 .array/port v0x5555694e04e0, 42;
v0x5555694e04e0_43 .array/port v0x5555694e04e0, 43;
v0x5555694e04e0_44 .array/port v0x5555694e04e0, 44;
v0x5555694e04e0_45 .array/port v0x5555694e04e0, 45;
E_0x5555694e0260/11 .event anyedge, v0x5555694e04e0_42, v0x5555694e04e0_43, v0x5555694e04e0_44, v0x5555694e04e0_45;
v0x5555694e04e0_46 .array/port v0x5555694e04e0, 46;
v0x5555694e04e0_47 .array/port v0x5555694e04e0, 47;
v0x5555694e04e0_48 .array/port v0x5555694e04e0, 48;
v0x5555694e04e0_49 .array/port v0x5555694e04e0, 49;
E_0x5555694e0260/12 .event anyedge, v0x5555694e04e0_46, v0x5555694e04e0_47, v0x5555694e04e0_48, v0x5555694e04e0_49;
v0x5555694e04e0_50 .array/port v0x5555694e04e0, 50;
v0x5555694e04e0_51 .array/port v0x5555694e04e0, 51;
v0x5555694e04e0_52 .array/port v0x5555694e04e0, 52;
v0x5555694e04e0_53 .array/port v0x5555694e04e0, 53;
E_0x5555694e0260/13 .event anyedge, v0x5555694e04e0_50, v0x5555694e04e0_51, v0x5555694e04e0_52, v0x5555694e04e0_53;
v0x5555694e04e0_54 .array/port v0x5555694e04e0, 54;
v0x5555694e04e0_55 .array/port v0x5555694e04e0, 55;
v0x5555694e04e0_56 .array/port v0x5555694e04e0, 56;
v0x5555694e04e0_57 .array/port v0x5555694e04e0, 57;
E_0x5555694e0260/14 .event anyedge, v0x5555694e04e0_54, v0x5555694e04e0_55, v0x5555694e04e0_56, v0x5555694e04e0_57;
v0x5555694e04e0_58 .array/port v0x5555694e04e0, 58;
v0x5555694e04e0_59 .array/port v0x5555694e04e0, 59;
v0x5555694e04e0_60 .array/port v0x5555694e04e0, 60;
v0x5555694e04e0_61 .array/port v0x5555694e04e0, 61;
E_0x5555694e0260/15 .event anyedge, v0x5555694e04e0_58, v0x5555694e04e0_59, v0x5555694e04e0_60, v0x5555694e04e0_61;
v0x5555694e04e0_62 .array/port v0x5555694e04e0, 62;
v0x5555694e04e0_63 .array/port v0x5555694e04e0, 63;
E_0x5555694e0260/16 .event anyedge, v0x5555694e04e0_62, v0x5555694e04e0_63;
E_0x5555694e0260 .event/or E_0x5555694e0260/0, E_0x5555694e0260/1, E_0x5555694e0260/2, E_0x5555694e0260/3, E_0x5555694e0260/4, E_0x5555694e0260/5, E_0x5555694e0260/6, E_0x5555694e0260/7, E_0x5555694e0260/8, E_0x5555694e0260/9, E_0x5555694e0260/10, E_0x5555694e0260/11, E_0x5555694e0260/12, E_0x5555694e0260/13, E_0x5555694e0260/14, E_0x5555694e0260/15, E_0x5555694e0260/16;
S_0x5555694e10a0 .scope module, "jump_adder" "adder" 4 60, 8 2 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x5555694d9310 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5555694e1350_0 .net "a", 31 0, L_0x5555694fa200;  1 drivers
v0x5555694e1450_0 .net "b", 31 0, v0x5555694dea40_0;  alias, 1 drivers
v0x5555694e1510_0 .net "out", 31 0, L_0x5555694fa030;  alias, 1 drivers
L_0x5555694fa030 .arith/sum 32, L_0x5555694fa200, v0x5555694dea40_0;
S_0x5555694e1680 .scope module, "pc_adder" "adder" 4 48, 8 2 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x5555694e1860 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5555694e1980_0 .net "a", 31 0, v0x5555694e3030_0;  alias, 1 drivers
L_0x716f62a10018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555694e1ab0_0 .net "b", 31 0, L_0x716f62a10018;  1 drivers
v0x5555694e1b90_0 .net "out", 31 0, L_0x5555694e9e70;  alias, 1 drivers
L_0x5555694e9e70 .arith/sum 32, v0x5555694e3030_0, L_0x716f62a10018;
S_0x5555694e1cd0 .scope module, "pc_branch_mux" "Mux" 4 176, 7 3 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5555694e1eb0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0x5555694e2010_0 .net "a", 31 0, L_0x5555694e9e70;  alias, 1 drivers
v0x5555694e2120_0 .net "b", 31 0, L_0x5555694f9f90;  alias, 1 drivers
v0x5555694e21f0_0 .var "out", 31 0;
v0x5555694e22c0_0 .net "sel", 0 0, L_0x5555694fc620;  alias, 1 drivers
E_0x5555694e1fb0 .event anyedge, v0x5555694e22c0_0, v0x5555694d8fe0_0, v0x5555694e1b90_0;
S_0x5555694e2430 .scope module, "pc_jump_mux" "Mux" 4 183, 7 3 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5555694e2610 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0x5555694e2760_0 .net "a", 31 0, v0x5555694e21f0_0;  alias, 1 drivers
v0x5555694e2870_0 .net "b", 31 0, L_0x5555694fa030;  alias, 1 drivers
v0x5555694e2940_0 .var "out", 31 0;
v0x5555694e2a10_0 .net "sel", 0 0, L_0x5555694fc780;  alias, 1 drivers
E_0x5555694e26e0 .event anyedge, v0x5555694e2a10_0, v0x5555694e1510_0, v0x5555694e21f0_0;
S_0x5555694e2b80 .scope module, "pc_unit" "PC" 4 40, 13 2 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
P_0x5555694e2d60 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x5555694e2f20_0 .net "PC_in", 31 0, v0x5555694e2940_0;  alias, 1 drivers
v0x5555694e3030_0 .var "PC_out", 31 0;
v0x5555694e30d0_0 .net "clk", 0 0, v0x5555694e8920_0;  alias, 1 drivers
v0x5555694e31d0_0 .net "rst", 0 0, v0x5555694e9720_0;  alias, 1 drivers
E_0x5555694e2ea0 .event posedge, v0x5555694de0b0_0, v0x5555694dda10_0;
S_0x5555694e3300 .scope module, "register_file" "RegisterFile" 4 92, 14 3 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Rs1";
    .port_info 4 /INPUT 5 "Rs2";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
P_0x5555694c3090 .param/l "ADDR_WIDTH" 0 14 3, +C4<00000000000000000000000000000101>;
P_0x5555694c30d0 .param/l "WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v0x5555694e3b60_0 .net "Rd", 4 0, L_0x5555694e9960;  alias, 1 drivers
v0x5555694e3c60_0 .var "ReadData1", 31 0;
v0x5555694e3d40_0 .var "ReadData2", 31 0;
v0x5555694e3e60_0 .net "RegWrite", 0 0, v0x5555694d9a70_0;  alias, 1 drivers
v0x5555694e3f00 .array "Registers", 0 31, 31 0;
v0x5555694e4500_0 .net "Rs1", 4 0, L_0x5555694e9aa0;  alias, 1 drivers
v0x5555694e45e0_0 .net "Rs2", 4 0, L_0x5555694e9b40;  alias, 1 drivers
v0x5555694e46c0_0 .net "WriteData", 31 0, v0x5555694e57b0_0;  alias, 1 drivers
v0x5555694e47a0_0 .net "clk", 0 0, v0x5555694e8920_0;  alias, 1 drivers
v0x5555694e4840_0 .net "rst", 0 0, v0x5555694e9720_0;  alias, 1 drivers
v0x5555694e3f00_0 .array/port v0x5555694e3f00, 0;
v0x5555694e3f00_1 .array/port v0x5555694e3f00, 1;
v0x5555694e3f00_2 .array/port v0x5555694e3f00, 2;
E_0x5555694e36e0/0 .event anyedge, v0x5555694e4500_0, v0x5555694e3f00_0, v0x5555694e3f00_1, v0x5555694e3f00_2;
v0x5555694e3f00_3 .array/port v0x5555694e3f00, 3;
v0x5555694e3f00_4 .array/port v0x5555694e3f00, 4;
v0x5555694e3f00_5 .array/port v0x5555694e3f00, 5;
v0x5555694e3f00_6 .array/port v0x5555694e3f00, 6;
E_0x5555694e36e0/1 .event anyedge, v0x5555694e3f00_3, v0x5555694e3f00_4, v0x5555694e3f00_5, v0x5555694e3f00_6;
v0x5555694e3f00_7 .array/port v0x5555694e3f00, 7;
v0x5555694e3f00_8 .array/port v0x5555694e3f00, 8;
v0x5555694e3f00_9 .array/port v0x5555694e3f00, 9;
v0x5555694e3f00_10 .array/port v0x5555694e3f00, 10;
E_0x5555694e36e0/2 .event anyedge, v0x5555694e3f00_7, v0x5555694e3f00_8, v0x5555694e3f00_9, v0x5555694e3f00_10;
v0x5555694e3f00_11 .array/port v0x5555694e3f00, 11;
v0x5555694e3f00_12 .array/port v0x5555694e3f00, 12;
v0x5555694e3f00_13 .array/port v0x5555694e3f00, 13;
v0x5555694e3f00_14 .array/port v0x5555694e3f00, 14;
E_0x5555694e36e0/3 .event anyedge, v0x5555694e3f00_11, v0x5555694e3f00_12, v0x5555694e3f00_13, v0x5555694e3f00_14;
v0x5555694e3f00_15 .array/port v0x5555694e3f00, 15;
v0x5555694e3f00_16 .array/port v0x5555694e3f00, 16;
v0x5555694e3f00_17 .array/port v0x5555694e3f00, 17;
v0x5555694e3f00_18 .array/port v0x5555694e3f00, 18;
E_0x5555694e36e0/4 .event anyedge, v0x5555694e3f00_15, v0x5555694e3f00_16, v0x5555694e3f00_17, v0x5555694e3f00_18;
v0x5555694e3f00_19 .array/port v0x5555694e3f00, 19;
v0x5555694e3f00_20 .array/port v0x5555694e3f00, 20;
v0x5555694e3f00_21 .array/port v0x5555694e3f00, 21;
v0x5555694e3f00_22 .array/port v0x5555694e3f00, 22;
E_0x5555694e36e0/5 .event anyedge, v0x5555694e3f00_19, v0x5555694e3f00_20, v0x5555694e3f00_21, v0x5555694e3f00_22;
v0x5555694e3f00_23 .array/port v0x5555694e3f00, 23;
v0x5555694e3f00_24 .array/port v0x5555694e3f00, 24;
v0x5555694e3f00_25 .array/port v0x5555694e3f00, 25;
v0x5555694e3f00_26 .array/port v0x5555694e3f00, 26;
E_0x5555694e36e0/6 .event anyedge, v0x5555694e3f00_23, v0x5555694e3f00_24, v0x5555694e3f00_25, v0x5555694e3f00_26;
v0x5555694e3f00_27 .array/port v0x5555694e3f00, 27;
v0x5555694e3f00_28 .array/port v0x5555694e3f00, 28;
v0x5555694e3f00_29 .array/port v0x5555694e3f00, 29;
v0x5555694e3f00_30 .array/port v0x5555694e3f00, 30;
E_0x5555694e36e0/7 .event anyedge, v0x5555694e3f00_27, v0x5555694e3f00_28, v0x5555694e3f00_29, v0x5555694e3f00_30;
v0x5555694e3f00_31 .array/port v0x5555694e3f00, 31;
E_0x5555694e36e0/8 .event anyedge, v0x5555694e3f00_31, v0x5555694e45e0_0;
E_0x5555694e36e0 .event/or E_0x5555694e36e0/0, E_0x5555694e36e0/1, E_0x5555694e36e0/2, E_0x5555694e36e0/3, E_0x5555694e36e0/4, E_0x5555694e36e0/5, E_0x5555694e36e0/6, E_0x5555694e36e0/7, E_0x5555694e36e0/8;
S_0x5555694e3860 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 14 19, 14 19 0, S_0x5555694e3300;
 .timescale -9 -12;
v0x5555694e3a60_0 .var/2s "i", 31 0;
S_0x5555694e4a50 .scope module, "writeback_mux1" "Mux" 4 156, 7 3 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5555694e4be0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0x5555694e4e00_0 .net "a", 31 0, v0x5555693e33a0_0;  alias, 1 drivers
v0x5555694e4f10_0 .net "b", 31 0, v0x5555694dabd0_0;  alias, 1 drivers
v0x5555694e4fe0_0 .var "out", 31 0;
v0x5555694e50b0_0 .net "sel", 0 0, v0x5555694d99b0_0;  alias, 1 drivers
E_0x5555694e4d80 .event anyedge, v0x5555694d99b0_0, v0x5555694dabd0_0, v0x5555693e33a0_0;
S_0x5555694e5210 .scope module, "writeback_mux2" "Mux" 4 163, 7 3 0, S_0x5555694781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5555694e53f0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0x5555694e55b0_0 .net "a", 31 0, v0x5555694e4fe0_0;  alias, 1 drivers
v0x5555694e56c0_0 .net "b", 31 0, L_0x5555694e9e70;  alias, 1 drivers
v0x5555694e57b0_0 .var "out", 31 0;
v0x5555694e5880_0 .net "sel", 0 0, v0x5555694d9760_0;  alias, 1 drivers
E_0x5555694e5530 .event anyedge, v0x5555694d9760_0, v0x5555694e1b90_0, v0x5555694e4fe0_0;
S_0x5555694e8080 .scope function.str, "get_alu_op_name" "get_alu_op_name" 3 175, 3 175 0, S_0x5555694aa120;
 .timescale -9 -12;
v0x5555694e8260_0 .var "ctrl", 3 0;
; Variable get_alu_op_name is string return value of scope S_0x5555694e8080
TD_TOPSCP_tb.get_alu_op_name ;
    %load/vec4 v0x5555694e8260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/str "UNK";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.0 ;
    %pushi/str "AND";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.1 ;
    %pushi/str "OR";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.2 ;
    %pushi/str "ADD";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.3 ;
    %pushi/str "SLTU";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.4 ;
    %pushi/str "SLT";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.5 ;
    %pushi/str "SUB";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.6 ;
    %pushi/str "SLL";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.7 ;
    %pushi/str "XOR";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.8 ;
    %pushi/str "SRL";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.9 ;
    %pushi/str "SRA";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.10 ;
    %pushi/str "BEQ";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.11 ;
    %pushi/str "BNE";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.12 ;
    %pushi/str "BLT";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.13 ;
    %pushi/str "BGE";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.14 ;
    %pushi/str "BLTU";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.15 ;
    %pushi/str "BGEU";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_0x5555694e8080;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
S_0x5555694e8400 .scope function.str, "get_instruction_name" "get_instruction_name" 3 49, 3 49 0, S_0x5555694aa120;
 .timescale -9 -12;
v0x5555694e85e0_0 .var "f3", 2 0;
v0x5555694e86c0_0 .var "f7", 6 0;
; Variable get_instruction_name is string return value of scope S_0x5555694e8400
v0x5555694e8840_0 .var "op", 6 0;
TD_TOPSCP_tb.get_instruction_name ;
    %load/vec4 v0x5555694e8840_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %pushi/str "UNKNOWN";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.28;
T_1.18 ;
    %load/vec4 v0x5555694e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %pushi/str "R-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.29 ;
    %load/vec4 v0x5555694e86c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.39, 8;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %jmp/1 T_1.40, 8;
T_1.39 ; End of true expr.
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %jmp/0 T_1.40, 8;
 ; End of false expr.
    %blend;
T_1.40;
    %pushv/str; Cast BOOL/LOGIC to string
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.30 ;
    %pushi/str "SLL";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.31 ;
    %pushi/str "SLT";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.32 ;
    %pushi/str "SLTU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.33 ;
    %pushi/str "XOR";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.34 ;
    %load/vec4 v0x5555694e86c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.41, 8;
    %pushi/vec4 5460545, 0, 24; draw_string_vec4
    %jmp/1 T_1.42, 8;
T_1.41 ; End of true expr.
    %pushi/vec4 5460556, 0, 24; draw_string_vec4
    %jmp/0 T_1.42, 8;
 ; End of false expr.
    %blend;
T_1.42;
    %pushv/str; Cast BOOL/LOGIC to string
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.35 ;
    %pushi/str "OR";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.36 ;
    %pushi/str "AND";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.19 ;
    %load/vec4 v0x5555694e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %pushi/str "I-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.43 ;
    %pushi/str "ADDI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.44 ;
    %pushi/str "SLLI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.45 ;
    %pushi/str "SLTI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.46 ;
    %pushi/str "SLTIU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.47 ;
    %pushi/str "XORI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.48 ;
    %load/vec4 v0x5555694e86c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.53, 8;
    %pushi/vec4 1397899593, 0, 32; draw_string_vec4
    %jmp/1 T_1.54, 8;
T_1.53 ; End of true expr.
    %pushi/vec4 1397902409, 0, 32; draw_string_vec4
    %jmp/0 T_1.54, 8;
 ; End of false expr.
    %blend;
T_1.54;
    %pushv/str; Cast BOOL/LOGIC to string
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.49 ;
    %pushi/str "ORI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.50 ;
    %pushi/str "ANDI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.52;
T_1.52 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.20 ;
    %load/vec4 v0x5555694e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %pushi/str "LOAD-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.61;
T_1.55 ;
    %pushi/str "LB";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.61;
T_1.56 ;
    %pushi/str "LH";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.61;
T_1.57 ;
    %pushi/str "LW";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.61;
T_1.58 ;
    %pushi/str "LBU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.61;
T_1.59 ;
    %pushi/str "LHU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.61;
T_1.61 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.21 ;
    %load/vec4 v0x5555694e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %pushi/str "STORE-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.66;
T_1.62 ;
    %pushi/str "SB";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.66;
T_1.63 ;
    %pushi/str "SH";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.66;
T_1.64 ;
    %pushi/str "SW";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.66;
T_1.66 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.22 ;
    %load/vec4 v0x5555694e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.67, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.68, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.69, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.70, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.71, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.72, 6;
    %pushi/str "BRANCH-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.67 ;
    %pushi/str "BEQ";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.68 ;
    %pushi/str "BNE";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.69 ;
    %pushi/str "BLT";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.70 ;
    %pushi/str "BGE";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.71 ;
    %pushi/str "BLTU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.72 ;
    %pushi/str "BGEU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.74;
T_1.74 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.23 ;
    %pushi/str "LUI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.28;
T_1.24 ;
    %pushi/str "AUIPC";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.28;
T_1.25 ;
    %pushi/str "JAL";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.28;
T_1.26 ;
    %pushi/str "JALR";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_0x5555694e8400;
    %jmp T_1.28;
T_1.28 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5555694e2b80;
T_2 ;
    %wait E_0x5555694e2ea0;
    %load/vec4 v0x5555694e31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555694e3030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555694e2f20_0;
    %assign/vec4 v0x5555694e3030_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555694dffb0;
T_3 ;
Ewait_0 .event/or E_0x5555694e0260, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5555694e0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x5555694e0dc0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555694e0eb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x5555694e0eb0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5555694e04e0, 4;
    %store/vec4 v0x5555694e0dc0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x5555694e0dc0_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555694dffb0;
T_4 ;
    %vpi_call/w 12 22 "$readmemh", "instructions.mem", v0x5555694e04e0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5555694d9130;
T_5 ;
Ewait_1 .event/or E_0x5555694c38c0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d98f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9760_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9ef0_0, 0, 1;
    %load/vec4 v0x5555694d9d50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %load/vec4 v0x5555694d9bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9b30_0, 0, 1;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9ef0_0, 0, 1;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d9ef0_0, 0, 1;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9b30_0, 0, 1;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9ef0_0, 0, 1;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9ef0_0, 0, 1;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d98f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %load/vec4 v0x5555694d9bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9b30_0, 0, 1;
    %jmp T_5.21;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9cb0_0, 0, 1;
    %jmp T_5.21;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9e30_0, 0, 1;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9b30_0, 0, 1;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9690_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d95c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694d9760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694d99b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555694d94e0_0, 0, 2;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5555694e3300;
T_6 ;
    %wait E_0x5555694da4e0;
    %load/vec4 v0x5555694e4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x5555694e3860;
    %jmp t_0;
    .scope S_0x5555694e3860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694e3a60_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x5555694e3a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5555694e3a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694e3f00, 0, 4;
T_6.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5555694e3a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5555694e3a60_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x5555694e3300;
t_0 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5555694e3e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x5555694e3b60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x5555694e46c0_0;
    %load/vec4 v0x5555694e3b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694e3f00, 0, 4;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5555694e3300;
T_7 ;
Ewait_2 .event/or E_0x5555694e36e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5555694e4500_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x5555694e4500_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555694e3f00, 4;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x5555694e3c60_0, 0, 32;
    %load/vec4 v0x5555694e45e0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5555694e45e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555694e3f00, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x5555694e3d40_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5555694de6b0;
T_8 ;
Ewait_3 .event/or E_0x5555694de980, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5555694deb70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5555694dfc10_0;
    %replicate 20;
    %load/vec4 v0x5555694df7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5555694dfc10_0;
    %replicate 20;
    %load/vec4 v0x5555694df7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5555694dfc10_0;
    %replicate 20;
    %load/vec4 v0x5555694df7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x5555694dfd90_0;
    %replicate 20;
    %load/vec4 v0x5555694dfa70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5555694dfb50_0;
    %replicate 19;
    %load/vec4 v0x5555694df6f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5555694dfe50_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5555694dfe50_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5555694dfcd0_0;
    %replicate 11;
    %load/vec4 v0x5555694df990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694dea40_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5555694d7e80;
T_9 ;
Ewait_4 .event/or E_0x555569405ac0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5555694d8180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x5555694d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.6 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5555694d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.14 ;
    %load/vec4 v0x5555694d8300_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.24, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
T_9.25 ;
    %jmp T_9.23;
T_9.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.19 ;
    %load/vec4 v0x5555694d8300_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.26, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
T_9.27 ;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5555694d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.30 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.32 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.33 ;
    %load/vec4 v0x5555694d8300_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
T_9.39 ;
    %jmp T_9.37;
T_9.34 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555694d80a0_0, 0, 4;
    %jmp T_9.37;
T_9.37 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5555694d8460;
T_10 ;
Ewait_5 .event/or E_0x5555694c3880, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5555694d89b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5555694d8800_0;
    %store/vec4 v0x5555694d88e0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5555694d8700_0;
    %store/vec4 v0x5555694d88e0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555569476560;
T_11 ;
Ewait_6 .event/or E_0x555569405f30, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %load/vec4 v0x5555693e3680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %add;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %jmp T_11.17;
T_11.0 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %and;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.1 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %or;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.2 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %add;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.3 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.4 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.5 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %sub;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.6 ;
    %load/vec4 v0x5555694b04c0_0;
    %ix/getv 4, v0x5555694d7ce0_0;
    %shiftl 4;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.7 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %xor;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.8 ;
    %load/vec4 v0x5555694b04c0_0;
    %ix/getv 4, v0x5555694d7ce0_0;
    %shiftr 4;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.9 ;
    %load/vec4 v0x5555694b04c0_0;
    %ix/getv 4, v0x5555694d7ce0_0;
    %shiftr/s 4;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.10 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.11 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.12 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.13 ;
    %load/vec4 v0x5555694b8130_0;
    %load/vec4 v0x5555694b04c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.28, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.29, 8;
T_11.28 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.29, 8;
 ; End of false expr.
    %blend;
T_11.29;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.14 ;
    %load/vec4 v0x5555694b04c0_0;
    %load/vec4 v0x5555694b8130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.31, 8;
T_11.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.31, 8;
 ; End of false expr.
    %blend;
T_11.31;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v0x5555694b8130_0;
    %load/vec4 v0x5555694b04c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.33, 8;
T_11.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.33, 8;
 ; End of false expr.
    %blend;
T_11.33;
    %store/vec4 v0x5555694b0420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555693e33a0_0, 0, 32;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %load/vec4 v0x5555693e33a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.35, 8;
T_11.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.35, 8;
 ; End of false expr.
    %blend;
T_11.35;
    %pad/s 1;
    %store/vec4 v0x5555694831d0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5555694da170;
T_12 ;
    %fork t_3, S_0x5555694da540;
    %jmp t_2;
    .scope S_0x5555694da540;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694da740_0, 0, 32;
T_12.0 ; Top of for-loop 
    %load/vec4 v0x5555694da740_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5555694da740_0;
    %store/vec4a v0x5555694da940, 4, 0;
T_12.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5555694da740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5555694da740_0, 0, 32;
    %jmp T_12.0;
T_12.1 ; for-loop exit label
    %end;
    .scope S_0x5555694da170;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x5555694da170;
T_13 ;
    %wait E_0x5555694da4e0;
    %load/vec4 v0x5555694de0b0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v0x5555694dab00_0;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x5555694de2f0_0;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5555694ddad0_0;
    %load/vec4 v0x5555694de150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555694ddfe0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555694da840_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x5555694de390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555694da840_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5555694da840_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
T_13.9 ;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x5555694de430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555694da840_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5555694da840_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5555694da840_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
    %load/vec4 v0x5555694dacc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5555694da840_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555694da940, 0, 4;
T_13.11 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5555694da170;
T_14 ;
Ewait_7 .event/or E_0x5555694da400, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5555694de0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5555694daa00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x5555694de2f0_0;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5555694ddad0_0;
    %load/vec4 v0x5555694de150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555694ddfe0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x5555694de220_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %load/vec4 v0x5555694dd930_0;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x5555694dd850_0;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x5555694de390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0x5555694de220_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.14, 8;
    %load/vec4 v0x5555694ddc60_0;
    %jmp/1 T_14.15, 8;
T_14.14 ; End of true expr.
    %load/vec4 v0x5555694ddba0_0;
    %jmp/0 T_14.15, 8;
 ; End of false expr.
    %blend;
T_14.15;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
T_14.13 ;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x5555694de430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0x5555694ddf00_0;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
T_14.17 ;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694dabd0_0, 0, 32;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5555694e4a50;
T_15 ;
Ewait_8 .event/or E_0x5555694e4d80, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5555694e50b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5555694e4f10_0;
    %store/vec4 v0x5555694e4fe0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5555694e4e00_0;
    %store/vec4 v0x5555694e4fe0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5555694e5210;
T_16 ;
Ewait_9 .event/or E_0x5555694e5530, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5555694e5880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x5555694e56c0_0;
    %store/vec4 v0x5555694e57b0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5555694e55b0_0;
    %store/vec4 v0x5555694e57b0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5555694e1cd0;
T_17 ;
Ewait_10 .event/or E_0x5555694e1fb0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5555694e22c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x5555694e2120_0;
    %store/vec4 v0x5555694e21f0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5555694e2010_0;
    %store/vec4 v0x5555694e21f0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5555694e2430;
T_18 ;
Ewait_11 .event/or E_0x5555694e26e0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5555694e2a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x5555694e2870_0;
    %store/vec4 v0x5555694e2940_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5555694e2760_0;
    %store/vec4 v0x5555694e2940_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5555694aa120;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694e8920_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5555694e8920_0;
    %inv;
    %store/vec4 v0x5555694e8920_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x5555694aa120;
T_20 ;
    %wait E_0x5555694da4e0;
    %load/vec4 v0x5555694e9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 2, 0, 64;
    %vpi_call/w 3 117 "$display", "=== Ciclo %0d (Tiempo: %0t) ===", S<0,vec4,u64>, $time {1 0 0};
    %vpi_call/w 3 118 "$display", "PC: 0x%08h (Decimal: %0d)", v0x5555694e6a60_0, v0x5555694e6a60_0 {0 0 0};
    %load/vec4 v0x5555694e92c0_0;
    %load/vec4 v0x5555694e8cf0_0;
    %load/vec4 v0x5555694e8dd0_0;
    %store/vec4 v0x5555694e86c0_0, 0, 7;
    %store/vec4 v0x5555694e85e0_0, 0, 3;
    %store/vec4 v0x5555694e8840_0, 0, 7;
    %callf/str TD_TOPSCP_tb.get_instruction_name, S_0x5555694e8400;
    %vpi_call/w 3 119 "$display", "Instrucci\303\263n: 0x%08h (%s)", v0x5555694e8a70_0, S<0,str> {0 0 1};
    %vpi_call/w 3 123 "$display", "  Campos: Opcode=0x%02h, Rd=x%0d, Rs1=x%0d, Rs2=x%0d, Func3=0x%01h, Func7=0x%02h", v0x5555694e92c0_0, v0x5555694e93a0_0, v0x5555694e9560_0, v0x5555694e9640_0, v0x5555694e8cf0_0, v0x5555694e8dd0_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "  Control: RegWrite=%b, ALUSrc=%b, MemRead=%b, MemWrite=%b, Branch=%b, Jump=%b, MemtoReg=%b", v0x5555694e70a0_0, v0x5555694e5cf0_0, v0x5555694e62f0_0, v0x5555694e6480_0, v0x5555694e5fe0_0, v0x5555694e6250_0, v0x5555694e6570_0 {0 0 0};
    %vpi_call/w 3 131 "$display", "  Registros le\303\255dos: Rs1(x%0d)=0x%08h, Rs2(x%0d)=0x%08h", v0x5555694e9560_0, v0x5555694e6f60_0, v0x5555694e9640_0, v0x5555694e7000_0 {0 0 0};
    %load/vec4 v0x5555694e5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5555694e6120_0;
    %vpi_call/w 3 136 "$display", "  Inmediato: 0x%08h (%0d)", v0x5555694e6120_0, S<0,vec4,s32> {1 0 0};
T_20.2 ;
    %load/vec4 v0x5555694e5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5555694e59c0_0;
    %store/vec4 v0x5555694e8260_0, 0, 4;
    %callf/str TD_TOPSCP_tb.get_alu_op_name, S_0x5555694e8080;
    %vpi_call/w 3 141 "$display", "  ALU: 0x%08h (%s) 0x%08h = 0x%08h (Zero=%b, Comp=%b)", v0x5555694e5de0_0, S<0,str>, v0x5555694e6120_0, v0x5555694e5c00_0, v0x5555694e74f0_0, v0x5555694e6080_0 {0 0 1};
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5555694e59c0_0;
    %store/vec4 v0x5555694e8260_0, 0, 4;
    %callf/str TD_TOPSCP_tb.get_alu_op_name, S_0x5555694e8080;
    %vpi_call/w 3 145 "$display", "  ALU: 0x%08h (%s) 0x%08h = 0x%08h (Zero=%b, Comp=%b)", v0x5555694e5de0_0, S<0,str>, v0x5555694e5ef0_0, v0x5555694e5c00_0, v0x5555694e74f0_0, v0x5555694e6080_0 {0 0 1};
T_20.5 ;
    %load/vec4 v0x5555694e62f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.8, 8;
    %load/vec4 v0x5555694e6480_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5555694e6480_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %load/vec4 v0x5555694e6480_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.11, 8;
    %load/vec4 v0x5555694e7000_0;
    %jmp/1 T_20.12, 8;
T_20.11 ; End of true expr.
    %load/vec4 v0x5555694e6390_0;
    %jmp/0 T_20.12, 8;
 ; End of false expr.
    %blend;
T_20.12;
    %vpi_call/w 3 152 "$display", "  Memoria: %s Addr=0x%03h, Data=0x%08h", S<1,vec4,u40>, v0x5555694da840_0, S<0,vec4,u32> {2 0 0};
T_20.6 ;
    %load/vec4 v0x5555694e70a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.15, 9;
    %load/vec4 v0x5555694e93a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v0x5555694e72f0_0;
    %vpi_call/w 3 160 "$display", "  Escritura registro: x%0d <= 0x%08h (%0d)", v0x5555694e93a0_0, v0x5555694e72f0_0, S<0,vec4,s32> {1 0 0};
T_20.13 ;
    %load/vec4 v0x5555694e6250_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.18, 8;
    %load/vec4 v0x5555694e5fe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.19, 10;
    %load/vec4 v0x5555694e6080_0;
    %and;
T_20.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.18;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0x5555694e6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.20, 8;
    %load/vec4 v0x5555694e6b00_0;
    %jmp/1 T_20.21, 8;
T_20.20 ; End of true expr.
    %load/vec4 v0x5555694e6970_0;
    %jmp/0 T_20.21, 8;
 ; End of false expr.
    %blend;
T_20.21;
    %vpi_call/w 3 166 "$display", "  SALTO a PC: 0x%08h", S<0,vec4,u32> {1 0 0};
T_20.16 ;
    %vpi_call/w 3 169 "$display", "  Pr\303\263ximo PC: 0x%08h", v0x5555694e6bc0_0 {0 0 0};
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5555694aa120;
T_21 ;
    %vpi_call/w 3 211 "$display", "=== Iniciando testbench TOPSCP ===" {0 0 0};
    %vpi_call/w 3 212 "$display", "Par\303\241metros: WIDTH=%0d, DEPTH_IMEM=%0d, DEPTH_DMEM=%0d", P_0x5555694b7520, P_0x5555694b74a0, P_0x5555694b7460 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694e9720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555694e9720_0, 0, 1;
    %vpi_call/w 3 220 "$display", "\012=== Reset completado, iniciando ejecuci\303\263n ===\012" {0 0 0};
    %delay 150000, 0;
    %vpi_call/w 3 225 "$display", "\012=== ESTADO COMPLETO DE REGISTROS ===" {0 0 0};
    %vpi_call/w 3 226 "$display", "Registro |   Hexadecimal   |    Decimal    | Binario" {0 0 0};
    %vpi_call/w 3 227 "$display", "---------|-----------------|---------------|----------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
T_21.0 ; Top of for-loop 
    %load/vec4 v0x5555694e8eb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 4, v0x5555694e8eb0_0;
    %load/vec4a v0x5555694e3f00, 4;
    %store/vec4 v0x5555694e9480_0, 0, 32;
    %load/vec4 v0x5555694e9480_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_21.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555694e8eb0_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_21.5;
    %jmp/0xz  T_21.3, 4;
    %load/vec4 v0x5555694e9480_0;
    %vpi_call/w 3 231 "$display", "   x%2d   |   0x%08h   |   %10d   | %b", v0x5555694e8eb0_0, v0x5555694e9480_0, S<0,vec4,s32>, v0x5555694e9480_0 {1 0 0};
T_21.3 ;
T_21.2 ; for-loop step statement
    %load/vec4 v0x5555694e8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ; for-loop exit label
    %vpi_call/w 3 236 "$display", "\012=== MEMORIA DE INSTRUCCIONES (Primeras 16 posiciones) ===" {0 0 0};
    %vpi_call/w 3 237 "$display", "Direcci\303\263n |   Hexadecimal   | Instrucci\303\263n Decodificada" {0 0 0};
    %vpi_call/w 3 238 "$display", "----------|-----------------|---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
T_21.6 ; Top of for-loop 
    %load/vec4 v0x5555694e8eb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_21.7, 5;
    %ix/getv/s 4, v0x5555694e8eb0_0;
    %load/vec4a v0x5555694e04e0, 4;
    %store/vec4 v0x5555694e8f90_0, 0, 32;
    %load/vec4 v0x5555694e8f90_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x5555694e91e0_0, 0, 7;
    %load/vec4 v0x5555694e8f90_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5555694e8b50_0, 0, 3;
    %load/vec4 v0x5555694e8f90_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x5555694e8c10_0, 0, 7;
    %load/vec4 v0x5555694e8eb0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x5555694e91e0_0;
    %load/vec4 v0x5555694e8b50_0;
    %load/vec4 v0x5555694e8c10_0;
    %store/vec4 v0x5555694e86c0_0, 0, 7;
    %store/vec4 v0x5555694e85e0_0, 0, 3;
    %store/vec4 v0x5555694e8840_0, 0, 7;
    %callf/str TD_TOPSCP_tb.get_instruction_name, S_0x5555694e8400;
    %vpi_call/w 3 244 "$display", "  0x%02h    |   0x%08h   | %s", S<0,vec4,s32>, v0x5555694e8f90_0, S<0,str> {1 0 1};
T_21.8 ; for-loop step statement
    %load/vec4 v0x5555694e8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
    %jmp T_21.6;
T_21.7 ; for-loop exit label
    %vpi_call/w 3 248 "$display", "\012=== MEMORIA DE DATOS (Solo posiciones no-cero) ===" {0 0 0};
    %vpi_call/w 3 249 "$display", "Direcci\303\263n | Byte (Hex) | Byte (Dec)" {0 0 0};
    %vpi_call/w 3 250 "$display", "----------|------------|------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
T_21.9 ; Top of for-loop 
    %load/vec4 v0x5555694e8eb0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_21.10, 5;
    %ix/getv/s 4, v0x5555694e8eb0_0;
    %load/vec4a v0x5555694da940, 4;
    %store/vec4 v0x5555694e9070_0, 0, 8;
    %load/vec4 v0x5555694e9070_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.12, 4;
    %vpi_call/w 3 254 "$display", "  0x%03h   |    0x%02h    |     %3d", v0x5555694e8eb0_0, v0x5555694e9070_0, v0x5555694e9070_0 {0 0 0};
T_21.12 ;
T_21.11 ; for-loop step statement
    %load/vec4 v0x5555694e8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
    %jmp T_21.9;
T_21.10 ; for-loop exit label
    %vpi_call/w 3 259 "$display", "\012=== MEMORIA DE DATOS (Por palabras de 32 bits) ===" {0 0 0};
    %vpi_call/w 3 260 "$display", "Direcci\303\263n |   Palabra (Hex)   |  Palabra (Dec)" {0 0 0};
    %vpi_call/w 3 261 "$display", "----------|-------------------|----------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
T_21.14 ; Top of for-loop 
    %load/vec4 v0x5555694e8eb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_21.15, 5;
    %load/vec4 v0x5555694e8eb0_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5555694da940, 4;
    %load/vec4 v0x5555694e8eb0_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5555694da940, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555694e8eb0_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5555694da940, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555694e8eb0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5555694da940, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555694e97c0_0, 0, 32;
    %load/vec4 v0x5555694e97c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v0x5555694e8eb0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x5555694e97c0_0;
    %vpi_call/w 3 268 "$display", "  0x%03h   |     0x%08h     |   %10d", S<1,vec4,s32>, v0x5555694e97c0_0, S<0,vec4,s32> {2 0 0};
T_21.17 ;
T_21.16 ; for-loop step statement
    %load/vec4 v0x5555694e8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555694e8eb0_0, 0, 32;
    %jmp T_21.14;
T_21.15 ; for-loop exit label
    %vpi_call/w 3 272 "$display", "\012=== Testbench completado ===" {0 0 0};
    %vpi_call/w 3 273 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5555694aa120;
T_22 ;
    %delay 500000, 0;
    %vpi_call/w 3 280 "$display", "TIMEOUT: Testbench terminado por l\303\255mite de tiempo" {0 0 0};
    %vpi_call/w 3 281 "$display", "El programa entr\303\263 en un bucle infinito como era esperado" {0 0 0};
    %vpi_call/w 3 282 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x5555694aa120;
T_23 ;
    %vpi_call/w 3 287 "$dumpfile", "TOPSCP_tb.vcd" {0 0 0};
    %vpi_call/w 3 288 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555694aa120 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "../sim/TOPSCP_tb.sv";
    "../design/TOPSCP.sv";
    "../design/RVALU.sv";
    "../design/ALUcontrol.sv";
    "../design/Mux.sv";
    "../design/adder.sv";
    "../design/Control.sv";
    "../design/DataMemory.sv";
    "../design/ImmediateGenerator.sv";
    "../design/InstructionMemory.sv";
    "../design/PC.sv";
    "../design/RegisterFile.sv";
