SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -2
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx50
SET_PREFERENCE projectname myfifo
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff676
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name myfifo
SET_PARAMETER output_depth 16
SET_PARAMETER programmable_full_type No_Programmable_Full_Threshold
SET_PARAMETER input_data_width 16
SET_PARAMETER dout_reset_value 0
SET_PARAMETER write_acknowledge_flag false
SET_PARAMETER full_flags_reset_value 1
SET_PARAMETER write_clock_frequency 1
SET_PARAMETER programmable_empty_type No_Programmable_Empty_Threshold
SET_PARAMETER input_depth 16
SET_PARAMETER valid_flag false
SET_PARAMETER inject_dbit_error false
SET_PARAMETER overflow_sense Active_High
SET_PARAMETER data_count_width 4
SET_PARAMETER valid_sense Active_High
SET_PARAMETER output_data_width 16
SET_PARAMETER full_threshold_assert_value 15
SET_PARAMETER write_data_count_width 4
SET_PARAMETER overflow_flag false
SET_PARAMETER enable_int_clk false
SET_PARAMETER disable_timing_violations false
SET_PARAMETER reset_pin true
SET_PARAMETER fifo_implementation Independent_Clocks_Distributed_RAM
SET_PARAMETER empty_threshold_assert_value 4
SET_PARAMETER data_count false
SET_PARAMETER inject_sbit_error false
SET_PARAMETER use_extra_logic false
SET_PARAMETER underflow_sense Active_High
SET_PARAMETER read_clock_frequency 1
SET_PARAMETER full_threshold_negate_value 14
SET_PARAMETER almost_empty_flag false
SET_PARAMETER underflow_flag false
SET_PARAMETER reset_type Asynchronous_Reset
SET_PARAMETER read_data_count_width 4
SET_PARAMETER use_dout_reset true
SET_PARAMETER read_data_count false
SET_PARAMETER write_data_count false
SET_PARAMETER almost_full_flag false
SET_PARAMETER write_acknowledge_sense Active_High
SET_PARAMETER empty_threshold_negate_value 5
SET_PARAMETER use_embedded_registers false
SET_PARAMETER performance_options First_Word_Fall_Through
SET_PARAMETER enable_reset_synchronization true
SET_PARAMETER enable_ecc false
SET_CORE_CLASS com.xilinx.ip.fifo_generator_v6_2.fifo_generator_v6_2
SET_CORE_PATH /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v6_2/
SET_CORE_GUIPATH /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v6_2/gui/fifo_generator_v6_2.tcl
SET_CORE_NAME Fifo Generator
SET_CORE_VERSION 6.2
SET_CORE_VLNV xilinx.com:ip:fifo_generator:6.2
SET_CORE_DATASHEET /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v6_2/doc/fifo_generator_ds317.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v6_2/doc/fifo_generator_ds317.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v6_2/doc/fifo_generator_v6_2_vinfo.html><Version Information>
