// Seed: 1677484747
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri1 id_5,
    output tri id_6
);
  tri id_8 = 1'b0;
endmodule
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    output logic id_2,
    input  logic id_3,
    output logic id_4,
    output wire  id_5,
    input  wand  id_6,
    output tri0  module_1,
    output logic id_8
);
  always @(posedge 1 or posedge id_1) begin : LABEL_0
    id_4 <= id_0 * id_6;
    disable id_10;
    if (1)
      #1 begin : LABEL_0
        if (1 == (1)) id_8 <= 1;
      end
    else id_2 <= id_3;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_0,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.type_2 = 0;
endmodule
