// Seed: 1071041567
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6,
    output id_7
);
  logic id_8;
  logic id_9 = 1;
  assign id_7 = id_3 - (1 * id_8) ? 1 : id_8;
endmodule
