
*** Running vivado
    with args -log INPUTDATA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source INPUTDATA.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source INPUTDATA.tcl -notrace
Command: link_design -top INPUTDATA -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/DATA_SRAM/DATA_SRAM.dcp' for cell 'DATASRAM'
INFO: [Project 1-454] Reading design checkpoint 'd:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/INST_SRAM/INST_SRAM.dcp' for cell 'INSTSRAM'
INFO: [Project 1-454] Reading design checkpoint 'd:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m.dcp' for cell 'clkk'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 805.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m_board.xdc] for cell 'clkk/inst'
Finished Parsing XDC File [d:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m_board.xdc] for cell 'clkk/inst'
Parsing XDC File [d:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m.xdc] for cell 'clkk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1518.438 ; gain = 581.953
Finished Parsing XDC File [d:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/sources_1/ip/clk_10m/clk_10m.xdc] for cell 'clkk/inst'
Parsing XDC File [D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/constrs_1/new/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/constrs_1/new/top.xdc:7]
Finished Parsing XDC File [D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1521.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1521.414 ; gain = 1063.164
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1521.414 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c06ebe8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.815 . Memory (MB): peak = 1526.387 ; gain = 4.973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 190ee9cf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.230 ; gain = 0.117
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 190ee9cf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.230 ; gain = 0.117
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14e94ca06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.230 ; gain = 0.117
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 14e94ca06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1708.230 ; gain = 0.117
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14e94ca06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1708.230 ; gain = 0.117
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14e94ca06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1708.230 ; gain = 0.117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1708.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15fb6897b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.230 ; gain = 0.117

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=42.083 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 7 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 170de47ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1989.977 ; gain = 0.000
Ending Power Optimization Task | Checksum: 170de47ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1989.977 ; gain = 281.746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 170de47ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.977 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1989.977 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 155c8dce0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1989.977 ; gain = 468.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.runs/impl_1/INPUTDATA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file INPUTDATA_drc_opted.rpt -pb INPUTDATA_drc_opted.pb -rpx INPUTDATA_drc_opted.rpx
Command: report_drc -file INPUTDATA_drc_opted.rpt -pb INPUTDATA_drc_opted.pb -rpx INPUTDATA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.runs/impl_1/INPUTDATA_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e92037f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1989.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu3/popcnt_add[6]_i_1__14' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu3/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug1/bpu3/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug1/bpu3/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug1/bpu3/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug1/bpu3/wgt_reg[0][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu4/popcnt_add[6]_i_1__11' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu4/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug1/bpu4/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug1/bpu4/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug1/bpu4/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug1/bpu4/popcnt_add_reg[5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu4/popcnt_add[6]_i_1__32' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu4/wgt_reg[4][5] {FDRE}
	top1/BNNCore/bpug4/bpu4/wgt_reg[4][3] {FDRE}
	top1/BNNCore/bpug4/bpu4/wgt_reg[5][3] {FDRE}
	top1/BNNCore/bpug4/bpu4/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug4/bpu4/wgt_reg[6][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu5/popcnt_add[6]_i_1__36' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu5/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug4/bpu5/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug4/bpu5/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug4/bpu5/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug4/bpu5/wgt_reg[1][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu6/popcnt_add[6]_i_1__37' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu6/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug4/bpu6/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug4/bpu6/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug4/bpu6/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug4/bpu6/popcnt_add_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu7/popcnt_add[6]_i_1__38' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu7/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug4/bpu7/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug4/bpu7/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug4/bpu7/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug4/bpu7/wgt_reg[1][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu1/popcnt_add[6]_i_1__5' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu1/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug0/bpu1/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug0/bpu1/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug0/bpu1/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug0/bpu1/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu2/popcnt_add[6]_i_1__6' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu2/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug0/bpu2/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug0/bpu2/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug0/bpu2/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug0/bpu2/wgt_reg[0][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu3/popcnt_add[6]_i_1__7' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu3/wgt_reg[1][5] {FDRE}
	top1/BNNCore/bpug0/bpu3/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug0/bpu3/wgt_reg[3][0] {FDRE}
	top1/BNNCore/bpug0/bpu3/wgt_reg[3][2] {FDRE}
	top1/BNNCore/bpug0/bpu3/wgt_reg[0][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu1/popcnt_add[6]_i_1__12' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu1/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug1/bpu1/wgt_reg[2][6] {FDRE}
	top1/BNNCore/bpug1/bpu1/wgt_reg[4][0] {FDRE}
	top1/BNNCore/bpug1/bpu1/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug1/bpu1/wgt_reg[0][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu2/popcnt_add[6]_i_1__13' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu2/wgt_reg[5][0] {FDRE}
	top1/BNNCore/bpug1/bpu2/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug1/bpu2/wgt_reg[3][4] {FDRE}
	top1/BNNCore/bpug1/bpu2/wgt_reg[4][0] {FDRE}
	top1/BNNCore/bpug1/bpu2/popcnt_add_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu4/popcnt_add[6]_i_1__4' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu4/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug0/bpu4/wgt_reg[6][2] {FDRE}
	top1/BNNCore/bpug0/bpu4/wgt_reg[6][3] {FDRE}
	top1/BNNCore/bpug0/bpu4/wgt_reg[6][1] {FDRE}
	top1/BNNCore/bpug0/bpu4/wgt_reg[1][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu5/popcnt_add[6]_i_1__8' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu5/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug0/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug0/bpu5/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug0/bpu5/wgt_reg[5][3] {FDRE}
	top1/BNNCore/bpug0/bpu5/popcnt_add_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu6/popcnt_add[6]_i_1__9' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu6/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug0/bpu6/wgt_reg[2][2] {FDRE}
	top1/BNNCore/bpug0/bpu6/wgt_reg[2][4] {FDRE}
	top1/BNNCore/bpug0/bpu6/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug0/bpu6/wgt_reg[0][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug0/bpu7/popcnt_add[6]_i_1__10' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug0/bpu7/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug0/bpu7/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug0/bpu7/wgt_reg[4][4] {FDRE}
	top1/BNNCore/bpug0/bpu7/wgt_reg[5][1] {FDRE}
	top1/BNNCore/bpug0/bpu7/wgt_reg[2][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu5/popcnt_add[6]_i_1__15' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug1/bpu5/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug1/bpu5/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug1/bpu5/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug1/bpu5/wgt_reg[2][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu6/popcnt_add[6]_i_1__16' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu6/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug1/bpu6/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug1/bpu6/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug1/bpu6/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug1/bpu6/wgt_reg[2][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug1/bpu7/popcnt_add[6]_i_1__17' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug1/bpu7/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug1/bpu7/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug1/bpu7/wgt_reg[5][0] {FDRE}
	top1/BNNCore/bpug1/bpu7/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug1/bpu7/wgt_reg[1][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu3/popcnt_add[6]_i_1__35' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu3/wgt_reg[6][6] {FDRE}
	top1/BNNCore/bpug4/bpu3/wgt_reg[5][1] {FDRE}
	top1/BNNCore/bpug4/bpu3/wgt_reg[6][2] {FDRE}
	top1/BNNCore/bpug4/bpu3/wgt_reg[5][2] {FDRE}
	top1/BNNCore/bpug4/bpu3/wgt_reg[5][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu1/popcnt_add[6]_i_1__33' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu1/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug4/bpu1/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug4/bpu1/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug4/bpu1/wgt_reg[3][0] {FDRE}
	top1/BNNCore/bpug4/bpu1/wgt_reg[0][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug4/bpu2/popcnt_add[6]_i_1__34' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug4/bpu2/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug4/bpu2/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug4/bpu2/wgt_reg[3][6] {FDRE}
	top1/BNNCore/bpug4/bpu2/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug4/bpu2/wgt_reg[6][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu0/popcnt_add[6]_i_1__0' is driving clock pin of 184 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu0/wgt_reg[4][1] {FDRE}
	top1/BNNCore/bpug5/bpu0/wgt_reg[4][2] {FDRE}
	top1/BNNCore/bpug5/bpu0/wgt_reg[4][3] {FDRE}
	top1/BNNCore/bpug5/bpu0/wgt_reg[3][6] {FDRE}
	top1/BNNCore/bpug5/bpu0/wgt_reg[4][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu1/popcnt_add[6]_i_1__40' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu1/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug5/bpu1/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug5/bpu1/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug5/bpu1/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug5/bpu1/popcnt_add_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu2/popcnt_add[6]_i_1__41' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu2/wgt_reg[6][2] {FDRE}
	top1/BNNCore/bpug5/bpu2/wgt_reg[5][6] {FDRE}
	top1/BNNCore/bpug5/bpu2/wgt_reg[6][1] {FDRE}
	top1/BNNCore/bpug5/bpu2/wgt_reg[5][5] {FDRE}
	top1/BNNCore/bpug5/bpu2/wgt_reg[5][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu3/popcnt_add[6]_i_1__42' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu3/wgt_reg[1][0] {FDRE}
	top1/BNNCore/bpug5/bpu3/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug5/bpu3/wgt_reg[2][4] {FDRE}
	top1/BNNCore/bpug5/bpu3/wgt_reg[3][2] {FDRE}
	top1/BNNCore/bpug5/bpu3/wgt_reg[3][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu4/popcnt_add[6]_i_1__39' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu4/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug5/bpu4/wgt_reg[5][3] {FDRE}
	top1/BNNCore/bpug5/bpu4/wgt_reg[5][4] {FDRE}
	top1/BNNCore/bpug5/bpu4/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug5/bpu4/popcnt_add_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu5/popcnt_add[6]_i_1__43' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu5/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug5/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug5/bpu5/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug5/bpu5/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug5/bpu5/popcnt_add_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu6/popcnt_add[6]_i_1__44' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu6/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug5/bpu6/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug5/bpu6/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug5/bpu6/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug5/bpu6/wgt_reg[1][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug5/bpu7/popcnt_add[6]_i_1__45' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug5/bpu7/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug5/bpu7/wgt_reg[3][3] {FDRE}
	top1/BNNCore/bpug5/bpu7/wgt_reg[3][5] {FDRE}
	top1/BNNCore/bpug5/bpu7/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug5/bpu7/wgt_reg[0][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu1/popcnt_add[6]_i_1__47' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu1/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug6/bpu1/wgt_reg[3][2] {FDRE}
	top1/BNNCore/bpug6/bpu1/wgt_reg[2][4] {FDRE}
	top1/BNNCore/bpug6/bpu1/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug6/bpu1/wgt_reg[0][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu2/popcnt_add[6]_i_1__48' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu2/wgt_reg[1][5] {FDRE}
	top1/BNNCore/bpug6/bpu2/wgt_reg[2][4] {FDRE}
	top1/BNNCore/bpug6/bpu2/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug6/bpu2/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug6/bpu2/popcnt_add_reg[5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu3/popcnt_add[6]_i_1__49' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu3/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug6/bpu3/wgt_reg[5][0] {FDRE}
	top1/BNNCore/bpug6/bpu3/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug6/bpu3/wgt_reg[3][3] {FDRE}
	top1/BNNCore/bpug6/bpu3/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu4/popcnt_add[6]_i_1__46' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu4/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug6/bpu4/wgt_reg[2][6] {FDRE}
	top1/BNNCore/bpug6/bpu4/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug6/bpu4/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug6/bpu4/wgt_reg[3][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu5/popcnt_add[6]_i_1__50' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu5/wgt_reg[1][0] {FDRE}
	top1/BNNCore/bpug6/bpu5/wgt_reg[4][2] {FDRE}
	top1/BNNCore/bpug6/bpu5/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug6/bpu5/wgt_reg[3][3] {FDRE}
	top1/BNNCore/bpug6/bpu5/wgt_reg[4][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu6/popcnt_add[6]_i_1__51' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu6/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug6/bpu6/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug6/bpu6/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug6/bpu6/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug6/bpu6/wgt_reg[4][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug6/bpu7/popcnt_add[6]_i_1__52' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug6/bpu7/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug6/bpu7/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug6/bpu7/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug6/bpu7/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug6/bpu7/wgt_reg[0][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu1/popcnt_add[6]_i_1__54' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu1/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug7/bpu1/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug7/bpu1/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug7/bpu1/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug7/bpu1/popcnt_add_reg[2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu4/popcnt_add[6]_i_1__53' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu4/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug7/bpu4/wgt_reg[1][0] {FDRE}
	top1/BNNCore/bpug7/bpu4/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug7/bpu4/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug7/bpu4/wgt_reg[0][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu2/popcnt_add[6]_i_1__55' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu2/wgt_reg[3][5] {FDRE}
	top1/BNNCore/bpug7/bpu2/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug7/bpu2/wgt_reg[2][2] {FDRE}
	top1/BNNCore/bpug7/bpu2/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug7/bpu2/wgt_reg[3][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu3/popcnt_add[6]_i_1__56' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu3/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug7/bpu3/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug7/bpu3/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug7/bpu3/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug7/bpu3/popcnt_add_reg[5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu5/popcnt_add[6]_i_1__57' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu5/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug7/bpu5/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug7/bpu5/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug7/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug7/bpu5/popcnt_add_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu6/popcnt_add[6]_i_1__58' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu6/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug7/bpu6/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug7/bpu6/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug7/bpu6/wgt_reg[2][6] {FDRE}
	top1/BNNCore/bpug7/bpu6/wgt_reg[3][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug7/bpu7/popcnt_add[6]_i_1__59' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug7/bpu7/wgt_reg[3][0] {FDRE}
	top1/BNNCore/bpug7/bpu7/wgt_reg[5][4] {FDRE}
	top1/BNNCore/bpug7/bpu7/wgt_reg[6][0] {FDRE}
	top1/BNNCore/bpug7/bpu7/wgt_reg[5][3] {FDRE}
	top1/BNNCore/bpug7/bpu7/wgt_reg[5][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu2/popcnt_add[6]_i_1__62' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu2/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug8/bpu2/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug8/bpu2/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug8/bpu2/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug8/bpu2/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu1/popcnt_add[6]_i_1__61' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu1/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug8/bpu1/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug8/bpu1/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug8/bpu1/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug8/bpu1/popcnt_add_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu3/popcnt_add[6]_i_1__63' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu3/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug8/bpu3/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug8/bpu3/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug8/bpu3/wgt_reg[5][1] {FDRE}
	top1/BNNCore/bpug8/bpu3/wgt_reg[5][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu4/popcnt_add[6]_i_1__60' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu4/wgt_reg[3][2] {FDRE}
	top1/BNNCore/bpug8/bpu4/wgt_reg[4][1] {FDRE}
	top1/BNNCore/bpug8/bpu4/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug8/bpu4/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug8/bpu4/wgt_reg[1][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu5/popcnt_add[6]_i_1__64' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu5/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug8/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug8/bpu5/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug8/bpu5/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug8/bpu5/wgt_reg[0][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu6/popcnt_add[6]_i_1__65' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu6/wgt_reg[4][1] {FDRE}
	top1/BNNCore/bpug8/bpu6/wgt_reg[4][4] {FDRE}
	top1/BNNCore/bpug8/bpu6/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug8/bpu6/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug8/bpu6/wgt_reg[0][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug8/bpu7/popcnt_add[6]_i_1__66' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug8/bpu7/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug8/bpu7/wgt_reg[3][0] {FDRE}
	top1/BNNCore/bpug8/bpu7/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug8/bpu7/wgt_reg[4][2] {FDRE}
	top1/BNNCore/bpug8/bpu7/wgt_reg[4][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu0/popcnt_add[6]_i_1__1' is driving clock pin of 184 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu0/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug10/bpu0/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug10/bpu0/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug10/bpu0/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug10/bpu0/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu2/popcnt_add[6]_i_1__97' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu2/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug13/bpu2/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug13/bpu2/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug13/bpu2/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug13/bpu2/wgt_reg[0][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu3/popcnt_add[6]_i_1__98' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu3/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug13/bpu3/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug13/bpu3/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug13/bpu3/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug13/bpu3/wgt_reg[1][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu7/popcnt_add[6]_i_1__101' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu7/wgt_reg[4][1] {FDRE}
	top1/BNNCore/bpug13/bpu7/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug13/bpu7/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug13/bpu7/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug13/bpu7/popcnt_add_reg[0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu1/popcnt_add[6]_i_1__96' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu1/wgt_reg[6][1] {FDRE}
	top1/BNNCore/bpug13/bpu1/wgt_reg[6][2] {FDRE}
	top1/BNNCore/bpug13/bpu1/wgt_reg[5][5] {FDRE}
	top1/BNNCore/bpug13/bpu1/wgt_reg[5][3] {FDRE}
	top1/BNNCore/bpug13/bpu1/wgt_reg[6][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu0/popcnt_add[6]_i_1__2' is driving clock pin of 184 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu0/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug13/bpu0/wgt_reg[2][2] {FDRE}
	top1/BNNCore/bpug13/bpu0/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug13/bpu0/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug13/bpu0/wgt_reg[2][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu1/popcnt_add[6]_i_1__68' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu1/wgt_reg[6][0] {FDRE}
	top1/BNNCore/bpug9/bpu1/wgt_reg[6][2] {FDRE}
	top1/BNNCore/bpug9/bpu1/wgt_reg[6][3] {FDRE}
	top1/BNNCore/bpug9/bpu1/wgt_reg[6][4] {FDRE}
	top1/BNNCore/bpug9/bpu1/wgt_reg[6][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu2/popcnt_add[6]_i_1__69' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu2/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug9/bpu2/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug9/bpu2/wgt_reg[3][3] {FDRE}
	top1/BNNCore/bpug9/bpu2/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug9/bpu2/wgt_reg[5][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu3/popcnt_add[6]_i_1__70' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu3/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug9/bpu3/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug9/bpu3/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug9/bpu3/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug9/bpu3/wgt_reg[1][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu4/popcnt_add[6]_i_1__67' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu4/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug9/bpu4/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug9/bpu4/wgt_reg[3][6] {FDRE}
	top1/BNNCore/bpug9/bpu4/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug9/bpu4/wgt_reg[4][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu5/popcnt_add[6]_i_1__71' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu5/wgt_reg[2][2] {FDRE}
	top1/BNNCore/bpug9/bpu5/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug9/bpu5/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug9/bpu5/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug9/bpu5/wgt_reg[2][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu6/popcnt_add[6]_i_1__72' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu6/wgt_reg[5][0] {FDRE}
	top1/BNNCore/bpug9/bpu6/wgt_reg[5][4] {FDRE}
	top1/BNNCore/bpug9/bpu6/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug9/bpu6/wgt_reg[4][0] {FDRE}
	top1/BNNCore/bpug9/bpu6/wgt_reg[5][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug9/bpu7/popcnt_add[6]_i_1__73' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug9/bpu7/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug9/bpu7/wgt_reg[2][4] {FDRE}
	top1/BNNCore/bpug9/bpu7/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug9/bpu7/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug9/bpu7/wgt_reg[3][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu7/popcnt_add[6]_i_1__80' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu7/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug10/bpu7/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug10/bpu7/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug10/bpu7/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug10/bpu7/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu1/popcnt_add[6]_i_1__75' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu1/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug10/bpu1/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug10/bpu1/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug10/bpu1/wgt_reg[1][0] {FDRE}
	top1/BNNCore/bpug10/bpu1/wgt_reg[0][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu2/popcnt_add[6]_i_1__76' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu2/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug10/bpu2/wgt_reg[6][2] {FDRE}
	top1/BNNCore/bpug10/bpu2/wgt_reg[5][5] {FDRE}
	top1/BNNCore/bpug10/bpu2/wgt_reg[5][2] {FDRE}
	top1/BNNCore/bpug10/bpu2/wgt_reg[5][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu3/popcnt_add[6]_i_1__77' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu3/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug10/bpu3/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug10/bpu3/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug10/bpu3/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug10/bpu3/wgt_reg[0][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu4/popcnt_add[6]_i_1__74' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu4/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug10/bpu4/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug10/bpu4/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug10/bpu4/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug10/bpu4/wgt_reg[2][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu5/popcnt_add[6]_i_1__78' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu5/wgt_reg[4][1] {FDRE}
	top1/BNNCore/bpug10/bpu5/wgt_reg[4][3] {FDRE}
	top1/BNNCore/bpug10/bpu5/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug10/bpu5/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug10/bpu5/wgt_reg[0][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug10/bpu6/popcnt_add[6]_i_1__79' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug10/bpu6/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug10/bpu6/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug10/bpu6/wgt_reg[2][0] {FDRE}
	top1/BNNCore/bpug10/bpu6/wgt_reg[2][5] {FDRE}
	top1/BNNCore/bpug10/bpu6/wgt_reg[2][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu5/popcnt_add[6]_i_1__85' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu5/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug11/bpu5/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug11/bpu5/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug11/bpu5/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug11/bpu5/wgt_reg[1][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu1/popcnt_add[6]_i_1__82' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu1/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug11/bpu1/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug11/bpu1/wgt_reg[5][1] {FDRE}
	top1/BNNCore/bpug11/bpu1/wgt_reg[2][2] {FDRE}
	top1/BNNCore/bpug11/bpu1/wgt_reg[5][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu2/popcnt_add[6]_i_1__83' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu2/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug11/bpu2/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug11/bpu2/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug11/bpu2/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug11/bpu2/wgt_reg[1][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu3/popcnt_add[6]_i_1__84' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu3/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug11/bpu3/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug11/bpu3/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug11/bpu3/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug11/bpu3/wgt_reg[0][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu4/popcnt_add[6]_i_1__81' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu4/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug11/bpu4/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug11/bpu4/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug11/bpu4/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug11/bpu4/wgt_reg[0][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu6/popcnt_add[6]_i_1__86' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu6/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug11/bpu6/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug11/bpu6/wgt_reg[4][1] {FDRE}
	top1/BNNCore/bpug11/bpu6/wgt_reg[5][4] {FDRE}
	top1/BNNCore/bpug11/bpu6/wgt_reg[5][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug11/bpu7/popcnt_add[6]_i_1__87' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug11/bpu7/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug11/bpu7/wgt_reg[3][3] {FDRE}
	top1/BNNCore/bpug11/bpu7/wgt_reg[5][5] {FDRE}
	top1/BNNCore/bpug11/bpu7/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug11/bpu7/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu2/popcnt_add[6]_i_1__90' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu2/wgt_reg[3][4] {FDRE}
	top1/BNNCore/bpug12/bpu2/wgt_reg[4][2] {FDRE}
	top1/BNNCore/bpug12/bpu2/wgt_reg[3][2] {FDRE}
	top1/BNNCore/bpug12/bpu2/wgt_reg[3][1] {FDRE}
	top1/BNNCore/bpug12/bpu2/wgt_reg[4][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu1/popcnt_add[6]_i_1__89' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu1/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug12/bpu1/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug12/bpu1/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug12/bpu1/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug12/bpu1/wgt_reg[0][4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu3/popcnt_add[6]_i_1__91' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu3/wgt_reg[4][0] {FDRE}
	top1/BNNCore/bpug12/bpu3/wgt_reg[1][0] {FDRE}
	top1/BNNCore/bpug12/bpu3/wgt_reg[5][1] {FDRE}
	top1/BNNCore/bpug12/bpu3/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug12/bpu3/wgt_reg[6][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu4/popcnt_add[6]_i_1__88' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu4/wgt_reg[3][4] {FDRE}
	top1/BNNCore/bpug12/bpu4/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug12/bpu4/wgt_reg[4][4] {FDRE}
	top1/BNNCore/bpug12/bpu4/wgt_reg[3][3] {FDRE}
	top1/BNNCore/bpug12/bpu4/wgt_reg[5][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu5/popcnt_add[6]_i_1__92' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu5/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug12/bpu5/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug12/bpu5/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug12/bpu5/wgt_reg[2][4] {FDRE}
	top1/BNNCore/bpug12/bpu5/wgt_reg[2][3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu6/popcnt_add[6]_i_1__93' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu6/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug12/bpu6/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug12/bpu6/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug12/bpu6/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug12/bpu6/wgt_reg[1][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug12/bpu7/popcnt_add[6]_i_1__94' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug12/bpu7/wgt_reg[6][1] {FDRE}
	top1/BNNCore/bpug12/bpu7/wgt_reg[5][0] {FDRE}
	top1/BNNCore/bpug12/bpu7/wgt_reg[4][4] {FDRE}
	top1/BNNCore/bpug12/bpu7/wgt_reg[4][0] {FDRE}
	top1/BNNCore/bpug12/bpu7/wgt_reg[5][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu5/popcnt_add[6]_i_1__99' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu5/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug13/bpu5/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug13/bpu5/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug13/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug13/bpu5/popcnt_add_reg[2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu6/popcnt_add[6]_i_1__100' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu6/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug13/bpu6/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug13/bpu6/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug13/bpu6/wgt_reg[1][5] {FDRE}
	top1/BNNCore/bpug13/bpu6/wgt_reg[3][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug2/bpu3/popcnt_add[6]_i_1__21' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug2/bpu3/wgt_reg[4][6] {FDRE}
	top1/BNNCore/bpug2/bpu3/wgt_reg[5][6] {FDRE}
	top1/BNNCore/bpug2/bpu3/wgt_reg[6][0] {FDRE}
	top1/BNNCore/bpug2/bpu3/wgt_reg[6][1] {FDRE}
	top1/BNNCore/bpug2/bpu3/wgt_reg[6][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug2/bpu4/popcnt_add[6]_i_1__24' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug2/bpu4/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug2/bpu4/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug2/bpu4/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug2/bpu4/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug2/bpu4/wgt_reg[1][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug2/bpu5/popcnt_add[6]_i_1__20' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug2/bpu5/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug2/bpu5/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug2/bpu5/wgt_reg[0][3] {FDRE}
	top1/BNNCore/bpug2/bpu5/wgt_reg[5][4] {FDRE}
	top1/BNNCore/bpug2/bpu5/popcnt_add_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug2/bpu6/popcnt_add[6]_i_1__19' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug2/bpu6/wgt_reg[1][5] {FDRE}
	top1/BNNCore/bpug2/bpu6/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug2/bpu6/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug2/bpu6/wgt_reg[2][3] {FDRE}
	top1/BNNCore/bpug2/bpu6/popcnt_add_reg[5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug13/bpu4/popcnt_add[6]_i_1__95' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug13/bpu4/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug13/bpu4/wgt_reg[0][6] {FDRE}
	top1/BNNCore/bpug13/bpu4/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug13/bpu4/wgt_reg[1][4] {FDRE}
	top1/BNNCore/bpug13/bpu4/wgt_reg[2][5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu1/popcnt_add[6]_i_1__103' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu1/wgt_reg[4][2] {FDRE}
	top1/BNNCore/bpug14/bpu1/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug14/bpu1/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug14/bpu1/wgt_reg[2][1] {FDRE}
	top1/BNNCore/bpug14/bpu1/wgt_reg[4][1] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu2/popcnt_add[6]_i_1__104' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu2/wgt_reg[0][1] {FDRE}
	top1/BNNCore/bpug14/bpu2/wgt_reg[1][3] {FDRE}
	top1/BNNCore/bpug14/bpu2/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug14/bpu2/wgt_reg[1][6] {FDRE}
	top1/BNNCore/bpug14/bpu2/wgt_reg[2][0] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu3/popcnt_add[6]_i_1__105' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu3/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug14/bpu3/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug14/bpu3/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug14/bpu3/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug14/bpu3/popcnt_add_reg[5] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu4/popcnt_add[6]_i_1__102' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu4/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug14/bpu4/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug14/bpu4/wgt_reg[1][1] {FDRE}
	top1/BNNCore/bpug14/bpu4/wgt_reg[1][2] {FDRE}
	top1/BNNCore/bpug14/bpu4/wgt_reg[1][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu5/popcnt_add[6]_i_1__106' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu5/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug14/bpu5/popcnt_add_reg[4] {FDRE}
	top1/BNNCore/bpug14/bpu5/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug14/bpu5/wgt_reg[0][0] {FDRE}
	top1/BNNCore/bpug14/bpu5/wgt_reg[0][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu6/popcnt_add[6]_i_1__107' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu6/wgt_reg[0][5] {FDRE}
	top1/BNNCore/bpug14/bpu6/wgt_reg[6][1] {FDRE}
	top1/BNNCore/bpug14/bpu6/wgt_reg[0][2] {FDRE}
	top1/BNNCore/bpug14/bpu6/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug14/bpu6/wgt_reg[1][6] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug14/bpu7/popcnt_add[6]_i_1__108' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug14/bpu7/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug14/bpu7/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug14/bpu7/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug14/bpu7/wgt_reg[1][0] {FDRE}
	top1/BNNCore/bpug14/bpu7/wgt_reg[6][2] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug15/bpu4/popcnt_add[6]_i_1__115' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug15/bpu4/popcnt_add_reg[6] {FDRE}
	top1/BNNCore/bpug15/bpu4/popcnt_add_reg[5] {FDRE}
	top1/BNNCore/bpug15/bpu4/popcnt_add_reg[2] {FDRE}
	top1/BNNCore/bpug15/bpu4/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug15/bpu4/popcnt_add_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'top1/BNNCore/bpug2/bpu2/popcnt_add[6]_i_1__22' is driving clock pin of 56 registers. This could lead to large hold time violations. First few involved registers are:
	top1/BNNCore/bpug2/bpu2/popcnt_add_reg[0] {FDRE}
	top1/BNNCore/bpug2/bpu2/popcnt_add_reg[1] {FDRE}
	top1/BNNCore/bpug2/bpu2/popcnt_add_reg[3] {FDRE}
	top1/BNNCore/bpug2/bpu2/wgt_reg[0][4] {FDRE}
	top1/BNNCore/bpug2/bpu2/wgt_reg[0][3] {FDRE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18ee990cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5591a55

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5591a55

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a5591a55

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2686e0e8a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 138 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 63 nets or cells. Created 0 new cell, deleted 63 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1989.977 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             63  |                    63  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             63  |                    63  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1aee9c8b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 2552fb7d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2552fb7d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d7fccc8d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16679305b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16de68ee2

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1589f45fa

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c4d59dc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d4605487

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2272b899f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2272b899f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26fdbf056

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net RST_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26fdbf056

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=39.357. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 284a48f2b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 284a48f2b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 284a48f2b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 284a48f2b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1eedd3dc9

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1989.977 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eedd3dc9

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1989.977 ; gain = 0.000
Ending Placer Task | Checksum: 106ca67c2

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1989.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.runs/impl_1/INPUTDATA_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file INPUTDATA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file INPUTDATA_utilization_placed.rpt -pb INPUTDATA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file INPUTDATA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1989.977 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bdbdaca1 ConstDB: 0 ShapeSum: 490cbb21 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12904631d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1989.977 ; gain = 0.000
Post Restoration Checksum: NetGraph: 90cbe5a0 NumContArr: 98387d7d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12904631d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12904631d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12904631d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1989.977 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1acbc24f0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1989.977 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.036 | TNS=0.000  | WHS=-1.741 | THS=-6712.705|

Phase 2 Router Initialization | Checksum: 1b02ddca7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1989.977 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.490111 %
  Global Horizontal Routing Utilization  = 0.505916 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15764
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15763
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 374


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12809bcd1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2003.613 ; gain = 13.637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1901
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.470 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22e852f9e

Time (s): cpu = 00:02:44 ; elapsed = 00:02:02 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.470 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12ea0f204

Time (s): cpu = 00:02:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2009.438 ; gain = 19.461
Phase 4 Rip-up And Reroute | Checksum: 12ea0f204

Time (s): cpu = 00:02:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12ea0f204

Time (s): cpu = 00:02:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ea0f204

Time (s): cpu = 00:02:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2009.438 ; gain = 19.461
Phase 5 Delay and Skew Optimization | Checksum: 12ea0f204

Time (s): cpu = 00:02:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 189d61a65

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 2009.438 ; gain = 19.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.470 | TNS=0.000  | WHS=-0.149 | THS=-0.473 |

Phase 6.1 Hold Fix Iter | Checksum: a9c0d692

Time (s): cpu = 00:02:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2009.438 ; gain = 19.461
Phase 6 Post Hold Fix | Checksum: 18ebbff53

Time (s): cpu = 00:02:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.22507 %
  Global Horizontal Routing Utilization  = 6.66016 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13161d7a9

Time (s): cpu = 00:02:50 ; elapsed = 00:02:07 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13161d7a9

Time (s): cpu = 00:02:50 ; elapsed = 00:02:07 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a683e861

Time (s): cpu = 00:02:52 ; elapsed = 00:02:09 . Memory (MB): peak = 2009.438 ; gain = 19.461

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 11bb7f077

Time (s): cpu = 00:02:56 ; elapsed = 00:02:11 . Memory (MB): peak = 2009.438 ; gain = 19.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.470 | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11bb7f077

Time (s): cpu = 00:02:56 ; elapsed = 00:02:11 . Memory (MB): peak = 2009.438 ; gain = 19.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:02:11 . Memory (MB): peak = 2009.438 ; gain = 19.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:01 ; elapsed = 00:02:14 . Memory (MB): peak = 2009.438 ; gain = 19.461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2009.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.runs/impl_1/INPUTDATA_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file INPUTDATA_drc_routed.rpt -pb INPUTDATA_drc_routed.pb -rpx INPUTDATA_drc_routed.rpx
Command: report_drc -file INPUTDATA_drc_routed.rpt -pb INPUTDATA_drc_routed.pb -rpx INPUTDATA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.runs/impl_1/INPUTDATA_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file INPUTDATA_methodology_drc_routed.rpt -pb INPUTDATA_methodology_drc_routed.pb -rpx INPUTDATA_methodology_drc_routed.rpx
Command: report_methodology -file INPUTDATA_methodology_drc_routed.rpt -pb INPUTDATA_methodology_drc_routed.pb -rpx INPUTDATA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/WeChat Files/wxid_7qg360e9m44722/FileStorage/File/2021-01/BNNProcessor/BNNProcessor.runs/impl_1/INPUTDATA_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2082.047 ; gain = 72.609
INFO: [runtcl-4] Executing : report_power -file INPUTDATA_power_routed.rpt -pb INPUTDATA_power_summary_routed.pb -rpx INPUTDATA_power_routed.rpx
Command: report_power -file INPUTDATA_power_routed.rpt -pb INPUTDATA_power_summary_routed.pb -rpx INPUTDATA_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2091.145 ; gain = 9.098
INFO: [runtcl-4] Executing : report_route_status -file INPUTDATA_route_status.rpt -pb INPUTDATA_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file INPUTDATA_timing_summary_routed.rpt -pb INPUTDATA_timing_summary_routed.pb -rpx INPUTDATA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file INPUTDATA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file INPUTDATA_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file INPUTDATA_bus_skew_routed.rpt -pb INPUTDATA_bus_skew_routed.pb -rpx INPUTDATA_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force INPUTDATA.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net INSTCLK is a gated clock net sourced by a combinational pin INSTSRAM_i_14/O, cell INSTSRAM_i_14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu1/popcnt_add[6]_i_1__5/O, cell top1/BNNCore/bpug0/bpu1/popcnt_add[6]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu2/popcnt_add[6]_i_1__6/O, cell top1/BNNCore/bpug0/bpu2/popcnt_add[6]_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu3/popcnt_add[6]_i_1__7/O, cell top1/BNNCore/bpug0/bpu3/popcnt_add[6]_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu4/popcnt_add[6]_i_1__4/O, cell top1/BNNCore/bpug0/bpu4/popcnt_add[6]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu5/popcnt_add[6]_i_1__8/O, cell top1/BNNCore/bpug0/bpu5/popcnt_add[6]_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu6/popcnt_add[6]_i_1__9/O, cell top1/BNNCore/bpug0/bpu6/popcnt_add[6]_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug0/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug0/bpu7/popcnt_add[6]_i_1__10/O, cell top1/BNNCore/bpug0/bpu7/popcnt_add[6]_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu1/popcnt_add[6]_i_1__12/O, cell top1/BNNCore/bpug1/bpu1/popcnt_add[6]_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu2/popcnt_add[6]_i_1__13/O, cell top1/BNNCore/bpug1/bpu2/popcnt_add[6]_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu3/popcnt_add[6]_i_1__14/O, cell top1/BNNCore/bpug1/bpu3/popcnt_add[6]_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu4/popcnt_add[6]_i_1__11/O, cell top1/BNNCore/bpug1/bpu4/popcnt_add[6]_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu5/popcnt_add[6]_i_1__15/O, cell top1/BNNCore/bpug1/bpu5/popcnt_add[6]_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu6/popcnt_add[6]_i_1__16/O, cell top1/BNNCore/bpug1/bpu6/popcnt_add[6]_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug1/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug1/bpu7/popcnt_add[6]_i_1__17/O, cell top1/BNNCore/bpug1/bpu7/popcnt_add[6]_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu0/CLK is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu0/popcnt_add[6]_i_1__1/O, cell top1/BNNCore/bpug10/bpu0/popcnt_add[6]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu1/popcnt_add[6]_i_1__75/O, cell top1/BNNCore/bpug10/bpu1/popcnt_add[6]_i_1__75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu2/popcnt_add[6]_i_1__76/O, cell top1/BNNCore/bpug10/bpu2/popcnt_add[6]_i_1__76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu3/popcnt_add[6]_i_1__77/O, cell top1/BNNCore/bpug10/bpu3/popcnt_add[6]_i_1__77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu4/popcnt_add[6]_i_1__74/O, cell top1/BNNCore/bpug10/bpu4/popcnt_add[6]_i_1__74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu5/popcnt_add[6]_i_1__78/O, cell top1/BNNCore/bpug10/bpu5/popcnt_add[6]_i_1__78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu6/popcnt_add[6]_i_1__79/O, cell top1/BNNCore/bpug10/bpu6/popcnt_add[6]_i_1__79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug10/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug10/bpu7/popcnt_add[6]_i_1__80/O, cell top1/BNNCore/bpug10/bpu7/popcnt_add[6]_i_1__80. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu1/popcnt_add[6]_i_1__82/O, cell top1/BNNCore/bpug11/bpu1/popcnt_add[6]_i_1__82. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu2/popcnt_add[6]_i_1__83/O, cell top1/BNNCore/bpug11/bpu2/popcnt_add[6]_i_1__83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu3/popcnt_add[6]_i_1__84/O, cell top1/BNNCore/bpug11/bpu3/popcnt_add[6]_i_1__84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu4/popcnt_add[6]_i_1__81/O, cell top1/BNNCore/bpug11/bpu4/popcnt_add[6]_i_1__81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu5/popcnt_add[6]_i_1__85/O, cell top1/BNNCore/bpug11/bpu5/popcnt_add[6]_i_1__85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu6/popcnt_add[6]_i_1__86/O, cell top1/BNNCore/bpug11/bpu6/popcnt_add[6]_i_1__86. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug11/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug11/bpu7/popcnt_add[6]_i_1__87/O, cell top1/BNNCore/bpug11/bpu7/popcnt_add[6]_i_1__87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu1/popcnt_add[6]_i_1__89/O, cell top1/BNNCore/bpug12/bpu1/popcnt_add[6]_i_1__89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu2/popcnt_add[6]_i_1__90/O, cell top1/BNNCore/bpug12/bpu2/popcnt_add[6]_i_1__90. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu3/popcnt_add[6]_i_1__91/O, cell top1/BNNCore/bpug12/bpu3/popcnt_add[6]_i_1__91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu4/popcnt_add[6]_i_1__88/O, cell top1/BNNCore/bpug12/bpu4/popcnt_add[6]_i_1__88. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu5/popcnt_add[6]_i_1__92/O, cell top1/BNNCore/bpug12/bpu5/popcnt_add[6]_i_1__92. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu6/popcnt_add[6]_i_1__93/O, cell top1/BNNCore/bpug12/bpu6/popcnt_add[6]_i_1__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug12/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug12/bpu7/popcnt_add[6]_i_1__94/O, cell top1/BNNCore/bpug12/bpu7/popcnt_add[6]_i_1__94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu0/CLK is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu0/popcnt_add[6]_i_1__2/O, cell top1/BNNCore/bpug13/bpu0/popcnt_add[6]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu1/popcnt_add[6]_i_1__96/O, cell top1/BNNCore/bpug13/bpu1/popcnt_add[6]_i_1__96. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu2/popcnt_add[6]_i_1__97/O, cell top1/BNNCore/bpug13/bpu2/popcnt_add[6]_i_1__97. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu3/popcnt_add[6]_i_1__98/O, cell top1/BNNCore/bpug13/bpu3/popcnt_add[6]_i_1__98. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu4/popcnt_add[6]_i_1__95/O, cell top1/BNNCore/bpug13/bpu4/popcnt_add[6]_i_1__95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu5/popcnt_add[6]_i_1__99/O, cell top1/BNNCore/bpug13/bpu5/popcnt_add[6]_i_1__99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu6/popcnt_add[6]_i_1__100/O, cell top1/BNNCore/bpug13/bpu6/popcnt_add[6]_i_1__100. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug13/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug13/bpu7/popcnt_add[6]_i_1__101/O, cell top1/BNNCore/bpug13/bpu7/popcnt_add[6]_i_1__101. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu1/popcnt_add[6]_i_1__103/O, cell top1/BNNCore/bpug14/bpu1/popcnt_add[6]_i_1__103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu2/popcnt_add[6]_i_1__104/O, cell top1/BNNCore/bpug14/bpu2/popcnt_add[6]_i_1__104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu3/popcnt_add[6]_i_1__105/O, cell top1/BNNCore/bpug14/bpu3/popcnt_add[6]_i_1__105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu4/popcnt_add[6]_i_1__102/O, cell top1/BNNCore/bpug14/bpu4/popcnt_add[6]_i_1__102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu5/popcnt_add[6]_i_1__106/O, cell top1/BNNCore/bpug14/bpu5/popcnt_add[6]_i_1__106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu6/popcnt_add[6]_i_1__107/O, cell top1/BNNCore/bpug14/bpu6/popcnt_add[6]_i_1__107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug14/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug14/bpu7/popcnt_add[6]_i_1__108/O, cell top1/BNNCore/bpug14/bpu7/popcnt_add[6]_i_1__108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu1/popcnt_add[6]_i_1__114/O, cell top1/BNNCore/bpug15/bpu1/popcnt_add[6]_i_1__114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu2/popcnt_add[6]_i_1__113/O, cell top1/BNNCore/bpug15/bpu2/popcnt_add[6]_i_1__113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu3/popcnt_add[6]_i_1__112/O, cell top1/BNNCore/bpug15/bpu3/popcnt_add[6]_i_1__112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu4/popcnt_add[6]_i_1__115/O, cell top1/BNNCore/bpug15/bpu4/popcnt_add[6]_i_1__115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu5/popcnt_add[6]_i_1__111/O, cell top1/BNNCore/bpug15/bpu5/popcnt_add[6]_i_1__111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu6/popcnt_add[6]_i_1__110/O, cell top1/BNNCore/bpug15/bpu6/popcnt_add[6]_i_1__110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug15/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug15/bpu7/popcnt_add[6]_i_1__109/O, cell top1/BNNCore/bpug15/bpu7/popcnt_add[6]_i_1__109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu0/CLK is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu0/popcnt_add[6]_i_1/O, cell top1/BNNCore/bpug2/bpu0/popcnt_add[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu1/popcnt_add[6]_i_1__23/O, cell top1/BNNCore/bpug2/bpu1/popcnt_add[6]_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu2/popcnt_add[6]_i_1__22/O, cell top1/BNNCore/bpug2/bpu2/popcnt_add[6]_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu3/popcnt_add[6]_i_1__21/O, cell top1/BNNCore/bpug2/bpu3/popcnt_add[6]_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu4/popcnt_add[6]_i_1__24/O, cell top1/BNNCore/bpug2/bpu4/popcnt_add[6]_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu5/popcnt_add[6]_i_1__20/O, cell top1/BNNCore/bpug2/bpu5/popcnt_add[6]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu6/popcnt_add[6]_i_1__19/O, cell top1/BNNCore/bpug2/bpu6/popcnt_add[6]_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug2/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug2/bpu7/popcnt_add[6]_i_1__18/O, cell top1/BNNCore/bpug2/bpu7/popcnt_add[6]_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu1/popcnt_add[6]_i_1__30/O, cell top1/BNNCore/bpug3/bpu1/popcnt_add[6]_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu2/popcnt_add[6]_i_1__29/O, cell top1/BNNCore/bpug3/bpu2/popcnt_add[6]_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu3/popcnt_add[6]_i_1__28/O, cell top1/BNNCore/bpug3/bpu3/popcnt_add[6]_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu4/popcnt_add[6]_i_1__31/O, cell top1/BNNCore/bpug3/bpu4/popcnt_add[6]_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu5/popcnt_add[6]_i_1__27/O, cell top1/BNNCore/bpug3/bpu5/popcnt_add[6]_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu6/popcnt_add[6]_i_1__26/O, cell top1/BNNCore/bpug3/bpu6/popcnt_add[6]_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug3/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug3/bpu7/popcnt_add[6]_i_1__25/O, cell top1/BNNCore/bpug3/bpu7/popcnt_add[6]_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu1/popcnt_add[6]_i_1__33/O, cell top1/BNNCore/bpug4/bpu1/popcnt_add[6]_i_1__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu2/popcnt_add[6]_i_1__34/O, cell top1/BNNCore/bpug4/bpu2/popcnt_add[6]_i_1__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu3/popcnt_add[6]_i_1__35/O, cell top1/BNNCore/bpug4/bpu3/popcnt_add[6]_i_1__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu4/popcnt_add[6]_i_1__32/O, cell top1/BNNCore/bpug4/bpu4/popcnt_add[6]_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu5/popcnt_add[6]_i_1__36/O, cell top1/BNNCore/bpug4/bpu5/popcnt_add[6]_i_1__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu6/popcnt_add[6]_i_1__37/O, cell top1/BNNCore/bpug4/bpu6/popcnt_add[6]_i_1__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug4/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug4/bpu7/popcnt_add[6]_i_1__38/O, cell top1/BNNCore/bpug4/bpu7/popcnt_add[6]_i_1__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu0/CLK is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu0/popcnt_add[6]_i_1__0/O, cell top1/BNNCore/bpug5/bpu0/popcnt_add[6]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu1/popcnt_add[6]_i_1__40/O, cell top1/BNNCore/bpug5/bpu1/popcnt_add[6]_i_1__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu2/popcnt_add[6]_i_1__41/O, cell top1/BNNCore/bpug5/bpu2/popcnt_add[6]_i_1__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu3/popcnt_add[6]_i_1__42/O, cell top1/BNNCore/bpug5/bpu3/popcnt_add[6]_i_1__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu4/popcnt_add[6]_i_1__39/O, cell top1/BNNCore/bpug5/bpu4/popcnt_add[6]_i_1__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu5/popcnt_add[6]_i_1__43/O, cell top1/BNNCore/bpug5/bpu5/popcnt_add[6]_i_1__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu6/popcnt_add[6]_i_1__44/O, cell top1/BNNCore/bpug5/bpu6/popcnt_add[6]_i_1__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug5/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug5/bpu7/popcnt_add[6]_i_1__45/O, cell top1/BNNCore/bpug5/bpu7/popcnt_add[6]_i_1__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu1/popcnt_add[6]_i_1__47/O, cell top1/BNNCore/bpug6/bpu1/popcnt_add[6]_i_1__47. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu2/popcnt_add[6]_i_1__48/O, cell top1/BNNCore/bpug6/bpu2/popcnt_add[6]_i_1__48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu3/popcnt_add[6]_i_1__49/O, cell top1/BNNCore/bpug6/bpu3/popcnt_add[6]_i_1__49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu4/popcnt_add[6]_i_1__46/O, cell top1/BNNCore/bpug6/bpu4/popcnt_add[6]_i_1__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu5/bpu_clk_5 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu5/popcnt_add[6]_i_1__50/O, cell top1/BNNCore/bpug6/bpu5/popcnt_add[6]_i_1__50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu6/bpu_clk_6 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu6/popcnt_add[6]_i_1__51/O, cell top1/BNNCore/bpug6/bpu6/popcnt_add[6]_i_1__51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug6/bpu7/bpu_clk_7 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug6/bpu7/popcnt_add[6]_i_1__52/O, cell top1/BNNCore/bpug6/bpu7/popcnt_add[6]_i_1__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug7/bpu1/bpu_clk_1 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug7/bpu1/popcnt_add[6]_i_1__54/O, cell top1/BNNCore/bpug7/bpu1/popcnt_add[6]_i_1__54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug7/bpu2/bpu_clk_2 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug7/bpu2/popcnt_add[6]_i_1__55/O, cell top1/BNNCore/bpug7/bpu2/popcnt_add[6]_i_1__55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug7/bpu3/bpu_clk_3 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug7/bpu3/popcnt_add[6]_i_1__56/O, cell top1/BNNCore/bpug7/bpu3/popcnt_add[6]_i_1__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top1/BNNCore/bpug7/bpu4/bpu_clk_4 is a gated clock net sourced by a combinational pin top1/BNNCore/bpug7/bpu4/popcnt_add[6]_i_1__53/O, cell top1/BNNCore/bpug7/bpu4/popcnt_add[6]_i_1__53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT INSTSRAM_i_14 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
top1/DATASRAM/memory_reg_0, top1/DATASRAM/memory_reg_1, top1/DATASRAM/memory_reg_2, top1/DATASRAM/memory_reg_3, top1/DATASRAM/memory_reg_4, top1/DATASRAM/memory_reg_5, top1/DATASRAM/memory_reg_6, top1/DATASRAM/memory_reg_7, and top1/INSTSRAM/memory_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu1/popcnt_add[6]_i_1__5 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu1/wgt_reg[0][0], top1/BNNCore/bpug0/bpu1/wgt_reg[0][1], top1/BNNCore/bpug0/bpu1/wgt_reg[0][2], top1/BNNCore/bpug0/bpu1/wgt_reg[0][3], top1/BNNCore/bpug0/bpu1/wgt_reg[0][4], top1/BNNCore/bpug0/bpu1/wgt_reg[0][5], top1/BNNCore/bpug0/bpu1/wgt_reg[0][6], top1/BNNCore/bpug0/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu2/popcnt_add[6]_i_1__6 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu2/wgt_reg[0][0], top1/BNNCore/bpug0/bpu2/wgt_reg[0][1], top1/BNNCore/bpug0/bpu2/wgt_reg[0][2], top1/BNNCore/bpug0/bpu2/wgt_reg[0][3], top1/BNNCore/bpug0/bpu2/wgt_reg[0][4], top1/BNNCore/bpug0/bpu2/wgt_reg[0][5], top1/BNNCore/bpug0/bpu2/wgt_reg[0][6], top1/BNNCore/bpug0/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu3/popcnt_add[6]_i_1__7 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu3/wgt_reg[0][0], top1/BNNCore/bpug0/bpu3/wgt_reg[0][1], top1/BNNCore/bpug0/bpu3/wgt_reg[0][2], top1/BNNCore/bpug0/bpu3/wgt_reg[0][3], top1/BNNCore/bpug0/bpu3/wgt_reg[0][4], top1/BNNCore/bpug0/bpu3/wgt_reg[0][5], top1/BNNCore/bpug0/bpu3/wgt_reg[0][6], top1/BNNCore/bpug0/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu4/popcnt_add[6]_i_1__4 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu4/wgt_reg[0][0], top1/BNNCore/bpug0/bpu4/wgt_reg[0][1], top1/BNNCore/bpug0/bpu4/wgt_reg[0][2], top1/BNNCore/bpug0/bpu4/wgt_reg[0][3], top1/BNNCore/bpug0/bpu4/wgt_reg[0][4], top1/BNNCore/bpug0/bpu4/wgt_reg[0][5], top1/BNNCore/bpug0/bpu4/wgt_reg[0][6], top1/BNNCore/bpug0/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu5/popcnt_add[6]_i_1__8 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu5/wgt_reg[0][0], top1/BNNCore/bpug0/bpu5/wgt_reg[0][1], top1/BNNCore/bpug0/bpu5/wgt_reg[0][2], top1/BNNCore/bpug0/bpu5/wgt_reg[0][3], top1/BNNCore/bpug0/bpu5/wgt_reg[0][4], top1/BNNCore/bpug0/bpu5/wgt_reg[0][5], top1/BNNCore/bpug0/bpu5/wgt_reg[0][6], top1/BNNCore/bpug0/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu6/popcnt_add[6]_i_1__9 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu6/wgt_reg[0][0], top1/BNNCore/bpug0/bpu6/wgt_reg[0][1], top1/BNNCore/bpug0/bpu6/wgt_reg[0][2], top1/BNNCore/bpug0/bpu6/wgt_reg[0][3], top1/BNNCore/bpug0/bpu6/wgt_reg[0][4], top1/BNNCore/bpug0/bpu6/wgt_reg[0][5], top1/BNNCore/bpug0/bpu6/wgt_reg[0][6], top1/BNNCore/bpug0/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug0/bpu7/popcnt_add[6]_i_1__10 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug0/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug0/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug0/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug0/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug0/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug0/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug0/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug0/bpu7/wgt_reg[0][0], top1/BNNCore/bpug0/bpu7/wgt_reg[0][1], top1/BNNCore/bpug0/bpu7/wgt_reg[0][2], top1/BNNCore/bpug0/bpu7/wgt_reg[0][3], top1/BNNCore/bpug0/bpu7/wgt_reg[0][4], top1/BNNCore/bpug0/bpu7/wgt_reg[0][5], top1/BNNCore/bpug0/bpu7/wgt_reg[0][6], top1/BNNCore/bpug0/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu1/popcnt_add[6]_i_1__12 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu1/wgt_reg[0][0], top1/BNNCore/bpug1/bpu1/wgt_reg[0][1], top1/BNNCore/bpug1/bpu1/wgt_reg[0][2], top1/BNNCore/bpug1/bpu1/wgt_reg[0][3], top1/BNNCore/bpug1/bpu1/wgt_reg[0][4], top1/BNNCore/bpug1/bpu1/wgt_reg[0][5], top1/BNNCore/bpug1/bpu1/wgt_reg[0][6], top1/BNNCore/bpug1/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu2/popcnt_add[6]_i_1__13 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu2/wgt_reg[0][0], top1/BNNCore/bpug1/bpu2/wgt_reg[0][1], top1/BNNCore/bpug1/bpu2/wgt_reg[0][2], top1/BNNCore/bpug1/bpu2/wgt_reg[0][3], top1/BNNCore/bpug1/bpu2/wgt_reg[0][4], top1/BNNCore/bpug1/bpu2/wgt_reg[0][5], top1/BNNCore/bpug1/bpu2/wgt_reg[0][6], top1/BNNCore/bpug1/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu3/popcnt_add[6]_i_1__14 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu3/wgt_reg[0][0], top1/BNNCore/bpug1/bpu3/wgt_reg[0][1], top1/BNNCore/bpug1/bpu3/wgt_reg[0][2], top1/BNNCore/bpug1/bpu3/wgt_reg[0][3], top1/BNNCore/bpug1/bpu3/wgt_reg[0][4], top1/BNNCore/bpug1/bpu3/wgt_reg[0][5], top1/BNNCore/bpug1/bpu3/wgt_reg[0][6], top1/BNNCore/bpug1/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu4/popcnt_add[6]_i_1__11 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu4/wgt_reg[0][0], top1/BNNCore/bpug1/bpu4/wgt_reg[0][1], top1/BNNCore/bpug1/bpu4/wgt_reg[0][2], top1/BNNCore/bpug1/bpu4/wgt_reg[0][3], top1/BNNCore/bpug1/bpu4/wgt_reg[0][4], top1/BNNCore/bpug1/bpu4/wgt_reg[0][5], top1/BNNCore/bpug1/bpu4/wgt_reg[0][6], top1/BNNCore/bpug1/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu5/popcnt_add[6]_i_1__15 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu5/wgt_reg[0][0], top1/BNNCore/bpug1/bpu5/wgt_reg[0][1], top1/BNNCore/bpug1/bpu5/wgt_reg[0][2], top1/BNNCore/bpug1/bpu5/wgt_reg[0][3], top1/BNNCore/bpug1/bpu5/wgt_reg[0][4], top1/BNNCore/bpug1/bpu5/wgt_reg[0][5], top1/BNNCore/bpug1/bpu5/wgt_reg[0][6], top1/BNNCore/bpug1/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu6/popcnt_add[6]_i_1__16 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu6/wgt_reg[0][0], top1/BNNCore/bpug1/bpu6/wgt_reg[0][1], top1/BNNCore/bpug1/bpu6/wgt_reg[0][2], top1/BNNCore/bpug1/bpu6/wgt_reg[0][3], top1/BNNCore/bpug1/bpu6/wgt_reg[0][4], top1/BNNCore/bpug1/bpu6/wgt_reg[0][5], top1/BNNCore/bpug1/bpu6/wgt_reg[0][6], top1/BNNCore/bpug1/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug1/bpu7/popcnt_add[6]_i_1__17 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug1/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug1/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug1/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug1/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug1/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug1/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug1/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug1/bpu7/wgt_reg[0][0], top1/BNNCore/bpug1/bpu7/wgt_reg[0][1], top1/BNNCore/bpug1/bpu7/wgt_reg[0][2], top1/BNNCore/bpug1/bpu7/wgt_reg[0][3], top1/BNNCore/bpug1/bpu7/wgt_reg[0][4], top1/BNNCore/bpug1/bpu7/wgt_reg[0][5], top1/BNNCore/bpug1/bpu7/wgt_reg[0][6], top1/BNNCore/bpug1/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu0/popcnt_add[6]_i_1__1 is driving clock pin of 184 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu0/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu0/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu0/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu0/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu0/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu0/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu0/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu0/wgt_reg[0][0], top1/BNNCore/bpug10/bpu0/wgt_reg[0][1], top1/BNNCore/bpug10/bpu0/wgt_reg[0][2], top1/BNNCore/bpug10/bpu0/wgt_reg[0][3], top1/BNNCore/bpug10/bpu0/wgt_reg[0][4], top1/BNNCore/bpug10/bpu0/wgt_reg[0][5], top1/BNNCore/bpug10/bpu0/wgt_reg[0][6], top1/BNNCore/bpug10/bpu0/wgt_reg[1][0]... and (the first 15 of 184 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu1/popcnt_add[6]_i_1__75 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu1/wgt_reg[0][0], top1/BNNCore/bpug10/bpu1/wgt_reg[0][1], top1/BNNCore/bpug10/bpu1/wgt_reg[0][2], top1/BNNCore/bpug10/bpu1/wgt_reg[0][3], top1/BNNCore/bpug10/bpu1/wgt_reg[0][4], top1/BNNCore/bpug10/bpu1/wgt_reg[0][5], top1/BNNCore/bpug10/bpu1/wgt_reg[0][6], top1/BNNCore/bpug10/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu2/popcnt_add[6]_i_1__76 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu2/wgt_reg[0][0], top1/BNNCore/bpug10/bpu2/wgt_reg[0][1], top1/BNNCore/bpug10/bpu2/wgt_reg[0][2], top1/BNNCore/bpug10/bpu2/wgt_reg[0][3], top1/BNNCore/bpug10/bpu2/wgt_reg[0][4], top1/BNNCore/bpug10/bpu2/wgt_reg[0][5], top1/BNNCore/bpug10/bpu2/wgt_reg[0][6], top1/BNNCore/bpug10/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu3/popcnt_add[6]_i_1__77 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu3/wgt_reg[0][0], top1/BNNCore/bpug10/bpu3/wgt_reg[0][1], top1/BNNCore/bpug10/bpu3/wgt_reg[0][2], top1/BNNCore/bpug10/bpu3/wgt_reg[0][3], top1/BNNCore/bpug10/bpu3/wgt_reg[0][4], top1/BNNCore/bpug10/bpu3/wgt_reg[0][5], top1/BNNCore/bpug10/bpu3/wgt_reg[0][6], top1/BNNCore/bpug10/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu4/popcnt_add[6]_i_1__74 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu4/wgt_reg[0][0], top1/BNNCore/bpug10/bpu4/wgt_reg[0][1], top1/BNNCore/bpug10/bpu4/wgt_reg[0][2], top1/BNNCore/bpug10/bpu4/wgt_reg[0][3], top1/BNNCore/bpug10/bpu4/wgt_reg[0][4], top1/BNNCore/bpug10/bpu4/wgt_reg[0][5], top1/BNNCore/bpug10/bpu4/wgt_reg[0][6], top1/BNNCore/bpug10/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu5/popcnt_add[6]_i_1__78 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu5/wgt_reg[0][0], top1/BNNCore/bpug10/bpu5/wgt_reg[0][1], top1/BNNCore/bpug10/bpu5/wgt_reg[0][2], top1/BNNCore/bpug10/bpu5/wgt_reg[0][3], top1/BNNCore/bpug10/bpu5/wgt_reg[0][4], top1/BNNCore/bpug10/bpu5/wgt_reg[0][5], top1/BNNCore/bpug10/bpu5/wgt_reg[0][6], top1/BNNCore/bpug10/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu6/popcnt_add[6]_i_1__79 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu6/wgt_reg[0][0], top1/BNNCore/bpug10/bpu6/wgt_reg[0][1], top1/BNNCore/bpug10/bpu6/wgt_reg[0][2], top1/BNNCore/bpug10/bpu6/wgt_reg[0][3], top1/BNNCore/bpug10/bpu6/wgt_reg[0][4], top1/BNNCore/bpug10/bpu6/wgt_reg[0][5], top1/BNNCore/bpug10/bpu6/wgt_reg[0][6], top1/BNNCore/bpug10/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug10/bpu7/popcnt_add[6]_i_1__80 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug10/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug10/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug10/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug10/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug10/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug10/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug10/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug10/bpu7/wgt_reg[0][0], top1/BNNCore/bpug10/bpu7/wgt_reg[0][1], top1/BNNCore/bpug10/bpu7/wgt_reg[0][2], top1/BNNCore/bpug10/bpu7/wgt_reg[0][3], top1/BNNCore/bpug10/bpu7/wgt_reg[0][4], top1/BNNCore/bpug10/bpu7/wgt_reg[0][5], top1/BNNCore/bpug10/bpu7/wgt_reg[0][6], top1/BNNCore/bpug10/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu1/popcnt_add[6]_i_1__82 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu1/wgt_reg[0][0], top1/BNNCore/bpug11/bpu1/wgt_reg[0][1], top1/BNNCore/bpug11/bpu1/wgt_reg[0][2], top1/BNNCore/bpug11/bpu1/wgt_reg[0][3], top1/BNNCore/bpug11/bpu1/wgt_reg[0][4], top1/BNNCore/bpug11/bpu1/wgt_reg[0][5], top1/BNNCore/bpug11/bpu1/wgt_reg[0][6], top1/BNNCore/bpug11/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu2/popcnt_add[6]_i_1__83 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu2/wgt_reg[0][0], top1/BNNCore/bpug11/bpu2/wgt_reg[0][1], top1/BNNCore/bpug11/bpu2/wgt_reg[0][2], top1/BNNCore/bpug11/bpu2/wgt_reg[0][3], top1/BNNCore/bpug11/bpu2/wgt_reg[0][4], top1/BNNCore/bpug11/bpu2/wgt_reg[0][5], top1/BNNCore/bpug11/bpu2/wgt_reg[0][6], top1/BNNCore/bpug11/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu3/popcnt_add[6]_i_1__84 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu3/wgt_reg[0][0], top1/BNNCore/bpug11/bpu3/wgt_reg[0][1], top1/BNNCore/bpug11/bpu3/wgt_reg[0][2], top1/BNNCore/bpug11/bpu3/wgt_reg[0][3], top1/BNNCore/bpug11/bpu3/wgt_reg[0][4], top1/BNNCore/bpug11/bpu3/wgt_reg[0][5], top1/BNNCore/bpug11/bpu3/wgt_reg[0][6], top1/BNNCore/bpug11/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu4/popcnt_add[6]_i_1__81 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu4/wgt_reg[0][0], top1/BNNCore/bpug11/bpu4/wgt_reg[0][1], top1/BNNCore/bpug11/bpu4/wgt_reg[0][2], top1/BNNCore/bpug11/bpu4/wgt_reg[0][3], top1/BNNCore/bpug11/bpu4/wgt_reg[0][4], top1/BNNCore/bpug11/bpu4/wgt_reg[0][5], top1/BNNCore/bpug11/bpu4/wgt_reg[0][6], top1/BNNCore/bpug11/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu5/popcnt_add[6]_i_1__85 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu5/wgt_reg[0][0], top1/BNNCore/bpug11/bpu5/wgt_reg[0][1], top1/BNNCore/bpug11/bpu5/wgt_reg[0][2], top1/BNNCore/bpug11/bpu5/wgt_reg[0][3], top1/BNNCore/bpug11/bpu5/wgt_reg[0][4], top1/BNNCore/bpug11/bpu5/wgt_reg[0][5], top1/BNNCore/bpug11/bpu5/wgt_reg[0][6], top1/BNNCore/bpug11/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu6/popcnt_add[6]_i_1__86 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu6/wgt_reg[0][0], top1/BNNCore/bpug11/bpu6/wgt_reg[0][1], top1/BNNCore/bpug11/bpu6/wgt_reg[0][2], top1/BNNCore/bpug11/bpu6/wgt_reg[0][3], top1/BNNCore/bpug11/bpu6/wgt_reg[0][4], top1/BNNCore/bpug11/bpu6/wgt_reg[0][5], top1/BNNCore/bpug11/bpu6/wgt_reg[0][6], top1/BNNCore/bpug11/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug11/bpu7/popcnt_add[6]_i_1__87 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug11/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug11/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug11/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug11/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug11/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug11/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug11/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug11/bpu7/wgt_reg[0][0], top1/BNNCore/bpug11/bpu7/wgt_reg[0][1], top1/BNNCore/bpug11/bpu7/wgt_reg[0][2], top1/BNNCore/bpug11/bpu7/wgt_reg[0][3], top1/BNNCore/bpug11/bpu7/wgt_reg[0][4], top1/BNNCore/bpug11/bpu7/wgt_reg[0][5], top1/BNNCore/bpug11/bpu7/wgt_reg[0][6], top1/BNNCore/bpug11/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu1/popcnt_add[6]_i_1__89 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu1/wgt_reg[0][0], top1/BNNCore/bpug12/bpu1/wgt_reg[0][1], top1/BNNCore/bpug12/bpu1/wgt_reg[0][2], top1/BNNCore/bpug12/bpu1/wgt_reg[0][3], top1/BNNCore/bpug12/bpu1/wgt_reg[0][4], top1/BNNCore/bpug12/bpu1/wgt_reg[0][5], top1/BNNCore/bpug12/bpu1/wgt_reg[0][6], top1/BNNCore/bpug12/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu2/popcnt_add[6]_i_1__90 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu2/wgt_reg[0][0], top1/BNNCore/bpug12/bpu2/wgt_reg[0][1], top1/BNNCore/bpug12/bpu2/wgt_reg[0][2], top1/BNNCore/bpug12/bpu2/wgt_reg[0][3], top1/BNNCore/bpug12/bpu2/wgt_reg[0][4], top1/BNNCore/bpug12/bpu2/wgt_reg[0][5], top1/BNNCore/bpug12/bpu2/wgt_reg[0][6], top1/BNNCore/bpug12/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu3/popcnt_add[6]_i_1__91 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu3/wgt_reg[0][0], top1/BNNCore/bpug12/bpu3/wgt_reg[0][1], top1/BNNCore/bpug12/bpu3/wgt_reg[0][2], top1/BNNCore/bpug12/bpu3/wgt_reg[0][3], top1/BNNCore/bpug12/bpu3/wgt_reg[0][4], top1/BNNCore/bpug12/bpu3/wgt_reg[0][5], top1/BNNCore/bpug12/bpu3/wgt_reg[0][6], top1/BNNCore/bpug12/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu4/popcnt_add[6]_i_1__88 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu4/wgt_reg[0][0], top1/BNNCore/bpug12/bpu4/wgt_reg[0][1], top1/BNNCore/bpug12/bpu4/wgt_reg[0][2], top1/BNNCore/bpug12/bpu4/wgt_reg[0][3], top1/BNNCore/bpug12/bpu4/wgt_reg[0][4], top1/BNNCore/bpug12/bpu4/wgt_reg[0][5], top1/BNNCore/bpug12/bpu4/wgt_reg[0][6], top1/BNNCore/bpug12/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu5/popcnt_add[6]_i_1__92 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu5/wgt_reg[0][0], top1/BNNCore/bpug12/bpu5/wgt_reg[0][1], top1/BNNCore/bpug12/bpu5/wgt_reg[0][2], top1/BNNCore/bpug12/bpu5/wgt_reg[0][3], top1/BNNCore/bpug12/bpu5/wgt_reg[0][4], top1/BNNCore/bpug12/bpu5/wgt_reg[0][5], top1/BNNCore/bpug12/bpu5/wgt_reg[0][6], top1/BNNCore/bpug12/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu6/popcnt_add[6]_i_1__93 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu6/wgt_reg[0][0], top1/BNNCore/bpug12/bpu6/wgt_reg[0][1], top1/BNNCore/bpug12/bpu6/wgt_reg[0][2], top1/BNNCore/bpug12/bpu6/wgt_reg[0][3], top1/BNNCore/bpug12/bpu6/wgt_reg[0][4], top1/BNNCore/bpug12/bpu6/wgt_reg[0][5], top1/BNNCore/bpug12/bpu6/wgt_reg[0][6], top1/BNNCore/bpug12/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug12/bpu7/popcnt_add[6]_i_1__94 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug12/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug12/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug12/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug12/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug12/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug12/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug12/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug12/bpu7/wgt_reg[0][0], top1/BNNCore/bpug12/bpu7/wgt_reg[0][1], top1/BNNCore/bpug12/bpu7/wgt_reg[0][2], top1/BNNCore/bpug12/bpu7/wgt_reg[0][3], top1/BNNCore/bpug12/bpu7/wgt_reg[0][4], top1/BNNCore/bpug12/bpu7/wgt_reg[0][5], top1/BNNCore/bpug12/bpu7/wgt_reg[0][6], top1/BNNCore/bpug12/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu0/popcnt_add[6]_i_1__2 is driving clock pin of 184 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu0/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu0/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu0/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu0/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu0/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu0/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu0/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu0/wgt_reg[0][0], top1/BNNCore/bpug13/bpu0/wgt_reg[0][1], top1/BNNCore/bpug13/bpu0/wgt_reg[0][2], top1/BNNCore/bpug13/bpu0/wgt_reg[0][3], top1/BNNCore/bpug13/bpu0/wgt_reg[0][4], top1/BNNCore/bpug13/bpu0/wgt_reg[0][5], top1/BNNCore/bpug13/bpu0/wgt_reg[0][6], top1/BNNCore/bpug13/bpu0/wgt_reg[1][0]... and (the first 15 of 184 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu1/popcnt_add[6]_i_1__96 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu1/wgt_reg[0][0], top1/BNNCore/bpug13/bpu1/wgt_reg[0][1], top1/BNNCore/bpug13/bpu1/wgt_reg[0][2], top1/BNNCore/bpug13/bpu1/wgt_reg[0][3], top1/BNNCore/bpug13/bpu1/wgt_reg[0][4], top1/BNNCore/bpug13/bpu1/wgt_reg[0][5], top1/BNNCore/bpug13/bpu1/wgt_reg[0][6], top1/BNNCore/bpug13/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu2/popcnt_add[6]_i_1__97 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu2/wgt_reg[0][0], top1/BNNCore/bpug13/bpu2/wgt_reg[0][1], top1/BNNCore/bpug13/bpu2/wgt_reg[0][2], top1/BNNCore/bpug13/bpu2/wgt_reg[0][3], top1/BNNCore/bpug13/bpu2/wgt_reg[0][4], top1/BNNCore/bpug13/bpu2/wgt_reg[0][5], top1/BNNCore/bpug13/bpu2/wgt_reg[0][6], top1/BNNCore/bpug13/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu3/popcnt_add[6]_i_1__98 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu3/wgt_reg[0][0], top1/BNNCore/bpug13/bpu3/wgt_reg[0][1], top1/BNNCore/bpug13/bpu3/wgt_reg[0][2], top1/BNNCore/bpug13/bpu3/wgt_reg[0][3], top1/BNNCore/bpug13/bpu3/wgt_reg[0][4], top1/BNNCore/bpug13/bpu3/wgt_reg[0][5], top1/BNNCore/bpug13/bpu3/wgt_reg[0][6], top1/BNNCore/bpug13/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu4/popcnt_add[6]_i_1__95 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu4/wgt_reg[0][0], top1/BNNCore/bpug13/bpu4/wgt_reg[0][1], top1/BNNCore/bpug13/bpu4/wgt_reg[0][2], top1/BNNCore/bpug13/bpu4/wgt_reg[0][3], top1/BNNCore/bpug13/bpu4/wgt_reg[0][4], top1/BNNCore/bpug13/bpu4/wgt_reg[0][5], top1/BNNCore/bpug13/bpu4/wgt_reg[0][6], top1/BNNCore/bpug13/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu5/popcnt_add[6]_i_1__99 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu5/wgt_reg[0][0], top1/BNNCore/bpug13/bpu5/wgt_reg[0][1], top1/BNNCore/bpug13/bpu5/wgt_reg[0][2], top1/BNNCore/bpug13/bpu5/wgt_reg[0][3], top1/BNNCore/bpug13/bpu5/wgt_reg[0][4], top1/BNNCore/bpug13/bpu5/wgt_reg[0][5], top1/BNNCore/bpug13/bpu5/wgt_reg[0][6], top1/BNNCore/bpug13/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu6/popcnt_add[6]_i_1__100 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu6/wgt_reg[0][0], top1/BNNCore/bpug13/bpu6/wgt_reg[0][1], top1/BNNCore/bpug13/bpu6/wgt_reg[0][2], top1/BNNCore/bpug13/bpu6/wgt_reg[0][3], top1/BNNCore/bpug13/bpu6/wgt_reg[0][4], top1/BNNCore/bpug13/bpu6/wgt_reg[0][5], top1/BNNCore/bpug13/bpu6/wgt_reg[0][6], top1/BNNCore/bpug13/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug13/bpu7/popcnt_add[6]_i_1__101 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug13/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug13/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug13/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug13/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug13/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug13/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug13/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug13/bpu7/wgt_reg[0][0], top1/BNNCore/bpug13/bpu7/wgt_reg[0][1], top1/BNNCore/bpug13/bpu7/wgt_reg[0][2], top1/BNNCore/bpug13/bpu7/wgt_reg[0][3], top1/BNNCore/bpug13/bpu7/wgt_reg[0][4], top1/BNNCore/bpug13/bpu7/wgt_reg[0][5], top1/BNNCore/bpug13/bpu7/wgt_reg[0][6], top1/BNNCore/bpug13/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu1/popcnt_add[6]_i_1__103 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu1/wgt_reg[0][0], top1/BNNCore/bpug14/bpu1/wgt_reg[0][1], top1/BNNCore/bpug14/bpu1/wgt_reg[0][2], top1/BNNCore/bpug14/bpu1/wgt_reg[0][3], top1/BNNCore/bpug14/bpu1/wgt_reg[0][4], top1/BNNCore/bpug14/bpu1/wgt_reg[0][5], top1/BNNCore/bpug14/bpu1/wgt_reg[0][6], top1/BNNCore/bpug14/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu2/popcnt_add[6]_i_1__104 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu2/wgt_reg[0][0], top1/BNNCore/bpug14/bpu2/wgt_reg[0][1], top1/BNNCore/bpug14/bpu2/wgt_reg[0][2], top1/BNNCore/bpug14/bpu2/wgt_reg[0][3], top1/BNNCore/bpug14/bpu2/wgt_reg[0][4], top1/BNNCore/bpug14/bpu2/wgt_reg[0][5], top1/BNNCore/bpug14/bpu2/wgt_reg[0][6], top1/BNNCore/bpug14/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu3/popcnt_add[6]_i_1__105 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu3/wgt_reg[0][0], top1/BNNCore/bpug14/bpu3/wgt_reg[0][1], top1/BNNCore/bpug14/bpu3/wgt_reg[0][2], top1/BNNCore/bpug14/bpu3/wgt_reg[0][3], top1/BNNCore/bpug14/bpu3/wgt_reg[0][4], top1/BNNCore/bpug14/bpu3/wgt_reg[0][5], top1/BNNCore/bpug14/bpu3/wgt_reg[0][6], top1/BNNCore/bpug14/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu4/popcnt_add[6]_i_1__102 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu4/wgt_reg[0][0], top1/BNNCore/bpug14/bpu4/wgt_reg[0][1], top1/BNNCore/bpug14/bpu4/wgt_reg[0][2], top1/BNNCore/bpug14/bpu4/wgt_reg[0][3], top1/BNNCore/bpug14/bpu4/wgt_reg[0][4], top1/BNNCore/bpug14/bpu4/wgt_reg[0][5], top1/BNNCore/bpug14/bpu4/wgt_reg[0][6], top1/BNNCore/bpug14/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu5/popcnt_add[6]_i_1__106 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu5/wgt_reg[0][0], top1/BNNCore/bpug14/bpu5/wgt_reg[0][1], top1/BNNCore/bpug14/bpu5/wgt_reg[0][2], top1/BNNCore/bpug14/bpu5/wgt_reg[0][3], top1/BNNCore/bpug14/bpu5/wgt_reg[0][4], top1/BNNCore/bpug14/bpu5/wgt_reg[0][5], top1/BNNCore/bpug14/bpu5/wgt_reg[0][6], top1/BNNCore/bpug14/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu6/popcnt_add[6]_i_1__107 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu6/wgt_reg[0][0], top1/BNNCore/bpug14/bpu6/wgt_reg[0][1], top1/BNNCore/bpug14/bpu6/wgt_reg[0][2], top1/BNNCore/bpug14/bpu6/wgt_reg[0][3], top1/BNNCore/bpug14/bpu6/wgt_reg[0][4], top1/BNNCore/bpug14/bpu6/wgt_reg[0][5], top1/BNNCore/bpug14/bpu6/wgt_reg[0][6], top1/BNNCore/bpug14/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug14/bpu7/popcnt_add[6]_i_1__108 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug14/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug14/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug14/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug14/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug14/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug14/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug14/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug14/bpu7/wgt_reg[0][0], top1/BNNCore/bpug14/bpu7/wgt_reg[0][1], top1/BNNCore/bpug14/bpu7/wgt_reg[0][2], top1/BNNCore/bpug14/bpu7/wgt_reg[0][3], top1/BNNCore/bpug14/bpu7/wgt_reg[0][4], top1/BNNCore/bpug14/bpu7/wgt_reg[0][5], top1/BNNCore/bpug14/bpu7/wgt_reg[0][6], top1/BNNCore/bpug14/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu1/popcnt_add[6]_i_1__114 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu1/wgt_reg[0][0], top1/BNNCore/bpug15/bpu1/wgt_reg[0][1], top1/BNNCore/bpug15/bpu1/wgt_reg[0][2], top1/BNNCore/bpug15/bpu1/wgt_reg[0][3], top1/BNNCore/bpug15/bpu1/wgt_reg[0][4], top1/BNNCore/bpug15/bpu1/wgt_reg[0][5], top1/BNNCore/bpug15/bpu1/wgt_reg[0][6], top1/BNNCore/bpug15/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu2/popcnt_add[6]_i_1__113 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu2/wgt_reg[0][0], top1/BNNCore/bpug15/bpu2/wgt_reg[0][1], top1/BNNCore/bpug15/bpu2/wgt_reg[0][2], top1/BNNCore/bpug15/bpu2/wgt_reg[0][3], top1/BNNCore/bpug15/bpu2/wgt_reg[0][4], top1/BNNCore/bpug15/bpu2/wgt_reg[0][5], top1/BNNCore/bpug15/bpu2/wgt_reg[0][6], top1/BNNCore/bpug15/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu3/popcnt_add[6]_i_1__112 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu3/wgt_reg[0][0], top1/BNNCore/bpug15/bpu3/wgt_reg[0][1], top1/BNNCore/bpug15/bpu3/wgt_reg[0][2], top1/BNNCore/bpug15/bpu3/wgt_reg[0][3], top1/BNNCore/bpug15/bpu3/wgt_reg[0][4], top1/BNNCore/bpug15/bpu3/wgt_reg[0][5], top1/BNNCore/bpug15/bpu3/wgt_reg[0][6], top1/BNNCore/bpug15/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu4/popcnt_add[6]_i_1__115 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu4/wgt_reg[0][0], top1/BNNCore/bpug15/bpu4/wgt_reg[0][1], top1/BNNCore/bpug15/bpu4/wgt_reg[0][2], top1/BNNCore/bpug15/bpu4/wgt_reg[0][3], top1/BNNCore/bpug15/bpu4/wgt_reg[0][4], top1/BNNCore/bpug15/bpu4/wgt_reg[0][5], top1/BNNCore/bpug15/bpu4/wgt_reg[0][6], top1/BNNCore/bpug15/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu5/popcnt_add[6]_i_1__111 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu5/wgt_reg[0][0], top1/BNNCore/bpug15/bpu5/wgt_reg[0][1], top1/BNNCore/bpug15/bpu5/wgt_reg[0][2], top1/BNNCore/bpug15/bpu5/wgt_reg[0][3], top1/BNNCore/bpug15/bpu5/wgt_reg[0][4], top1/BNNCore/bpug15/bpu5/wgt_reg[0][5], top1/BNNCore/bpug15/bpu5/wgt_reg[0][6], top1/BNNCore/bpug15/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu6/popcnt_add[6]_i_1__110 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu6/wgt_reg[0][0], top1/BNNCore/bpug15/bpu6/wgt_reg[0][1], top1/BNNCore/bpug15/bpu6/wgt_reg[0][2], top1/BNNCore/bpug15/bpu6/wgt_reg[0][3], top1/BNNCore/bpug15/bpu6/wgt_reg[0][4], top1/BNNCore/bpug15/bpu6/wgt_reg[0][5], top1/BNNCore/bpug15/bpu6/wgt_reg[0][6], top1/BNNCore/bpug15/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug15/bpu7/popcnt_add[6]_i_1__109 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug15/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug15/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug15/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug15/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug15/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug15/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug15/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug15/bpu7/wgt_reg[0][0], top1/BNNCore/bpug15/bpu7/wgt_reg[0][1], top1/BNNCore/bpug15/bpu7/wgt_reg[0][2], top1/BNNCore/bpug15/bpu7/wgt_reg[0][3], top1/BNNCore/bpug15/bpu7/wgt_reg[0][4], top1/BNNCore/bpug15/bpu7/wgt_reg[0][5], top1/BNNCore/bpug15/bpu7/wgt_reg[0][6], top1/BNNCore/bpug15/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu0/popcnt_add[6]_i_1 is driving clock pin of 184 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu0/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu0/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu0/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu0/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu0/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu0/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu0/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu0/wgt_reg[0][0], top1/BNNCore/bpug2/bpu0/wgt_reg[0][1], top1/BNNCore/bpug2/bpu0/wgt_reg[0][2], top1/BNNCore/bpug2/bpu0/wgt_reg[0][3], top1/BNNCore/bpug2/bpu0/wgt_reg[0][4], top1/BNNCore/bpug2/bpu0/wgt_reg[0][5], top1/BNNCore/bpug2/bpu0/wgt_reg[0][6], top1/BNNCore/bpug2/bpu0/wgt_reg[1][0]... and (the first 15 of 184 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu1/popcnt_add[6]_i_1__23 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu1/wgt_reg[0][0], top1/BNNCore/bpug2/bpu1/wgt_reg[0][1], top1/BNNCore/bpug2/bpu1/wgt_reg[0][2], top1/BNNCore/bpug2/bpu1/wgt_reg[0][3], top1/BNNCore/bpug2/bpu1/wgt_reg[0][4], top1/BNNCore/bpug2/bpu1/wgt_reg[0][5], top1/BNNCore/bpug2/bpu1/wgt_reg[0][6], top1/BNNCore/bpug2/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu2/popcnt_add[6]_i_1__22 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu2/wgt_reg[0][0], top1/BNNCore/bpug2/bpu2/wgt_reg[0][1], top1/BNNCore/bpug2/bpu2/wgt_reg[0][2], top1/BNNCore/bpug2/bpu2/wgt_reg[0][3], top1/BNNCore/bpug2/bpu2/wgt_reg[0][4], top1/BNNCore/bpug2/bpu2/wgt_reg[0][5], top1/BNNCore/bpug2/bpu2/wgt_reg[0][6], top1/BNNCore/bpug2/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu3/popcnt_add[6]_i_1__21 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu3/wgt_reg[0][0], top1/BNNCore/bpug2/bpu3/wgt_reg[0][1], top1/BNNCore/bpug2/bpu3/wgt_reg[0][2], top1/BNNCore/bpug2/bpu3/wgt_reg[0][3], top1/BNNCore/bpug2/bpu3/wgt_reg[0][4], top1/BNNCore/bpug2/bpu3/wgt_reg[0][5], top1/BNNCore/bpug2/bpu3/wgt_reg[0][6], top1/BNNCore/bpug2/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu4/popcnt_add[6]_i_1__24 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu4/wgt_reg[0][0], top1/BNNCore/bpug2/bpu4/wgt_reg[0][1], top1/BNNCore/bpug2/bpu4/wgt_reg[0][2], top1/BNNCore/bpug2/bpu4/wgt_reg[0][3], top1/BNNCore/bpug2/bpu4/wgt_reg[0][4], top1/BNNCore/bpug2/bpu4/wgt_reg[0][5], top1/BNNCore/bpug2/bpu4/wgt_reg[0][6], top1/BNNCore/bpug2/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu5/popcnt_add[6]_i_1__20 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu5/wgt_reg[0][0], top1/BNNCore/bpug2/bpu5/wgt_reg[0][1], top1/BNNCore/bpug2/bpu5/wgt_reg[0][2], top1/BNNCore/bpug2/bpu5/wgt_reg[0][3], top1/BNNCore/bpug2/bpu5/wgt_reg[0][4], top1/BNNCore/bpug2/bpu5/wgt_reg[0][5], top1/BNNCore/bpug2/bpu5/wgt_reg[0][6], top1/BNNCore/bpug2/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu6/popcnt_add[6]_i_1__19 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu6/wgt_reg[0][0], top1/BNNCore/bpug2/bpu6/wgt_reg[0][1], top1/BNNCore/bpug2/bpu6/wgt_reg[0][2], top1/BNNCore/bpug2/bpu6/wgt_reg[0][3], top1/BNNCore/bpug2/bpu6/wgt_reg[0][4], top1/BNNCore/bpug2/bpu6/wgt_reg[0][5], top1/BNNCore/bpug2/bpu6/wgt_reg[0][6], top1/BNNCore/bpug2/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug2/bpu7/popcnt_add[6]_i_1__18 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug2/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug2/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug2/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug2/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug2/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug2/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug2/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug2/bpu7/wgt_reg[0][0], top1/BNNCore/bpug2/bpu7/wgt_reg[0][1], top1/BNNCore/bpug2/bpu7/wgt_reg[0][2], top1/BNNCore/bpug2/bpu7/wgt_reg[0][3], top1/BNNCore/bpug2/bpu7/wgt_reg[0][4], top1/BNNCore/bpug2/bpu7/wgt_reg[0][5], top1/BNNCore/bpug2/bpu7/wgt_reg[0][6], top1/BNNCore/bpug2/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu1/popcnt_add[6]_i_1__30 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu1/wgt_reg[0][0], top1/BNNCore/bpug3/bpu1/wgt_reg[0][1], top1/BNNCore/bpug3/bpu1/wgt_reg[0][2], top1/BNNCore/bpug3/bpu1/wgt_reg[0][3], top1/BNNCore/bpug3/bpu1/wgt_reg[0][4], top1/BNNCore/bpug3/bpu1/wgt_reg[0][5], top1/BNNCore/bpug3/bpu1/wgt_reg[0][6], top1/BNNCore/bpug3/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu2/popcnt_add[6]_i_1__29 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu2/wgt_reg[0][0], top1/BNNCore/bpug3/bpu2/wgt_reg[0][1], top1/BNNCore/bpug3/bpu2/wgt_reg[0][2], top1/BNNCore/bpug3/bpu2/wgt_reg[0][3], top1/BNNCore/bpug3/bpu2/wgt_reg[0][4], top1/BNNCore/bpug3/bpu2/wgt_reg[0][5], top1/BNNCore/bpug3/bpu2/wgt_reg[0][6], top1/BNNCore/bpug3/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu3/popcnt_add[6]_i_1__28 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu3/wgt_reg[0][0], top1/BNNCore/bpug3/bpu3/wgt_reg[0][1], top1/BNNCore/bpug3/bpu3/wgt_reg[0][2], top1/BNNCore/bpug3/bpu3/wgt_reg[0][3], top1/BNNCore/bpug3/bpu3/wgt_reg[0][4], top1/BNNCore/bpug3/bpu3/wgt_reg[0][5], top1/BNNCore/bpug3/bpu3/wgt_reg[0][6], top1/BNNCore/bpug3/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu4/popcnt_add[6]_i_1__31 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu4/wgt_reg[0][0], top1/BNNCore/bpug3/bpu4/wgt_reg[0][1], top1/BNNCore/bpug3/bpu4/wgt_reg[0][2], top1/BNNCore/bpug3/bpu4/wgt_reg[0][3], top1/BNNCore/bpug3/bpu4/wgt_reg[0][4], top1/BNNCore/bpug3/bpu4/wgt_reg[0][5], top1/BNNCore/bpug3/bpu4/wgt_reg[0][6], top1/BNNCore/bpug3/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu5/popcnt_add[6]_i_1__27 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu5/wgt_reg[0][0], top1/BNNCore/bpug3/bpu5/wgt_reg[0][1], top1/BNNCore/bpug3/bpu5/wgt_reg[0][2], top1/BNNCore/bpug3/bpu5/wgt_reg[0][3], top1/BNNCore/bpug3/bpu5/wgt_reg[0][4], top1/BNNCore/bpug3/bpu5/wgt_reg[0][5], top1/BNNCore/bpug3/bpu5/wgt_reg[0][6], top1/BNNCore/bpug3/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu6/popcnt_add[6]_i_1__26 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu6/wgt_reg[0][0], top1/BNNCore/bpug3/bpu6/wgt_reg[0][1], top1/BNNCore/bpug3/bpu6/wgt_reg[0][2], top1/BNNCore/bpug3/bpu6/wgt_reg[0][3], top1/BNNCore/bpug3/bpu6/wgt_reg[0][4], top1/BNNCore/bpug3/bpu6/wgt_reg[0][5], top1/BNNCore/bpug3/bpu6/wgt_reg[0][6], top1/BNNCore/bpug3/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug3/bpu7/popcnt_add[6]_i_1__25 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug3/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug3/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug3/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug3/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug3/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug3/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug3/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug3/bpu7/wgt_reg[0][0], top1/BNNCore/bpug3/bpu7/wgt_reg[0][1], top1/BNNCore/bpug3/bpu7/wgt_reg[0][2], top1/BNNCore/bpug3/bpu7/wgt_reg[0][3], top1/BNNCore/bpug3/bpu7/wgt_reg[0][4], top1/BNNCore/bpug3/bpu7/wgt_reg[0][5], top1/BNNCore/bpug3/bpu7/wgt_reg[0][6], top1/BNNCore/bpug3/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu1/popcnt_add[6]_i_1__33 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu1/wgt_reg[0][0], top1/BNNCore/bpug4/bpu1/wgt_reg[0][1], top1/BNNCore/bpug4/bpu1/wgt_reg[0][2], top1/BNNCore/bpug4/bpu1/wgt_reg[0][3], top1/BNNCore/bpug4/bpu1/wgt_reg[0][4], top1/BNNCore/bpug4/bpu1/wgt_reg[0][5], top1/BNNCore/bpug4/bpu1/wgt_reg[0][6], top1/BNNCore/bpug4/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu2/popcnt_add[6]_i_1__34 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu2/wgt_reg[0][0], top1/BNNCore/bpug4/bpu2/wgt_reg[0][1], top1/BNNCore/bpug4/bpu2/wgt_reg[0][2], top1/BNNCore/bpug4/bpu2/wgt_reg[0][3], top1/BNNCore/bpug4/bpu2/wgt_reg[0][4], top1/BNNCore/bpug4/bpu2/wgt_reg[0][5], top1/BNNCore/bpug4/bpu2/wgt_reg[0][6], top1/BNNCore/bpug4/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu3/popcnt_add[6]_i_1__35 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu3/wgt_reg[0][0], top1/BNNCore/bpug4/bpu3/wgt_reg[0][1], top1/BNNCore/bpug4/bpu3/wgt_reg[0][2], top1/BNNCore/bpug4/bpu3/wgt_reg[0][3], top1/BNNCore/bpug4/bpu3/wgt_reg[0][4], top1/BNNCore/bpug4/bpu3/wgt_reg[0][5], top1/BNNCore/bpug4/bpu3/wgt_reg[0][6], top1/BNNCore/bpug4/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu4/popcnt_add[6]_i_1__32 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu4/wgt_reg[0][0], top1/BNNCore/bpug4/bpu4/wgt_reg[0][1], top1/BNNCore/bpug4/bpu4/wgt_reg[0][2], top1/BNNCore/bpug4/bpu4/wgt_reg[0][3], top1/BNNCore/bpug4/bpu4/wgt_reg[0][4], top1/BNNCore/bpug4/bpu4/wgt_reg[0][5], top1/BNNCore/bpug4/bpu4/wgt_reg[0][6], top1/BNNCore/bpug4/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu5/popcnt_add[6]_i_1__36 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu5/wgt_reg[0][0], top1/BNNCore/bpug4/bpu5/wgt_reg[0][1], top1/BNNCore/bpug4/bpu5/wgt_reg[0][2], top1/BNNCore/bpug4/bpu5/wgt_reg[0][3], top1/BNNCore/bpug4/bpu5/wgt_reg[0][4], top1/BNNCore/bpug4/bpu5/wgt_reg[0][5], top1/BNNCore/bpug4/bpu5/wgt_reg[0][6], top1/BNNCore/bpug4/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu6/popcnt_add[6]_i_1__37 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu6/wgt_reg[0][0], top1/BNNCore/bpug4/bpu6/wgt_reg[0][1], top1/BNNCore/bpug4/bpu6/wgt_reg[0][2], top1/BNNCore/bpug4/bpu6/wgt_reg[0][3], top1/BNNCore/bpug4/bpu6/wgt_reg[0][4], top1/BNNCore/bpug4/bpu6/wgt_reg[0][5], top1/BNNCore/bpug4/bpu6/wgt_reg[0][6], top1/BNNCore/bpug4/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug4/bpu7/popcnt_add[6]_i_1__38 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug4/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug4/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug4/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug4/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug4/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug4/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug4/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug4/bpu7/wgt_reg[0][0], top1/BNNCore/bpug4/bpu7/wgt_reg[0][1], top1/BNNCore/bpug4/bpu7/wgt_reg[0][2], top1/BNNCore/bpug4/bpu7/wgt_reg[0][3], top1/BNNCore/bpug4/bpu7/wgt_reg[0][4], top1/BNNCore/bpug4/bpu7/wgt_reg[0][5], top1/BNNCore/bpug4/bpu7/wgt_reg[0][6], top1/BNNCore/bpug4/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu0/popcnt_add[6]_i_1__0 is driving clock pin of 184 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu0/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu0/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu0/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu0/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu0/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu0/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu0/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu0/wgt_reg[0][0], top1/BNNCore/bpug5/bpu0/wgt_reg[0][1], top1/BNNCore/bpug5/bpu0/wgt_reg[0][2], top1/BNNCore/bpug5/bpu0/wgt_reg[0][3], top1/BNNCore/bpug5/bpu0/wgt_reg[0][4], top1/BNNCore/bpug5/bpu0/wgt_reg[0][5], top1/BNNCore/bpug5/bpu0/wgt_reg[0][6], top1/BNNCore/bpug5/bpu0/wgt_reg[1][0]... and (the first 15 of 184 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu1/popcnt_add[6]_i_1__40 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu1/wgt_reg[0][0], top1/BNNCore/bpug5/bpu1/wgt_reg[0][1], top1/BNNCore/bpug5/bpu1/wgt_reg[0][2], top1/BNNCore/bpug5/bpu1/wgt_reg[0][3], top1/BNNCore/bpug5/bpu1/wgt_reg[0][4], top1/BNNCore/bpug5/bpu1/wgt_reg[0][5], top1/BNNCore/bpug5/bpu1/wgt_reg[0][6], top1/BNNCore/bpug5/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu2/popcnt_add[6]_i_1__41 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu2/wgt_reg[0][0], top1/BNNCore/bpug5/bpu2/wgt_reg[0][1], top1/BNNCore/bpug5/bpu2/wgt_reg[0][2], top1/BNNCore/bpug5/bpu2/wgt_reg[0][3], top1/BNNCore/bpug5/bpu2/wgt_reg[0][4], top1/BNNCore/bpug5/bpu2/wgt_reg[0][5], top1/BNNCore/bpug5/bpu2/wgt_reg[0][6], top1/BNNCore/bpug5/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu3/popcnt_add[6]_i_1__42 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu3/wgt_reg[0][0], top1/BNNCore/bpug5/bpu3/wgt_reg[0][1], top1/BNNCore/bpug5/bpu3/wgt_reg[0][2], top1/BNNCore/bpug5/bpu3/wgt_reg[0][3], top1/BNNCore/bpug5/bpu3/wgt_reg[0][4], top1/BNNCore/bpug5/bpu3/wgt_reg[0][5], top1/BNNCore/bpug5/bpu3/wgt_reg[0][6], top1/BNNCore/bpug5/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu4/popcnt_add[6]_i_1__39 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu4/wgt_reg[0][0], top1/BNNCore/bpug5/bpu4/wgt_reg[0][1], top1/BNNCore/bpug5/bpu4/wgt_reg[0][2], top1/BNNCore/bpug5/bpu4/wgt_reg[0][3], top1/BNNCore/bpug5/bpu4/wgt_reg[0][4], top1/BNNCore/bpug5/bpu4/wgt_reg[0][5], top1/BNNCore/bpug5/bpu4/wgt_reg[0][6], top1/BNNCore/bpug5/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu5/popcnt_add[6]_i_1__43 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu5/wgt_reg[0][0], top1/BNNCore/bpug5/bpu5/wgt_reg[0][1], top1/BNNCore/bpug5/bpu5/wgt_reg[0][2], top1/BNNCore/bpug5/bpu5/wgt_reg[0][3], top1/BNNCore/bpug5/bpu5/wgt_reg[0][4], top1/BNNCore/bpug5/bpu5/wgt_reg[0][5], top1/BNNCore/bpug5/bpu5/wgt_reg[0][6], top1/BNNCore/bpug5/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu6/popcnt_add[6]_i_1__44 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu6/wgt_reg[0][0], top1/BNNCore/bpug5/bpu6/wgt_reg[0][1], top1/BNNCore/bpug5/bpu6/wgt_reg[0][2], top1/BNNCore/bpug5/bpu6/wgt_reg[0][3], top1/BNNCore/bpug5/bpu6/wgt_reg[0][4], top1/BNNCore/bpug5/bpu6/wgt_reg[0][5], top1/BNNCore/bpug5/bpu6/wgt_reg[0][6], top1/BNNCore/bpug5/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug5/bpu7/popcnt_add[6]_i_1__45 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug5/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug5/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug5/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug5/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug5/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug5/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug5/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug5/bpu7/wgt_reg[0][0], top1/BNNCore/bpug5/bpu7/wgt_reg[0][1], top1/BNNCore/bpug5/bpu7/wgt_reg[0][2], top1/BNNCore/bpug5/bpu7/wgt_reg[0][3], top1/BNNCore/bpug5/bpu7/wgt_reg[0][4], top1/BNNCore/bpug5/bpu7/wgt_reg[0][5], top1/BNNCore/bpug5/bpu7/wgt_reg[0][6], top1/BNNCore/bpug5/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu1/popcnt_add[6]_i_1__47 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu1/wgt_reg[0][0], top1/BNNCore/bpug6/bpu1/wgt_reg[0][1], top1/BNNCore/bpug6/bpu1/wgt_reg[0][2], top1/BNNCore/bpug6/bpu1/wgt_reg[0][3], top1/BNNCore/bpug6/bpu1/wgt_reg[0][4], top1/BNNCore/bpug6/bpu1/wgt_reg[0][5], top1/BNNCore/bpug6/bpu1/wgt_reg[0][6], top1/BNNCore/bpug6/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu2/popcnt_add[6]_i_1__48 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu2/wgt_reg[0][0], top1/BNNCore/bpug6/bpu2/wgt_reg[0][1], top1/BNNCore/bpug6/bpu2/wgt_reg[0][2], top1/BNNCore/bpug6/bpu2/wgt_reg[0][3], top1/BNNCore/bpug6/bpu2/wgt_reg[0][4], top1/BNNCore/bpug6/bpu2/wgt_reg[0][5], top1/BNNCore/bpug6/bpu2/wgt_reg[0][6], top1/BNNCore/bpug6/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu3/popcnt_add[6]_i_1__49 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu3/wgt_reg[0][0], top1/BNNCore/bpug6/bpu3/wgt_reg[0][1], top1/BNNCore/bpug6/bpu3/wgt_reg[0][2], top1/BNNCore/bpug6/bpu3/wgt_reg[0][3], top1/BNNCore/bpug6/bpu3/wgt_reg[0][4], top1/BNNCore/bpug6/bpu3/wgt_reg[0][5], top1/BNNCore/bpug6/bpu3/wgt_reg[0][6], top1/BNNCore/bpug6/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu4/popcnt_add[6]_i_1__46 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu4/wgt_reg[0][0], top1/BNNCore/bpug6/bpu4/wgt_reg[0][1], top1/BNNCore/bpug6/bpu4/wgt_reg[0][2], top1/BNNCore/bpug6/bpu4/wgt_reg[0][3], top1/BNNCore/bpug6/bpu4/wgt_reg[0][4], top1/BNNCore/bpug6/bpu4/wgt_reg[0][5], top1/BNNCore/bpug6/bpu4/wgt_reg[0][6], top1/BNNCore/bpug6/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu5/popcnt_add[6]_i_1__50 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu5/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu5/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu5/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu5/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu5/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu5/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu5/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu5/wgt_reg[0][0], top1/BNNCore/bpug6/bpu5/wgt_reg[0][1], top1/BNNCore/bpug6/bpu5/wgt_reg[0][2], top1/BNNCore/bpug6/bpu5/wgt_reg[0][3], top1/BNNCore/bpug6/bpu5/wgt_reg[0][4], top1/BNNCore/bpug6/bpu5/wgt_reg[0][5], top1/BNNCore/bpug6/bpu5/wgt_reg[0][6], top1/BNNCore/bpug6/bpu5/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu6/popcnt_add[6]_i_1__51 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu6/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu6/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu6/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu6/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu6/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu6/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu6/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu6/wgt_reg[0][0], top1/BNNCore/bpug6/bpu6/wgt_reg[0][1], top1/BNNCore/bpug6/bpu6/wgt_reg[0][2], top1/BNNCore/bpug6/bpu6/wgt_reg[0][3], top1/BNNCore/bpug6/bpu6/wgt_reg[0][4], top1/BNNCore/bpug6/bpu6/wgt_reg[0][5], top1/BNNCore/bpug6/bpu6/wgt_reg[0][6], top1/BNNCore/bpug6/bpu6/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug6/bpu7/popcnt_add[6]_i_1__52 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug6/bpu7/popcnt_add_reg[0], top1/BNNCore/bpug6/bpu7/popcnt_add_reg[1], top1/BNNCore/bpug6/bpu7/popcnt_add_reg[2], top1/BNNCore/bpug6/bpu7/popcnt_add_reg[3], top1/BNNCore/bpug6/bpu7/popcnt_add_reg[4], top1/BNNCore/bpug6/bpu7/popcnt_add_reg[5], top1/BNNCore/bpug6/bpu7/popcnt_add_reg[6], top1/BNNCore/bpug6/bpu7/wgt_reg[0][0], top1/BNNCore/bpug6/bpu7/wgt_reg[0][1], top1/BNNCore/bpug6/bpu7/wgt_reg[0][2], top1/BNNCore/bpug6/bpu7/wgt_reg[0][3], top1/BNNCore/bpug6/bpu7/wgt_reg[0][4], top1/BNNCore/bpug6/bpu7/wgt_reg[0][5], top1/BNNCore/bpug6/bpu7/wgt_reg[0][6], top1/BNNCore/bpug6/bpu7/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug7/bpu1/popcnt_add[6]_i_1__54 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug7/bpu1/popcnt_add_reg[0], top1/BNNCore/bpug7/bpu1/popcnt_add_reg[1], top1/BNNCore/bpug7/bpu1/popcnt_add_reg[2], top1/BNNCore/bpug7/bpu1/popcnt_add_reg[3], top1/BNNCore/bpug7/bpu1/popcnt_add_reg[4], top1/BNNCore/bpug7/bpu1/popcnt_add_reg[5], top1/BNNCore/bpug7/bpu1/popcnt_add_reg[6], top1/BNNCore/bpug7/bpu1/wgt_reg[0][0], top1/BNNCore/bpug7/bpu1/wgt_reg[0][1], top1/BNNCore/bpug7/bpu1/wgt_reg[0][2], top1/BNNCore/bpug7/bpu1/wgt_reg[0][3], top1/BNNCore/bpug7/bpu1/wgt_reg[0][4], top1/BNNCore/bpug7/bpu1/wgt_reg[0][5], top1/BNNCore/bpug7/bpu1/wgt_reg[0][6], top1/BNNCore/bpug7/bpu1/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug7/bpu2/popcnt_add[6]_i_1__55 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug7/bpu2/popcnt_add_reg[0], top1/BNNCore/bpug7/bpu2/popcnt_add_reg[1], top1/BNNCore/bpug7/bpu2/popcnt_add_reg[2], top1/BNNCore/bpug7/bpu2/popcnt_add_reg[3], top1/BNNCore/bpug7/bpu2/popcnt_add_reg[4], top1/BNNCore/bpug7/bpu2/popcnt_add_reg[5], top1/BNNCore/bpug7/bpu2/popcnt_add_reg[6], top1/BNNCore/bpug7/bpu2/wgt_reg[0][0], top1/BNNCore/bpug7/bpu2/wgt_reg[0][1], top1/BNNCore/bpug7/bpu2/wgt_reg[0][2], top1/BNNCore/bpug7/bpu2/wgt_reg[0][3], top1/BNNCore/bpug7/bpu2/wgt_reg[0][4], top1/BNNCore/bpug7/bpu2/wgt_reg[0][5], top1/BNNCore/bpug7/bpu2/wgt_reg[0][6], top1/BNNCore/bpug7/bpu2/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug7/bpu3/popcnt_add[6]_i_1__56 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug7/bpu3/popcnt_add_reg[0], top1/BNNCore/bpug7/bpu3/popcnt_add_reg[1], top1/BNNCore/bpug7/bpu3/popcnt_add_reg[2], top1/BNNCore/bpug7/bpu3/popcnt_add_reg[3], top1/BNNCore/bpug7/bpu3/popcnt_add_reg[4], top1/BNNCore/bpug7/bpu3/popcnt_add_reg[5], top1/BNNCore/bpug7/bpu3/popcnt_add_reg[6], top1/BNNCore/bpug7/bpu3/wgt_reg[0][0], top1/BNNCore/bpug7/bpu3/wgt_reg[0][1], top1/BNNCore/bpug7/bpu3/wgt_reg[0][2], top1/BNNCore/bpug7/bpu3/wgt_reg[0][3], top1/BNNCore/bpug7/bpu3/wgt_reg[0][4], top1/BNNCore/bpug7/bpu3/wgt_reg[0][5], top1/BNNCore/bpug7/bpu3/wgt_reg[0][6], top1/BNNCore/bpug7/bpu3/wgt_reg[1][0]... and (the first 15 of 56 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top1/BNNCore/bpug7/bpu4/popcnt_add[6]_i_1__53 is driving clock pin of 56 cells. This could lead to large hold time violations. Involved cells are:
top1/BNNCore/bpug7/bpu4/popcnt_add_reg[0], top1/BNNCore/bpug7/bpu4/popcnt_add_reg[1], top1/BNNCore/bpug7/bpu4/popcnt_add_reg[2], top1/BNNCore/bpug7/bpu4/popcnt_add_reg[3], top1/BNNCore/bpug7/bpu4/popcnt_add_reg[4], top1/BNNCore/bpug7/bpu4/popcnt_add_reg[5], top1/BNNCore/bpug7/bpu4/popcnt_add_reg[6], top1/BNNCore/bpug7/bpu4/wgt_reg[0][0], top1/BNNCore/bpug7/bpu4/wgt_reg[0][1], top1/BNNCore/bpug7/bpu4/wgt_reg[0][2], top1/BNNCore/bpug7/bpu4/wgt_reg[0][3], top1/BNNCore/bpug7/bpu4/wgt_reg[0][4], top1/BNNCore/bpug7/bpu4/wgt_reg[0][5], top1/BNNCore/bpug7/bpu4/wgt_reg[0][6], top1/BNNCore/bpug7/bpu4/wgt_reg[1][0]... and (the first 15 of 56 listed)
INFO: [Common 17-14] Message 'DRC PLHOLDVIO-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 235 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./INPUTDATA.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.


INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 302 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2519.828 ; gain = 428.684
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 19:53:02 2021...
