// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_mul_32sbkb.h"
#include "matrixmul_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 14,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct matrixmul : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* matrixmul_AXILiteS_s_axi_U;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U1;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U2;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U3;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U4;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U5;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U6;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U7;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U8;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U9;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U10;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U11;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U12;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U13;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U14;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U15;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U16;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U17;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U18;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U19;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U20;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U21;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U22;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U23;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U24;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U25;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U26;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U27;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U28;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U29;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U30;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U31;
    matrixmul_mul_32sbkb<1,5,32,32,32>* matrixmul_mul_32sbkb_U32;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<5> > A_address0;
    sc_signal< sc_logic > A_ce0;
    sc_signal< sc_lv<1024> > A_q0;
    sc_signal< sc_lv<5> > B_address0;
    sc_signal< sc_logic > B_ce0;
    sc_signal< sc_lv<1024> > B_q0;
    sc_signal< sc_lv<10> > AB_address0;
    sc_signal< sc_logic > AB_ce0;
    sc_signal< sc_logic > AB_we0;
    sc_signal< sc_lv<11> > indvar_flatten_reg_233;
    sc_signal< sc_lv<6> > i_0_reg_244;
    sc_signal< sc_lv<6> > j_0_reg_255;
    sc_signal< sc_lv<1> > icmp_ln10_fu_266_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1235_pp0_iter12_reg;
    sc_signal< sc_lv<11> > add_ln10_fu_272_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > select_ln16_fu_290_p3;
    sc_signal< sc_lv<6> > select_ln16_reg_1244;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter4_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter5_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter6_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter7_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter8_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter9_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter10_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter11_reg;
    sc_signal< sc_lv<6> > select_ln16_reg_1244_pp0_iter12_reg;
    sc_signal< sc_lv<6> > select_ln16_1_fu_298_p3;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter4_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter5_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter6_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter7_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter8_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter9_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter10_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter11_reg;
    sc_signal< sc_lv<6> > select_ln16_1_reg_1250_pp0_iter12_reg;
    sc_signal< sc_lv<6> > j_fu_306_p2;
    sc_signal< sc_lv<32> > trunc_ln16_fu_320_p1;
    sc_signal< sc_lv<32> > trunc_ln16_reg_1272;
    sc_signal< sc_lv<32> > trunc_ln16_1_fu_324_p1;
    sc_signal< sc_lv<32> > trunc_ln16_1_reg_1277;
    sc_signal< sc_lv<32> > tmp_4_reg_1282;
    sc_signal< sc_lv<32> > tmp_5_reg_1287;
    sc_signal< sc_lv<32> > tmp_6_reg_1292;
    sc_signal< sc_lv<32> > tmp_7_reg_1297;
    sc_signal< sc_lv<32> > tmp_8_reg_1302;
    sc_signal< sc_lv<32> > tmp_9_reg_1307;
    sc_signal< sc_lv<32> > tmp_s_reg_1312;
    sc_signal< sc_lv<32> > tmp_2_reg_1317;
    sc_signal< sc_lv<32> > tmp_3_reg_1322;
    sc_signal< sc_lv<32> > tmp_10_reg_1327;
    sc_signal< sc_lv<32> > tmp_11_reg_1332;
    sc_signal< sc_lv<32> > tmp_12_reg_1337;
    sc_signal< sc_lv<32> > tmp_13_reg_1342;
    sc_signal< sc_lv<32> > tmp_14_reg_1347;
    sc_signal< sc_lv<32> > tmp_15_reg_1352;
    sc_signal< sc_lv<32> > tmp_16_reg_1357;
    sc_signal< sc_lv<32> > tmp_17_reg_1362;
    sc_signal< sc_lv<32> > tmp_18_reg_1367;
    sc_signal< sc_lv<32> > tmp_19_reg_1372;
    sc_signal< sc_lv<32> > tmp_20_reg_1377;
    sc_signal< sc_lv<32> > tmp_21_reg_1382;
    sc_signal< sc_lv<32> > tmp_22_reg_1387;
    sc_signal< sc_lv<32> > tmp_23_reg_1392;
    sc_signal< sc_lv<32> > tmp_24_reg_1397;
    sc_signal< sc_lv<32> > tmp_25_reg_1402;
    sc_signal< sc_lv<32> > tmp_26_reg_1407;
    sc_signal< sc_lv<32> > tmp_27_reg_1412;
    sc_signal< sc_lv<32> > tmp_28_reg_1417;
    sc_signal< sc_lv<32> > tmp_29_reg_1422;
    sc_signal< sc_lv<32> > tmp_30_reg_1427;
    sc_signal< sc_lv<32> > tmp_31_reg_1432;
    sc_signal< sc_lv<32> > tmp_32_reg_1437;
    sc_signal< sc_lv<32> > tmp_33_reg_1442;
    sc_signal< sc_lv<32> > tmp_34_reg_1447;
    sc_signal< sc_lv<32> > tmp_35_reg_1452;
    sc_signal< sc_lv<32> > tmp_36_reg_1457;
    sc_signal< sc_lv<32> > tmp_37_reg_1462;
    sc_signal< sc_lv<32> > tmp_38_reg_1467;
    sc_signal< sc_lv<32> > tmp_39_reg_1472;
    sc_signal< sc_lv<32> > tmp_40_reg_1477;
    sc_signal< sc_lv<32> > tmp_41_reg_1482;
    sc_signal< sc_lv<32> > tmp_42_reg_1487;
    sc_signal< sc_lv<32> > tmp_43_reg_1492;
    sc_signal< sc_lv<32> > tmp_44_reg_1497;
    sc_signal< sc_lv<32> > tmp_45_reg_1502;
    sc_signal< sc_lv<32> > tmp_46_reg_1507;
    sc_signal< sc_lv<32> > tmp_47_reg_1512;
    sc_signal< sc_lv<32> > tmp_48_reg_1517;
    sc_signal< sc_lv<32> > tmp_49_reg_1522;
    sc_signal< sc_lv<32> > tmp_50_reg_1527;
    sc_signal< sc_lv<32> > tmp_51_reg_1532;
    sc_signal< sc_lv<32> > tmp_52_reg_1537;
    sc_signal< sc_lv<32> > tmp_53_reg_1542;
    sc_signal< sc_lv<32> > tmp_54_reg_1547;
    sc_signal< sc_lv<32> > tmp_55_reg_1552;
    sc_signal< sc_lv<32> > tmp_56_reg_1557;
    sc_signal< sc_lv<32> > tmp_57_reg_1562;
    sc_signal< sc_lv<32> > tmp_58_reg_1567;
    sc_signal< sc_lv<32> > tmp_59_reg_1572;
    sc_signal< sc_lv<32> > tmp_60_reg_1577;
    sc_signal< sc_lv<32> > tmp_61_reg_1582;
    sc_signal< sc_lv<32> > tmp_62_reg_1587;
    sc_signal< sc_lv<32> > grp_fu_948_p2;
    sc_signal< sc_lv<32> > mul_ln16_reg_1592;
    sc_signal< sc_lv<32> > grp_fu_952_p2;
    sc_signal< sc_lv<32> > mul_ln16_1_reg_1597;
    sc_signal< sc_lv<32> > grp_fu_956_p2;
    sc_signal< sc_lv<32> > mul_ln16_2_reg_1602;
    sc_signal< sc_lv<32> > mul_ln16_2_reg_1602_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_960_p2;
    sc_signal< sc_lv<32> > mul_ln16_3_reg_1607;
    sc_signal< sc_lv<32> > mul_ln16_3_reg_1607_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_964_p2;
    sc_signal< sc_lv<32> > mul_ln16_4_reg_1612;
    sc_signal< sc_lv<32> > grp_fu_968_p2;
    sc_signal< sc_lv<32> > mul_ln16_5_reg_1617;
    sc_signal< sc_lv<32> > grp_fu_972_p2;
    sc_signal< sc_lv<32> > mul_ln16_6_reg_1622;
    sc_signal< sc_lv<32> > grp_fu_976_p2;
    sc_signal< sc_lv<32> > mul_ln16_7_reg_1627;
    sc_signal< sc_lv<32> > grp_fu_980_p2;
    sc_signal< sc_lv<32> > mul_ln16_8_reg_1632;
    sc_signal< sc_lv<32> > grp_fu_984_p2;
    sc_signal< sc_lv<32> > mul_ln16_9_reg_1637;
    sc_signal< sc_lv<32> > grp_fu_988_p2;
    sc_signal< sc_lv<32> > mul_ln16_10_reg_1642;
    sc_signal< sc_lv<32> > mul_ln16_10_reg_1642_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_992_p2;
    sc_signal< sc_lv<32> > mul_ln16_11_reg_1647;
    sc_signal< sc_lv<32> > mul_ln16_11_reg_1647_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_996_p2;
    sc_signal< sc_lv<32> > mul_ln16_12_reg_1652;
    sc_signal< sc_lv<32> > grp_fu_1000_p2;
    sc_signal< sc_lv<32> > mul_ln16_13_reg_1657;
    sc_signal< sc_lv<32> > grp_fu_1004_p2;
    sc_signal< sc_lv<32> > mul_ln16_14_reg_1662;
    sc_signal< sc_lv<32> > mul_ln16_14_reg_1662_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_1008_p2;
    sc_signal< sc_lv<32> > mul_ln16_15_reg_1667;
    sc_signal< sc_lv<32> > mul_ln16_15_reg_1667_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_1012_p2;
    sc_signal< sc_lv<32> > mul_ln16_16_reg_1672;
    sc_signal< sc_lv<32> > grp_fu_1016_p2;
    sc_signal< sc_lv<32> > mul_ln16_17_reg_1677;
    sc_signal< sc_lv<32> > grp_fu_1020_p2;
    sc_signal< sc_lv<32> > mul_ln16_18_reg_1682;
    sc_signal< sc_lv<32> > mul_ln16_18_reg_1682_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_1024_p2;
    sc_signal< sc_lv<32> > mul_ln16_19_reg_1687;
    sc_signal< sc_lv<32> > mul_ln16_19_reg_1687_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_1028_p2;
    sc_signal< sc_lv<32> > mul_ln16_20_reg_1692;
    sc_signal< sc_lv<32> > grp_fu_1032_p2;
    sc_signal< sc_lv<32> > mul_ln16_21_reg_1697;
    sc_signal< sc_lv<32> > grp_fu_1036_p2;
    sc_signal< sc_lv<32> > mul_ln16_22_reg_1702;
    sc_signal< sc_lv<32> > grp_fu_1040_p2;
    sc_signal< sc_lv<32> > mul_ln16_23_reg_1707;
    sc_signal< sc_lv<32> > grp_fu_1044_p2;
    sc_signal< sc_lv<32> > mul_ln16_24_reg_1712;
    sc_signal< sc_lv<32> > grp_fu_1048_p2;
    sc_signal< sc_lv<32> > mul_ln16_25_reg_1717;
    sc_signal< sc_lv<32> > grp_fu_1052_p2;
    sc_signal< sc_lv<32> > mul_ln16_26_reg_1722;
    sc_signal< sc_lv<32> > mul_ln16_26_reg_1722_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_1056_p2;
    sc_signal< sc_lv<32> > mul_ln16_27_reg_1727;
    sc_signal< sc_lv<32> > mul_ln16_27_reg_1727_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_1060_p2;
    sc_signal< sc_lv<32> > mul_ln16_28_reg_1732;
    sc_signal< sc_lv<32> > grp_fu_1064_p2;
    sc_signal< sc_lv<32> > mul_ln16_29_reg_1737;
    sc_signal< sc_lv<32> > grp_fu_1068_p2;
    sc_signal< sc_lv<32> > mul_ln16_30_reg_1742;
    sc_signal< sc_lv<32> > grp_fu_1072_p2;
    sc_signal< sc_lv<32> > mul_ln16_31_reg_1747;
    sc_signal< sc_lv<32> > add_ln16_fu_1076_p2;
    sc_signal< sc_lv<32> > add_ln16_reg_1752;
    sc_signal< sc_lv<32> > add_ln16_3_fu_1080_p2;
    sc_signal< sc_lv<32> > add_ln16_3_reg_1757;
    sc_signal< sc_lv<32> > add_ln16_3_reg_1757_pp0_iter9_reg;
    sc_signal< sc_lv<32> > add_ln16_4_fu_1084_p2;
    sc_signal< sc_lv<32> > add_ln16_4_reg_1762;
    sc_signal< sc_lv<32> > add_ln16_4_reg_1762_pp0_iter9_reg;
    sc_signal< sc_lv<32> > add_ln16_7_fu_1088_p2;
    sc_signal< sc_lv<32> > add_ln16_7_reg_1767;
    sc_signal< sc_lv<32> > add_ln16_10_fu_1092_p2;
    sc_signal< sc_lv<32> > add_ln16_10_reg_1772;
    sc_signal< sc_lv<32> > add_ln16_15_fu_1096_p2;
    sc_signal< sc_lv<32> > add_ln16_15_reg_1777;
    sc_signal< sc_lv<32> > add_ln16_18_fu_1100_p2;
    sc_signal< sc_lv<32> > add_ln16_18_reg_1782;
    sc_signal< sc_lv<32> > add_ln16_18_reg_1782_pp0_iter9_reg;
    sc_signal< sc_lv<32> > add_ln16_19_fu_1104_p2;
    sc_signal< sc_lv<32> > add_ln16_19_reg_1787;
    sc_signal< sc_lv<32> > add_ln16_19_reg_1787_pp0_iter9_reg;
    sc_signal< sc_lv<32> > add_ln16_22_fu_1108_p2;
    sc_signal< sc_lv<32> > add_ln16_22_reg_1792;
    sc_signal< sc_lv<32> > add_ln16_25_fu_1112_p2;
    sc_signal< sc_lv<32> > add_ln16_25_reg_1797;
    sc_signal< sc_lv<32> > add_ln16_25_reg_1797_pp0_iter9_reg;
    sc_signal< sc_lv<32> > add_ln16_26_fu_1116_p2;
    sc_signal< sc_lv<32> > add_ln16_26_reg_1802;
    sc_signal< sc_lv<32> > add_ln16_26_reg_1802_pp0_iter9_reg;
    sc_signal< sc_lv<32> > add_ln16_2_fu_1124_p2;
    sc_signal< sc_lv<32> > add_ln16_2_reg_1807;
    sc_signal< sc_lv<32> > add_ln16_9_fu_1133_p2;
    sc_signal< sc_lv<32> > add_ln16_9_reg_1812;
    sc_signal< sc_lv<32> > add_ln16_9_reg_1812_pp0_iter10_reg;
    sc_signal< sc_lv<32> > add_ln16_12_fu_1142_p2;
    sc_signal< sc_lv<32> > add_ln16_12_reg_1817;
    sc_signal< sc_lv<32> > add_ln16_12_reg_1817_pp0_iter10_reg;
    sc_signal< sc_lv<32> > add_ln16_17_fu_1151_p2;
    sc_signal< sc_lv<32> > add_ln16_17_reg_1822;
    sc_signal< sc_lv<32> > add_ln16_24_fu_1160_p2;
    sc_signal< sc_lv<32> > add_ln16_24_reg_1827;
    sc_signal< sc_lv<32> > add_ln16_6_fu_1169_p2;
    sc_signal< sc_lv<32> > add_ln16_6_reg_1832;
    sc_signal< sc_lv<32> > add_ln16_21_fu_1178_p2;
    sc_signal< sc_lv<32> > add_ln16_21_reg_1837;
    sc_signal< sc_lv<32> > add_ln16_21_reg_1837_pp0_iter11_reg;
    sc_signal< sc_lv<32> > add_ln16_28_fu_1187_p2;
    sc_signal< sc_lv<32> > add_ln16_28_reg_1842;
    sc_signal< sc_lv<32> > add_ln16_28_reg_1842_pp0_iter11_reg;
    sc_signal< sc_lv<32> > add_ln16_14_fu_1196_p2;
    sc_signal< sc_lv<32> > add_ln16_14_reg_1847;
    sc_signal< sc_lv<32> > add_ln16_30_fu_1205_p2;
    sc_signal< sc_lv<32> > add_ln16_30_reg_1852;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_phi_fu_248_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln16_fu_312_p1;
    sc_signal< sc_lv<64> > zext_ln16_1_fu_316_p1;
    sc_signal< sc_lv<64> > zext_ln18_1_fu_1230_p1;
    sc_signal< sc_lv<1> > icmp_ln11_fu_284_p2;
    sc_signal< sc_lv<6> > i_fu_278_p2;
    sc_signal< sc_lv<32> > add_ln16_1_fu_1120_p2;
    sc_signal< sc_lv<32> > add_ln16_8_fu_1129_p2;
    sc_signal< sc_lv<32> > add_ln16_11_fu_1138_p2;
    sc_signal< sc_lv<32> > add_ln16_16_fu_1147_p2;
    sc_signal< sc_lv<32> > add_ln16_23_fu_1156_p2;
    sc_signal< sc_lv<32> > add_ln16_5_fu_1165_p2;
    sc_signal< sc_lv<32> > add_ln16_20_fu_1174_p2;
    sc_signal< sc_lv<32> > add_ln16_27_fu_1183_p2;
    sc_signal< sc_lv<32> > add_ln16_13_fu_1192_p2;
    sc_signal< sc_lv<32> > add_ln16_29_fu_1201_p2;
    sc_signal< sc_lv<11> > tmp_fu_1210_p3;
    sc_signal< sc_lv<12> > zext_ln11_fu_1217_p1;
    sc_signal< sc_lv<12> > zext_ln18_fu_1221_p1;
    sc_signal< sc_lv<12> > add_ln18_fu_1224_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_21F;
    static const sc_lv<32> ap_const_lv32_220;
    static const sc_lv<32> ap_const_lv32_23F;
    static const sc_lv<32> ap_const_lv32_240;
    static const sc_lv<32> ap_const_lv32_25F;
    static const sc_lv<32> ap_const_lv32_260;
    static const sc_lv<32> ap_const_lv32_27F;
    static const sc_lv<32> ap_const_lv32_280;
    static const sc_lv<32> ap_const_lv32_29F;
    static const sc_lv<32> ap_const_lv32_2A0;
    static const sc_lv<32> ap_const_lv32_2BF;
    static const sc_lv<32> ap_const_lv32_2C0;
    static const sc_lv<32> ap_const_lv32_2DF;
    static const sc_lv<32> ap_const_lv32_2E0;
    static const sc_lv<32> ap_const_lv32_2FF;
    static const sc_lv<32> ap_const_lv32_300;
    static const sc_lv<32> ap_const_lv32_31F;
    static const sc_lv<32> ap_const_lv32_320;
    static const sc_lv<32> ap_const_lv32_33F;
    static const sc_lv<32> ap_const_lv32_340;
    static const sc_lv<32> ap_const_lv32_35F;
    static const sc_lv<32> ap_const_lv32_360;
    static const sc_lv<32> ap_const_lv32_37F;
    static const sc_lv<32> ap_const_lv32_380;
    static const sc_lv<32> ap_const_lv32_39F;
    static const sc_lv<32> ap_const_lv32_3A0;
    static const sc_lv<32> ap_const_lv32_3BF;
    static const sc_lv<32> ap_const_lv32_3C0;
    static const sc_lv<32> ap_const_lv32_3DF;
    static const sc_lv<32> ap_const_lv32_3E0;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AB_address0();
    void thread_AB_ce0();
    void thread_AB_we0();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_address0();
    void thread_B_ce0();
    void thread_add_ln10_fu_272_p2();
    void thread_add_ln16_10_fu_1092_p2();
    void thread_add_ln16_11_fu_1138_p2();
    void thread_add_ln16_12_fu_1142_p2();
    void thread_add_ln16_13_fu_1192_p2();
    void thread_add_ln16_14_fu_1196_p2();
    void thread_add_ln16_15_fu_1096_p2();
    void thread_add_ln16_16_fu_1147_p2();
    void thread_add_ln16_17_fu_1151_p2();
    void thread_add_ln16_18_fu_1100_p2();
    void thread_add_ln16_19_fu_1104_p2();
    void thread_add_ln16_1_fu_1120_p2();
    void thread_add_ln16_20_fu_1174_p2();
    void thread_add_ln16_21_fu_1178_p2();
    void thread_add_ln16_22_fu_1108_p2();
    void thread_add_ln16_23_fu_1156_p2();
    void thread_add_ln16_24_fu_1160_p2();
    void thread_add_ln16_25_fu_1112_p2();
    void thread_add_ln16_26_fu_1116_p2();
    void thread_add_ln16_27_fu_1183_p2();
    void thread_add_ln16_28_fu_1187_p2();
    void thread_add_ln16_29_fu_1201_p2();
    void thread_add_ln16_2_fu_1124_p2();
    void thread_add_ln16_30_fu_1205_p2();
    void thread_add_ln16_3_fu_1080_p2();
    void thread_add_ln16_4_fu_1084_p2();
    void thread_add_ln16_5_fu_1165_p2();
    void thread_add_ln16_6_fu_1169_p2();
    void thread_add_ln16_7_fu_1088_p2();
    void thread_add_ln16_8_fu_1129_p2();
    void thread_add_ln16_9_fu_1133_p2();
    void thread_add_ln16_fu_1076_p2();
    void thread_add_ln18_fu_1224_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state16();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_248_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_i_fu_278_p2();
    void thread_icmp_ln10_fu_266_p2();
    void thread_icmp_ln11_fu_284_p2();
    void thread_j_fu_306_p2();
    void thread_select_ln16_1_fu_298_p3();
    void thread_select_ln16_fu_290_p3();
    void thread_tmp_fu_1210_p3();
    void thread_trunc_ln16_1_fu_324_p1();
    void thread_trunc_ln16_fu_320_p1();
    void thread_zext_ln11_fu_1217_p1();
    void thread_zext_ln16_1_fu_316_p1();
    void thread_zext_ln16_fu_312_p1();
    void thread_zext_ln18_1_fu_1230_p1();
    void thread_zext_ln18_fu_1221_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
