Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 28 15:21:22 2022
| Host         : DESKTOP-0KTBA50 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Top_control_sets_placed.rpt
| Design       : Top_Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              57 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             829 |          325 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                    Enable Signal                                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/max_buf_current[14]_i_1_n_0                            | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/max_buf_current[6]_i_1_n_0                             | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/max_buf_current[10]_i_1_n_0                            | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/max_buf_current[2]_i_1_n_0                             | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/max_value_next                                         | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/valid_pooling_next                                     | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE1_DABIN_inst/E[0]                       | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_3_next                        | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_1_current[3]_i_1_n_0          | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_2_next                        | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_next                        | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin                                    | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/v_cnt_next                                             | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | TOP_Initialize_inst/valid_data_k_FC2                                               | rst_IBUF         |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/Accumulator_DABIN_inst/valid_ofmap_current_reg_0            | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/Psum_current[7]_i_1__1_n_0 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE1_DABIN_inst/Psum_current[7]_i_1__2_n_0 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE2_DABIN_inst/Psum_current[7]_i_1_n_0    | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/Psum_current[7]_i_1__0_n_0 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/Controller_inst_dabin/E[0]                                  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                                                    | rst_IBUF         |               19 |             57 |         3.00 |
|  clk_IBUF_BUFG | TOP_Initialize_inst/E[0]                                                           | rst_IBUF         |               13 |             64 |         4.92 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_next         | rst_IBUF         |               48 |             64 |         1.33 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE1_DABIN_inst/ifmap_shifter_next         | rst_IBUF         |               49 |             64 |         1.31 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE2_DABIN_inst/ifmap_shifter_next         | rst_IBUF         |               45 |             64 |         1.42 |
|  clk_IBUF_BUFG | inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_next         | rst_IBUF         |               43 |             64 |         1.49 |
|  clk_IBUF_BUFG | TOP_Initialize_inst/valid_data_k_FC1                                               | rst_IBUF         |               48 |            192 |         4.00 |
|  clk_IBUF_BUFG | inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg_2[0]                         | rst_IBUF         |               39 |            216 |         5.54 |
|  clk_IBUF_BUFG |                                                                                    |                  |               64 |            256 |         4.00 |
+----------------+------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


