The following files were generated for 'my_divider' in directory
E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * my_divider.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * my_divider.ngc
   * my_divider.vhd
   * my_divider.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * my_divider.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * my_divider.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * my_divider.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * my_divider_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * my_divider.gise
   * my_divider.xise

Deliver Readme:
   Readme file for the IP.

   * my_divider_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * my_divider_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

