{
  "architecture": "gfx950",
  "version": "1.0",
  "timestamp": "2025-11-05T07:05:19.487897+00:00",
  "instructions": {
    "v_add_u32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer add, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_sub_u32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer subtract, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mul_lo_u32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer multiply low, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mul_hi_u32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer multiply high, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_add_f32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Float32 add, 4-cycle latency, full-rate",
      "stddev_latency": 0.0
    },
    "v_sub_f32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Float32 subtract, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mul_f32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Float32 multiply, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_fma_f32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Float32 FMA, 4-cycle latency, full-rate",
      "stddev_latency": 0.0
    },
    "v_and_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Bitwise AND, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_or_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Bitwise OR, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_xor_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Bitwise XOR, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_lshlrev_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Left shift, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_lshrrev_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Logical right shift, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_ashrrev_i32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Arithmetic right shift, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mov_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Move, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_cndmask_b32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Conditional mask, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_cmp_eq_u32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer compare equal, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_cmp_lt_i32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer compare less than, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "v_cmp_gt_i32": {
      "latency_cycles": 4.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Integer compare greater than, 4-cycle latency",
      "stddev_latency": 0.0
    },
    "s_add_u32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar add, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_sub_u32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar subtract, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_mul_i32": {
      "latency_cycles": 2.0,
      "throughput_ops_per_cycle": 0.25,
      "measurement_source": "isa_manual",
      "notes": "Scalar multiply, 2-cycle latency",
      "stddev_latency": 0.0
    },
    "s_and_b32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar AND, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_or_b32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar OR, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_lshl_b32": {
      "latency_cycles": 2.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "isa_manual",
      "notes": "Scalar left shift, 2-cycle latency",
      "stddev_latency": 0.0
    },
    "s_mov_b32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar move, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "buffer_load_dword": {
      "latency_cycles": 80.0,
      "throughput_ops_per_cycle": 0.0125,
      "measurement_source": "estimated",
      "notes": "4B load, ~80 cycles uncached",
      "stddev_latency": 0.0
    },
    "buffer_load_dwordx2": {
      "latency_cycles": 80.0,
      "throughput_ops_per_cycle": 0.0125,
      "measurement_source": "estimated",
      "notes": "8B load, ~80 cycles uncached",
      "stddev_latency": 0.0
    },
    "buffer_load_dwordx4": {
      "latency_cycles": 80.0,
      "throughput_ops_per_cycle": 0.0125,
      "measurement_source": "estimated",
      "notes": "16B load, ~80 cycles uncached",
      "stddev_latency": 0.0
    },
    "buffer_store_dword": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "4B store, ~40 cycles",
      "stddev_latency": 0.0
    },
    "buffer_store_dwordx2": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "8B store, ~40 cycles",
      "stddev_latency": 0.0
    },
    "buffer_store_dwordx4": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "16B store, ~40 cycles",
      "stddev_latency": 0.0
    },
    "global_load_dword": {
      "latency_cycles": 80.0,
      "throughput_ops_per_cycle": 0.0125,
      "measurement_source": "estimated",
      "notes": "Global 4B load, ~80 cycles",
      "stddev_latency": 0.0
    },
    "global_load_dwordx2": {
      "latency_cycles": 80.0,
      "throughput_ops_per_cycle": 0.0125,
      "measurement_source": "estimated",
      "notes": "Global 8B load, ~80 cycles",
      "stddev_latency": 0.0
    },
    "global_load_dwordx4": {
      "latency_cycles": 80.0,
      "throughput_ops_per_cycle": 0.0125,
      "measurement_source": "estimated",
      "notes": "Global 16B load, ~80 cycles",
      "stddev_latency": 0.0
    },
    "global_store_dword": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "Global 4B store, ~40 cycles",
      "stddev_latency": 0.0
    },
    "global_store_dwordx2": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "Global 8B store, ~40 cycles",
      "stddev_latency": 0.0
    },
    "global_store_dwordx4": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "Global 16B store, ~40 cycles",
      "stddev_latency": 0.0
    },
    "ds_read_b32": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "LDS 4B read, ~20 cycles",
      "stddev_latency": 0.0
    },
    "ds_read_b64": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "LDS 8B read, ~20 cycles",
      "stddev_latency": 0.0
    },
    "ds_read_b128": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "LDS 16B read, ~20 cycles",
      "stddev_latency": 0.0
    },
    "ds_write_b32": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "LDS 4B write, ~20 cycles",
      "stddev_latency": 0.0
    },
    "ds_write_b64": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "LDS 8B write, ~20 cycles",
      "stddev_latency": 0.0
    },
    "ds_write_b128": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "LDS 16B write, ~20 cycles",
      "stddev_latency": 0.0
    },
    "v_mfma_f32_16x16x16_f16": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "16x16x16 MFMA f16->f32, 8-cycle latency, issue every 8 cycles",
      "stddev_latency": 0.0
    },
    "v_mfma_f32_16x16x16_bf16": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "16x16x16 MFMA bf16->f32, 8-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mfma_f32_32x32x8_f16": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "32x32x8 MFMA f16->f32, 8-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mfma_f32_32x32x8_bf16": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "32x32x8 MFMA bf16->f32, 8-cycle latency",
      "stddev_latency": 0.0
    },
    "v_mfma_f32_4x4x4_f16": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "4x4x4 MFMA f16->f32, 8-cycle latency",
      "stddev_latency": 0.0
    },
    "s_load_dword": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "Scalar 4B load, ~40 cycles",
      "stddev_latency": 0.0
    },
    "s_load_dwordx2": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "Scalar 8B load, ~40 cycles",
      "stddev_latency": 0.0
    },
    "s_load_dwordx4": {
      "latency_cycles": 40.0,
      "throughput_ops_per_cycle": 0.025,
      "measurement_source": "estimated",
      "notes": "Scalar 16B load, ~40 cycles",
      "stddev_latency": 0.0
    },
    "s_waitcnt": {
      "latency_cycles": 0.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "estimated",
      "notes": "Wait for counters, variable latency",
      "stddev_latency": 0.0
    },
    "s_barrier": {
      "latency_cycles": 100.0,
      "throughput_ops_per_cycle": 0.01,
      "measurement_source": "estimated",
      "notes": "Workgroup barrier, ~100+ cycles",
      "stddev_latency": 0.0
    },
    "s_nop": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "estimated",
      "notes": "No operation, 1-cycle latency",
      "stddev_latency": 0.0
    },
    "s_memrealtime": {
      "latency_cycles": 20.0,
      "throughput_ops_per_cycle": 0.05,
      "measurement_source": "estimated",
      "notes": "Read memory realtime counter, ~20 cycles",
      "stddev_latency": 0.0
    },
    "v_accvgpr_read_b32": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "Read AGPR to VGPR, 8-cycle latency",
      "stddev_latency": 0.0
    },
    "v_accvgpr_write_b32": {
      "latency_cycles": 8.0,
      "throughput_ops_per_cycle": 0.125,
      "measurement_source": "isa_manual",
      "notes": "Write VGPR to AGPR, 8-cycle latency",
      "stddev_latency": 0.0
    },
    "mfma_to_agpr_read": {
      "latency_cycles": 6.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Minimum wait between MFMA issue and v_accvgpr_read_b32. LLVM-validated value. AGPRs can be read ~2 cycles before full MFMA completion due to pipeline overlap.",
      "stddev_latency": 0.0
    },
    "s_movk_i32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar move 16-bit constant, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_cmp_eq_u32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar compare equal, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_cmp_lt_u32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar compare less than, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_addc_u32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar add with carry, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    },
    "s_subb_u32": {
      "latency_cycles": 1.0,
      "throughput_ops_per_cycle": 1.0,
      "measurement_source": "llvm_codegen",
      "notes": "Scalar subtract with borrow, 1-cycle latency (LLVM codegen)",
      "stddev_latency": 0.0
    }
  },
  "instruction_classes": {}
}
