// Seed: 1688709239
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  assign id_4 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input tri1 id_7,
    output uwire id_8
);
  assign id_1 = id_0;
  wire id_10;
  wire id_11;
  logic [-1 : 1  > ""] id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
