{
  "module_name": "rohm-bd718x7.h",
  "hash_id": "7a8ec43b622a2e20ce465eb3a5fb87b2cba547d7ed744783bc8cff561e9a8e0b",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rohm-bd718x7.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_BD718XX_H__\n#define __LINUX_MFD_BD718XX_H__\n\n#include <linux/mfd/rohm-generic.h>\n#include <linux/regmap.h>\n\nenum {\n\tBD718XX_BUCK1 = 0,\n\tBD718XX_BUCK2,\n\tBD718XX_BUCK3,\n\tBD718XX_BUCK4,\n\tBD718XX_BUCK5,\n\tBD718XX_BUCK6,\n\tBD718XX_BUCK7,\n\tBD718XX_BUCK8,\n\tBD718XX_LDO1,\n\tBD718XX_LDO2,\n\tBD718XX_LDO3,\n\tBD718XX_LDO4,\n\tBD718XX_LDO5,\n\tBD718XX_LDO6,\n\tBD718XX_LDO7,\n\tBD718XX_REGULATOR_AMOUNT,\n};\n\n \n#define BD718XX_DVS_BUCK_VOLTAGE_NUM\t\t0x3D\n#define BD718XX_4TH_NODVS_BUCK_VOLTAGE_NUM\t0x3D\n\n#define BD718XX_LDO1_VOLTAGE_NUM\t0x08\n#define BD718XX_LDO2_VOLTAGE_NUM\t0x02\n#define BD718XX_LDO3_VOLTAGE_NUM\t0x10\n#define BD718XX_LDO4_VOLTAGE_NUM\t0x0A\n#define BD718XX_LDO6_VOLTAGE_NUM\t0x0A\n\n \n#define BD71837_BUCK5_VOLTAGE_NUM\t0x10\n#define BD71837_BUCK6_VOLTAGE_NUM\t0x04\n#define BD71837_BUCK7_VOLTAGE_NUM\t0x08\n#define BD71837_LDO5_VOLTAGE_NUM\t0x10\n#define BD71837_LDO7_VOLTAGE_NUM\t0x10\n\n \n#define BD71847_BUCK3_VOLTAGE_NUM\t0x18\n#define BD71847_BUCK4_VOLTAGE_NUM\t0x08\n#define BD71847_LDO5_VOLTAGE_NUM\t0x20\n\n \nenum {\n\tBD71837_REG_BUCK3_CTRL =\t0x07,\n\tBD71837_REG_BUCK4_CTRL =\t0x08,\n\tBD71837_REG_BUCK3_VOLT_RUN =\t0x12,\n\tBD71837_REG_BUCK4_VOLT_RUN =\t0x13,\n\tBD71837_REG_LDO7_VOLT =\t\t0x1E,\n};\n\n \nenum {\n\tBD718XX_REG_REV =\t\t\t0x00,\n\tBD718XX_REG_SWRESET =\t\t\t0x01,\n\tBD718XX_REG_I2C_DEV =\t\t\t0x02,\n\tBD718XX_REG_PWRCTRL0 =\t\t\t0x03,\n\tBD718XX_REG_PWRCTRL1 =\t\t\t0x04,\n\tBD718XX_REG_BUCK1_CTRL =\t\t0x05,\n\tBD718XX_REG_BUCK2_CTRL =\t\t0x06,\n\tBD718XX_REG_1ST_NODVS_BUCK_CTRL =\t0x09,\n\tBD718XX_REG_2ND_NODVS_BUCK_CTRL =\t0x0A,\n\tBD718XX_REG_3RD_NODVS_BUCK_CTRL =\t0x0B,\n\tBD718XX_REG_4TH_NODVS_BUCK_CTRL =\t0x0C,\n\tBD718XX_REG_BUCK1_VOLT_RUN =\t\t0x0D,\n\tBD718XX_REG_BUCK1_VOLT_IDLE =\t\t0x0E,\n\tBD718XX_REG_BUCK1_VOLT_SUSP =\t\t0x0F,\n\tBD718XX_REG_BUCK2_VOLT_RUN =\t\t0x10,\n\tBD718XX_REG_BUCK2_VOLT_IDLE =\t\t0x11,\n\tBD718XX_REG_1ST_NODVS_BUCK_VOLT =\t0x14,\n\tBD718XX_REG_2ND_NODVS_BUCK_VOLT =\t0x15,\n\tBD718XX_REG_3RD_NODVS_BUCK_VOLT =\t0x16,\n\tBD718XX_REG_4TH_NODVS_BUCK_VOLT =\t0x17,\n\tBD718XX_REG_LDO1_VOLT =\t\t\t0x18,\n\tBD718XX_REG_LDO2_VOLT =\t\t\t0x19,\n\tBD718XX_REG_LDO3_VOLT =\t\t\t0x1A,\n\tBD718XX_REG_LDO4_VOLT =\t\t\t0x1B,\n\tBD718XX_REG_LDO5_VOLT =\t\t\t0x1C,\n\tBD718XX_REG_LDO6_VOLT =\t\t\t0x1D,\n\tBD718XX_REG_TRANS_COND0 =\t\t0x1F,\n\tBD718XX_REG_TRANS_COND1 =\t\t0x20,\n\tBD718XX_REG_VRFAULTEN =\t\t\t0x21,\n\tBD718XX_REG_MVRFLTMASK0 =\t\t0x22,\n\tBD718XX_REG_MVRFLTMASK1 =\t\t0x23,\n\tBD718XX_REG_MVRFLTMASK2 =\t\t0x24,\n\tBD718XX_REG_RCVCFG =\t\t\t0x25,\n\tBD718XX_REG_RCVNUM =\t\t\t0x26,\n\tBD718XX_REG_PWRONCONFIG0 =\t\t0x27,\n\tBD718XX_REG_PWRONCONFIG1 =\t\t0x28,\n\tBD718XX_REG_RESETSRC =\t\t\t0x29,\n\tBD718XX_REG_MIRQ =\t\t\t0x2A,\n\tBD718XX_REG_IRQ =\t\t\t0x2B,\n\tBD718XX_REG_IN_MON =\t\t\t0x2C,\n\tBD718XX_REG_POW_STATE =\t\t\t0x2D,\n\tBD718XX_REG_OUT32K =\t\t\t0x2E,\n\tBD718XX_REG_REGLOCK =\t\t\t0x2F,\n\tBD718XX_REG_OTPVER =\t\t\t0xFF,\n\tBD718XX_MAX_REGISTER =\t\t\t0x100,\n};\n\n#define REGLOCK_PWRSEQ\t0x1\n#define REGLOCK_VREG\t0x10\n\n \n#define BD718XX_BUCK_SEL\t0x02\n#define BD718XX_BUCK_EN\t\t0x01\n#define BD718XX_BUCK_RUN_ON\t0x04\n\n \n#define BD718XX_LDO_SEL\t\t0x80\n#define BD718XX_LDO_EN\t\t0x40\n\n \n#define BUCK_RAMPRATE_MASK\t0xC0\n#define BUCK_RAMPRATE_10P00MV\t0x0\n#define BUCK_RAMPRATE_5P00MV\t0x1\n#define BUCK_RAMPRATE_2P50MV\t0x2\n#define BUCK_RAMPRATE_1P25MV\t0x3\n\n#define DVS_BUCK_RUN_MASK\t0x3F\n#define DVS_BUCK_SUSP_MASK\t0x3F\n#define DVS_BUCK_IDLE_MASK\t0x3F\n\n#define BD718XX_1ST_NODVS_BUCK_MASK\t0x07\n#define BD718XX_3RD_NODVS_BUCK_MASK\t0x07\n#define BD718XX_4TH_NODVS_BUCK_MASK\t0x3F\n\n#define BD71847_BUCK3_MASK\t\t0x07\n#define BD71847_BUCK3_RANGE_MASK\t0xC0\n#define BD71847_BUCK4_MASK\t\t0x03\n#define BD71847_BUCK4_RANGE_MASK\t0x40\n\n#define BD71837_BUCK5_MASK\t\t0x07\n#define BD71837_BUCK5_RANGE_MASK\t0x80\n#define BD71837_BUCK6_MASK\t\t0x03\n\n#define BD718XX_LDO1_MASK\t\t0x03\n#define BD718XX_LDO1_RANGE_MASK\t\t0x20\n#define BD718XX_LDO2_MASK\t\t0x20\n#define BD718XX_LDO3_MASK\t\t0x0F\n#define BD718XX_LDO4_MASK\t\t0x0F\n#define BD718XX_LDO6_MASK\t\t0x0F\n\n#define BD71837_LDO5_MASK\t\t0x0F\n#define BD71847_LDO5_MASK\t\t0x0F\n#define BD71847_LDO5_RANGE_MASK\t\t0x20\n\n#define BD71837_LDO7_MASK\t\t0x0F\n\n \n#define BD718XX_BUCK1_VRMON80           0x1\n#define BD718XX_BUCK1_VRMON130          0x2\n#define BD718XX_BUCK2_VRMON80           0x4\n#define BD718XX_BUCK2_VRMON130          0x8\n#define BD718XX_1ST_NODVS_BUCK_VRMON80  0x1\n#define BD718XX_1ST_NODVS_BUCK_VRMON130 0x2\n#define BD718XX_2ND_NODVS_BUCK_VRMON80  0x4\n#define BD718XX_2ND_NODVS_BUCK_VRMON130 0x8\n#define BD718XX_3RD_NODVS_BUCK_VRMON80  0x10\n#define BD718XX_3RD_NODVS_BUCK_VRMON130 0x20\n#define BD718XX_4TH_NODVS_BUCK_VRMON80  0x40\n#define BD718XX_4TH_NODVS_BUCK_VRMON130 0x80\n#define BD718XX_LDO1_VRMON80            0x1\n#define BD718XX_LDO2_VRMON80            0x2\n#define BD718XX_LDO3_VRMON80            0x4\n#define BD718XX_LDO4_VRMON80            0x8\n#define BD718XX_LDO5_VRMON80            0x10\n#define BD718XX_LDO6_VRMON80            0x20\n\n \n#define BD71837_BUCK3_VRMON80           0x10\n#define BD71837_BUCK3_VRMON130          0x20\n#define BD71837_BUCK4_VRMON80           0x40\n#define BD71837_BUCK4_VRMON130          0x80\n#define BD71837_LDO7_VRMON80            0x40\n\n \n#define IRQ_SWRST\t\t0x40\n#define IRQ_PWRON_S\t\t0x20\n#define IRQ_PWRON_L\t\t0x10\n#define IRQ_PWRON\t\t0x08\n#define IRQ_WDOG\t\t0x04\n#define IRQ_ON_REQ\t\t0x02\n#define IRQ_STBY_REQ\t\t0x01\n\n \nenum {\n\tBD718XX_INT_STBY_REQ,\n\tBD718XX_INT_ON_REQ,\n\tBD718XX_INT_WDOG,\n\tBD718XX_INT_PWRBTN,\n\tBD718XX_INT_PWRBTN_L,\n\tBD718XX_INT_PWRBTN_S,\n\tBD718XX_INT_SWRST\n};\n\n \n#define BD718XX_INT_SWRST_MASK\t\t0x40\n#define BD718XX_INT_PWRBTN_S_MASK\t0x20\n#define BD718XX_INT_PWRBTN_L_MASK\t0x10\n#define BD718XX_INT_PWRBTN_MASK\t\t0x8\n#define BD718XX_INT_WDOG_MASK\t\t0x4\n#define BD718XX_INT_ON_REQ_MASK\t\t0x2\n#define BD718XX_INT_STBY_REQ_MASK\t0x1\n\n \n\n \n#define BD718XX_SWRESET_TYPE_MASK\t7\n#define BD718XX_SWRESET_TYPE_DISABLED\t0\n#define BD718XX_SWRESET_TYPE_COLD\t4\n#define BD718XX_SWRESET_TYPE_WARM\t6\n\n#define BD718XX_SWRESET_RESET_MASK\t1\n#define BD718XX_SWRESET_RESET\t\t1\n\n \n\n#define BD718XX_ON_REQ_POWEROFF_MASK\t1\n#define BD718XX_SWRESET_POWEROFF_MASK\t2\n#define BD718XX_WDOG_POWEROFF_MASK\t4\n#define BD718XX_KEY_L_POWEROFF_MASK\t8\n\n#define BD718XX_POWOFF_TO_SNVS\t0\n#define BD718XX_POWOFF_TO_RDY\t0xF\n\n#define BD718XX_POWOFF_TIME_MASK 0xF0\nenum {\n\tBD718XX_POWOFF_TIME_5MS = 0,\n\tBD718XX_POWOFF_TIME_10MS,\n\tBD718XX_POWOFF_TIME_15MS,\n\tBD718XX_POWOFF_TIME_20MS,\n\tBD718XX_POWOFF_TIME_25MS,\n\tBD718XX_POWOFF_TIME_30MS,\n\tBD718XX_POWOFF_TIME_35MS,\n\tBD718XX_POWOFF_TIME_40MS,\n\tBD718XX_POWOFF_TIME_45MS,\n\tBD718XX_POWOFF_TIME_50MS,\n\tBD718XX_POWOFF_TIME_75MS,\n\tBD718XX_POWOFF_TIME_100MS,\n\tBD718XX_POWOFF_TIME_250MS,\n\tBD718XX_POWOFF_TIME_500MS,\n\tBD718XX_POWOFF_TIME_750MS,\n\tBD718XX_POWOFF_TIME_1500MS\n};\n\n \n#define BD718XX_RDY_TO_SNVS_MASK 0xF\n#define BD718XX_SNVS_TO_RUN_MASK 0xF0\n\n#define BD718XX_PWR_TRIG_KEY_L\t\t1\n#define BD718XX_PWR_TRIG_KEY_S\t\t2\n#define BD718XX_PWR_TRIG_PMIC_ON\t4\n#define BD718XX_PWR_TRIG_VSYS_UVLO\t8\n#define BD718XX_RDY_TO_SNVS_SIFT\t0\n#define BD718XX_SNVS_TO_RUN_SIFT\t4\n\n#define BD718XX_PWRBTN_PRESS_DURATION_MASK 0xF\n\n \nenum {\n\tBD718XX_PWRBTN_SHORT_PRESS_10MS = 0,\n\tBD718XX_PWRBTN_SHORT_PRESS_500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_1000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_1500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_2000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_2500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_3000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_3500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_4000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_4500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_5000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_5500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_6000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_6500MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_7000MS,\n\tBD718XX_PWRBTN_SHORT_PRESS_7500MS\n};\n\n \nenum {\n\tBD718XX_PWRBTN_LONG_PRESS_10MS = 0,\n\tBD718XX_PWRBTN_LONG_PRESS_1S,\n\tBD718XX_PWRBTN_LONG_PRESS_2S,\n\tBD718XX_PWRBTN_LONG_PRESS_3S,\n\tBD718XX_PWRBTN_LONG_PRESS_4S,\n\tBD718XX_PWRBTN_LONG_PRESS_5S,\n\tBD718XX_PWRBTN_LONG_PRESS_6S,\n\tBD718XX_PWRBTN_LONG_PRESS_7S,\n\tBD718XX_PWRBTN_LONG_PRESS_8S,\n\tBD718XX_PWRBTN_LONG_PRESS_9S,\n\tBD718XX_PWRBTN_LONG_PRESS_10S,\n\tBD718XX_PWRBTN_LONG_PRESS_11S,\n\tBD718XX_PWRBTN_LONG_PRESS_12S,\n\tBD718XX_PWRBTN_LONG_PRESS_13S,\n\tBD718XX_PWRBTN_LONG_PRESS_14S,\n\tBD718XX_PWRBTN_LONG_PRESS_15S\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}