

================================================================
== Vivado HLS Report for 'cin_load_fifo_write'
================================================================
* Date:           Sat Nov  7 02:44:31 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.129|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        21|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     572|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      6|     494|      38|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     141|
|Register         |        0|      -|    1237|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      6|    1731|     879|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |top_kernel_mul_32bkb_U38  |top_kernel_mul_32bkb  |        0|      3|  247|  19|
    |top_kernel_mul_32bkb_U39  |top_kernel_mul_32bkb  |        0|      3|  247|  19|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      6|  494|  38|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |hh_5_fu_215_p2                      |     +    |      0|  0|  39|          32|           1|
    |ii_4_fu_238_p2                      |     +    |      0|  0|  39|          32|           1|
    |local_cin_idx_fu_312_p2             |     +    |      0|  0|  39|          32|          32|
    |tmp16_fu_174_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_390_fu_185_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_393_fu_297_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_180_p2                     |     +    |      0|  0|  39|          32|          32|
    |ww_2_fu_204_p2                      |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter20  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_50                     |    and   |      0|  0|   2|           1|           1|
    |done_3_fu_291_p2                    |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_257_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_397_fu_210_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_398_fu_234_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_399_fu_244_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |hh_2_fu_284_p3                      |  select  |      0|  0|  32|           1|          32|
    |ii_3_fu_270_p3                      |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_249_p3                       |  select  |      0|  0|  32|           1|           1|
    |sel_tmp1_fu_262_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_277_p3                  |  select  |      0|  0|  32|           1|           1|
    |ww_1_fu_221_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 572|         366|         336|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20        |   9|          2|    1|          2|
    |ap_phi_mux_done_phi_fu_156_p4   |   9|          2|    1|          2|
    |ap_phi_mux_hh_phi_fu_132_p4     |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_120_p4     |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_phi_fu_167_p4  |  15|          3|  256|        768|
    |ap_phi_mux_ww_phi_fu_144_p4     |   9|          2|   32|         64|
    |done_reg_152                    |   9|          2|    1|          2|
    |fifo_cin_V_V_blk_n              |   9|          2|    1|          2|
    |hh_reg_128                      |   9|          2|   32|         64|
    |ii_reg_116                      |   9|          2|   32|         64|
    |ww_reg_140                      |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 141|         30|  454|       1167|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |bus_cin_data_V_reg_442    |  512|   0|  512|          0|
    |bus_cin_idx_reg_428       |   28|   0|   28|          0|
    |done_reg_152              |    1|   0|    1|          0|
    |hh_5_reg_387              |   32|   0|   32|          0|
    |hh_reg_128                |   32|   0|   32|          0|
    |ii_3_reg_398              |   32|   0|   32|          0|
    |ii_reg_116                |   32|   0|   32|          0|
    |tmp16_reg_353             |   32|   0|   32|          0|
    |tmp_390_reg_370           |   32|   0|   32|          0|
    |tmp_392_reg_413           |   32|   0|   32|          0|
    |tmp_393_reg_418           |   32|   0|   32|          0|
    |tmp_394_reg_423           |   32|   0|   32|          0|
    |tmp_397_reg_380           |    1|   0|    1|          0|
    |tmp_601_reg_433           |    1|   0|    1|          0|
    |tmp_reg_375               |   29|   0|   32|          3|
    |tmp_s_reg_364             |   32|   0|   32|          0|
    |ww_1_reg_393              |   32|   0|   32|          0|
    |ww_reg_140                |   32|   0|   32|          0|
    |done_reg_152              |   64|  32|    1|          0|
    |ii_reg_116                |   64|  32|   32|          0|
    |tmp_601_reg_433           |   64|  32|    1|          0|
    |ww_reg_140                |   64|  32|   32|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1237| 128| 1050|          3|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_done                   | out |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|cin_burst_buf_V_address0  | out |   12|  ap_memory |   cin_burst_buf_V   |     array    |
|cin_burst_buf_V_ce0       | out |    1|  ap_memory |   cin_burst_buf_V   |     array    |
|cin_burst_buf_V_q0        |  in |  512|  ap_memory |   cin_burst_buf_V   |     array    |
|fifo_cin_V_V_din          | out |  256|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_full_n       |  in |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_write        | out |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|LAYER_IN_NUM_T            |  in |   32|   ap_none  |    LAYER_IN_NUM_T   |    scalar    |
|LAYER_IN_H_T              |  in |   32|   ap_none  |     LAYER_IN_H_T    |    scalar    |
|LAYER_IN_W_T              |  in |   32|   ap_none  |     LAYER_IN_W_T    |    scalar    |
|FILTER_S                  |  in |   32|   ap_none  |       FILTER_S      |    scalar    |
+--------------------------+-----+-----+------------+---------------------+--------------+

