
*** Running vivado
    with args -log bcd_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcd_tb.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bcd_tb.tcl -notrace
Command: synth_design -top bcd_tb -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 213451
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 6054 ; free virtual = 17563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bcd_tb' [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:32]
INFO: [Synth 8-3491] module 'bcd_counter' declared at '/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'count1' of component 'bcd_counter' [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:62]
INFO: [Synth 8-638] synthesizing module 'bcd_counter' [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_counter.vhd:43]
INFO: [Synth 8-3491] module 'clk_divider' declared at '/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/clk_divider.vhd:34' bound to instance 'label_clk_divider' of component 'clk_divider' [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_counter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/clk_divider.vhd:39]
WARNING: [Synth 8-614] signal 'clock_out' is read in the process but is not in the sensitivity list [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/clk_divider.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/clk_divider.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'bcd_counter' (2#1) [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_counter.vhd:43]
INFO: [Synth 8-3491] module 'clk_divider' declared at '/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/clk_divider.vhd:34' bound to instance 'divider' of component 'clk_divider' [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:69]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:80]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:89]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'bcd_tb' (3#1) [/home/dekr0/Code/XilinxProject/tutorial/tutorial.srcs/sources_1/new/bcd_tb.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 6147 ; free virtual = 17656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 6145 ; free virtual = 17654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 6145 ; free virtual = 17654
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 6139 ; free virtual = 17648
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dir'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[0]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[1]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[2]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[3]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcd_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcd_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 6082 ; free virtual = 17580
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 6082 ; free virtual = 17580
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6165 ; free virtual = 17663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6165 ; free virtual = 17663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6165 ; free virtual = 17663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6163 ; free virtual = 17661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6151 ; free virtual = 17652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6078 ; free virtual = 17580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6078 ; free virtual = 17580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6073 ; free virtual = 17574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6074 ; free virtual = 17576
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 6131 ; free virtual = 17633
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 6131 ; free virtual = 17633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 6129 ; free virtual = 17630
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 6149 ; free virtual = 17650
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 13 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2155.961 ; gain = 74.930 ; free physical = 6289 ; free virtual = 17790
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/tutorial/tutorial.runs/synth_1/bcd_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bcd_tb_utilization_synth.rpt -pb bcd_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 22:35:12 2022...
