Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon Jul 20 18:31:47 2015
| Host             : HP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.143 |
| Dynamic (W)              | 1.972 |
| Device Static (W)        | 0.171 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.3  |
| Junction Temperature (C) | 49.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.055 |        3 |       --- |             --- |
| Slice Logic             |     0.083 |    27732 |       --- |             --- |
|   LUT as Logic          |     0.060 |    11854 |     53200 |           22.28 |
|   CARRY4                |     0.009 |     1357 |     13300 |           10.20 |
|   LUT as Shift Register |     0.008 |      699 |     17400 |            4.01 |
|   Register              |     0.006 |    10505 |    106400 |            9.87 |
|   F7/F8 Muxes           |    <0.001 |      771 |     53200 |            1.44 |
|   Others                |     0.000 |     1176 |       --- |             --- |
| Signals                 |     0.145 |    25490 |       --- |             --- |
| DSPs                    |     0.160 |      192 |       220 |           87.27 |
| I/O                     |    <0.001 |        8 |       200 |            4.00 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.171 |          |           |                 |
| Total                   |     2.143 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.461 |       0.442 |      0.018 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.718 |      0.036 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| design_1_wrapper                                                   |     1.972 |
|   design_1_i                                                       |     1.972 |
|     axi_gpio_0                                                     |    <0.001 |
|       U0                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                       |    <0.001 |
|             I_DECODER                                              |    <0.001 |
|         gpio_core_1                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                              |    <0.001 |
|     distip_0                                                       |     0.428 |
|       U0                                                           |     0.428 |
|         distip_v1_0_S00_AXI_inst                                   |     0.428 |
|           buffunct_0                                               |     0.377 |
|             buffunct_dsqrt_64ns_64ns_64_31_U2                      |     0.062 |
|               buffunct_ap_dsqrt_29_no_dsp_64_u                     |     0.061 |
|                 U0                                                 |     0.061 |
|                   i_synth                                          |     0.061 |
|                     SQRT_OP.SPD.OP                                 |     0.061 |
|                       EXP                                          |    <0.001 |
|                         EXP_SIG_DEL                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SIGN_DET_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       MANT_SQRT                                    |     0.060 |
|                         Q_MANT_LP_DEL                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RM_MANT_LP_DEL                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[0].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[10].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[11].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[11].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[11].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[12].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[13].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[13].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[13].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[14].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[15].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[15].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[15].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[16].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[17].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[17].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[17].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[18].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[19].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[19].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[19].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[1].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[1].MA_DEL.MANT_DEL                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[1].Q_DEL                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[20].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[21].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[21].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[21].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[22].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[23].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[23].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[23].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[24].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[25].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[25].MA_DEL.MANT_DEL                     |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[25].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[26].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[27].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.001 |
|                             Q_DEL                                  |     0.001 |
|                               i_pipe                               |     0.001 |
|                         RT[27].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[28].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[29].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[29].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[2].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[30].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[31].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.001 |
|                               i_pipe                               |     0.001 |
|                         RT[31].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[32].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[33].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[33].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[34].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[35].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[35].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[36].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[37].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[37].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[38].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[39].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[39].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[3].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[3].MA_DEL.MANT_DEL                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[3].Q_DEL                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[40].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[41].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[41].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[42].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[43].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[43].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[44].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[45].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[45].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[46].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[47].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[47].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[48].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[49].ADDSUB                              |     0.002 |
|                           ADDSUB                                   |     0.002 |
|                             Q_DEL                                  |     0.002 |
|                               i_pipe                               |     0.002 |
|                         RT[49].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[4].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[50].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[51].ADDSUB                              |     0.003 |
|                           ADDSUB                                   |     0.003 |
|                             Q_DEL                                  |     0.003 |
|                               i_pipe                               |     0.003 |
|                         RT[51].Q_DEL                               |     0.001 |
|                           i_pipe                                   |     0.001 |
|                         RT[52].ADDSUB                              |     0.001 |
|                           ADDSUB                                   |     0.001 |
|                         RT[53].ADDSUB                              |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[53].Q_DEL                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[5].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[5].MA_DEL.MANT_DEL                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[5].Q_DEL                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[6].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[7].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[7].MA_DEL.MANT_DEL                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[7].Q_DEL                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[8].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                         RT[9].ADDSUB                               |    <0.001 |
|                           ADDSUB                                   |    <0.001 |
|                             Q_DEL                                  |    <0.001 |
|                               i_pipe                               |    <0.001 |
|                         RT[9].MA_DEL.MANT_DEL                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         RT[9].Q_DEL                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       OP                                           |    <0.001 |
|                       ROUND                                        |    <0.001 |
|                         LOGIC.RND1                                 |    <0.001 |
|                         LOGIC.RND2                                 |    <0.001 |
|                         RND_BIT_GEN                                |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN |     0.000 |
|             buffunct_mul_32s_32s_32_6_U10                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U11                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U12                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U13                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U14                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U15                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U16                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U17                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U18                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U19                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U20                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U21                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U22                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U23                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U24                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U25                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U26                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U27                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U28                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U29                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U3                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U30                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U31                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U32                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U33                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U34                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U35                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U36                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U37                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U38                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U39                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U4                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U40                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U41                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U42                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U43                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U44                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U45                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U46                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U47                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U48                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U49                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U5                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U50                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U51                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U52                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U53                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U54                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U55                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U56                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U57                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U58                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U59                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U6                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U60                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U61                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U62                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U63                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U64                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U65                          |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U66                          |     0.005 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.005 |
|             buffunct_mul_32s_32s_32_6_U7                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U8                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_mul_32s_32s_32_6_U9                           |     0.004 |
|               buffunct_mul_32s_32s_32_6_MulnS_0_U                  |     0.004 |
|             buffunct_sitodp_32s_64_6_U1                            |     0.006 |
|               buffunct_ap_sitodp_4_no_dsp_32_u                     |     0.005 |
|                 U0                                                 |     0.005 |
|                   i_synth                                          |     0.005 |
|                     FIX_TO_FLT_OP.SPD.OP                           |     0.005 |
|                       EXP                                          |    <0.001 |
|                         IP_SIGN_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         ZERO_DELAY                                 |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       LZE                                          |     0.001 |
|                         ENCODE[0].DIST_DEL                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         ENCODE[1].DIST_DEL                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         ENCODE[1].MUX_0                            |    <0.001 |
|                           OP_DEL                                   |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                         ZERO_DET_CC_1                              |    <0.001 |
|                         ZERO_DET_CC_2.CC                           |    <0.001 |
|                       M_ABS                                        |    <0.001 |
|                         Q_DEL                                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       NORM_SHIFT                                   |    <0.001 |
|                         MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       OP                                           |    <0.001 |
|                       ROUND                                        |    <0.001 |
|                         LOGIC.RND1                                 |    <0.001 |
|                         LOGIC.RND2                                 |    <0.001 |
|                       Z_C_DEL                                      |     0.001 |
|                         i_pipe                                     |     0.001 |
|     processing_system7_0                                           |     1.535 |
|       inst                                                         |     1.535 |
|     processing_system7_0_axi_periph                                |     0.007 |
|       s00_couplers                                                 |     0.006 |
|         auto_pc                                                    |     0.006 |
|           inst                                                     |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                   |     0.006 |
|               RD.ar_channel_0                                      |    <0.001 |
|                 ar_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               RD.r_channel_0                                       |     0.002 |
|                 rd_data_fifo_0                                     |     0.001 |
|                 transaction_fifo_0                                 |    <0.001 |
|               SI_REG                                               |     0.002 |
|                 ar_pipe                                            |    <0.001 |
|                 aw_pipe                                            |    <0.001 |
|                 b_pipe                                             |    <0.001 |
|                 r_pipe                                             |    <0.001 |
|               WR.aw_channel_0                                      |    <0.001 |
|                 aw_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               WR.b_channel_0                                       |    <0.001 |
|                 bid_fifo_0                                         |    <0.001 |
|                 bresp_fifo_0                                       |    <0.001 |
|       xbar                                                         |     0.001 |
|         inst                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                 |     0.001 |
|             addr_arbiter_inst                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                           |    <0.001 |
|             reg_slice_r                                            |    <0.001 |
|             splitter_ar                                            |    <0.001 |
|             splitter_aw                                            |    <0.001 |
|     rst_processing_system7_0_100M                                  |    <0.001 |
|       U0                                                           |    <0.001 |
|         EXT_LPF                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                |    <0.001 |
|         SEQ                                                        |    <0.001 |
|           SEQ_COUNTER                                              |    <0.001 |
+--------------------------------------------------------------------+-----------+


