<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="synth_1" LaunchDir="C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab5_BCD_Comparator_displaymodule/exp 10 module 2/exp 10 module 2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_1" LaunchDir="C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab5_BCD_Comparator_displaymodule/exp 10 module 2/exp 10 module 2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

