##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUT_CLOCK(fixed-function)
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HC_CLOCK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for Motor_Clock
		4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. HC_CLOCK:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (HC_CLOCK:R vs. HC_CLOCK:R)
		5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.8::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: BEAM_Clock                   | N/A                   | Target: 0.04 MHz    | 
Clock: BEAM_Clock(routed)           | N/A                   | Target: 0.04 MHz    | 
Clock: BUT_CLOCK                    | N/A                   | Target: 13.20 MHz   | 
Clock: BUT_CLOCK(fixed-function)    | Frequency: 28.39 MHz  | Target: 13.20 MHz   | 
Clock: Camera_CLK                   | N/A                   | Target: 33.00 MHz   | 
Clock: Camera_CLK(routed)           | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 57.98 MHz  | Target: 66.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 66.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 66.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 66.00 MHz   | 
Clock: HC_CLOCK                     | Frequency: 61.05 MHz  | Target: 1.00 MHz    | 
Clock: I2C_IntClock                 | Frequency: 31.32 MHz  | Target: 6.60 MHz    | 
Clock: Motor_Clock                  | Frequency: 84.18 MHz  | Target: 0.04 MHz    | 
Clock: Motor_Clock(fixed-function)  | N/A                   | Target: 0.04 MHz    | 
Clock: \Button:PWM:PWMHW\/tc        | Frequency: 28.39 MHz  | Target: 6.60 MHz    | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 60.06 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock(routed)          | N/A                   | Target: 0.01 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUT_CLOCK(fixed-function)  \Button:PWM:PWMHW\/tc  75757.6          40536       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  CyBUS_CLK              15151.5          -2095       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  HC_CLOCK               15151.5          -254        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  I2C_IntClock           15151.5          8910        N/A              N/A         N/A              N/A         N/A              N/A         
HC_CLOCK                   HC_CLOCK               1e+006           983620      N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock               I2C_IntClock           151515           119586      N/A              N/A         N/A              N/A         N/A              N/A         
Motor_Clock                Motor_Clock            2.5e+007         24988121    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock                timer_clock            1e+008           99983351    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Button:Button(0)_PAD\:in  4480          \Button:PWM:PWMHW\/tc:R  
\Button:Button(1)_PAD\:in  8957          \Button:PWM:PWMHW\/tc:R  
\Camera:D(0)_PAD\          2348          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          2958          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          1833          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          2451          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          1366          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          873           \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          1092          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          1981          \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       1125          \Camera:PCLK(0)_PAD\:R   


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
ARM_PIN(0)_PAD              22741         Motor_Clock:R                  
BEAM_BREAK_OUT(0)_PAD       19175         BEAM_Clock(routed):R           
BEAM_BREAK_OUT(0)_PAD       19175         BEAM_Clock(routed):F           
D4(0)_PAD                   23768         CyBUS_CLK:R                    
D5(0)_PAD                   23671         CyBUS_CLK:R                    
D6(0)_PAD                   23314         CyBUS_CLK:R                    
D7(0)_PAD                   23999         CyBUS_CLK:R                    
E(0)_PAD                    24444         CyBUS_CLK:R                    
GRIPPER_PIN(0)_PAD          20503         Motor_Clock(fixed-function):R  
HC_TRIG(0)_PAD              23145         HC_CLOCK:R                     
HC_TRIG_L(0)_PAD            31785         CyBUS_CLK:R                    
HC_TRIG_L(0)_PAD            29644         HC_CLOCK:R                     
HC_TRIG_S(0)_PAD            33279         CyBUS_CLK:R                    
HC_TRIG_S(0)_PAD            29302         HC_CLOCK:R                     
I2C_SCL(0)_PAD:out          27066         I2C_IntClock:R                 
I2C_SDA(0)_PAD:out          25125         I2C_IntClock:R                 
MLEN(0)_PAD                 26304         Motor_Clock(fixed-function):R  
MREN(0)_PAD                 25154         Motor_Clock(fixed-function):R  
RS(0)_PAD                   24883         CyBUS_CLK:R                    
V0(0)_PAD                   19517         timer_clock(routed):R          
V0(0)_PAD                   19517         timer_clock(routed):F          
\Button:Button(0)_PAD\:out  24593         BUT_CLOCK(fixed-function):R    
\Button:Button(1)_PAD\:out  26265         BUT_CLOCK(fixed-function):R    
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21860         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        23702         Camera_CLK(routed):R           
\Camera:XCLK(0)_PAD\        23702         Camera_CLK(routed):F           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUT_CLOCK(fixed-function)
*******************************************************
Clock: BUT_CLOCK(fixed-function)
Frequency: 28.39 MHz | Target: 13.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 40536p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9373
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 82673

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42137
-------------------------------------   ----- 
End-of-path arrival time (ps)           42137
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  40536  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  40536  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  40536  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  40536  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  40536  RISE       1
Net_55/main_0                 macrocell8    8200  42137  40536  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       8373   9373  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.98 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14286
-------------------------------------   ----- 
End-of-path arrival time (ps)           14286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                                macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                                     macrocell3       2345   6106  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4590  10696  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  14286  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  14286  -2095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HC_CLOCK
**************************************
Clock: HC_CLOCK
Frequency: 61.05 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13420
-------------------------------------   ----- 
End-of-path arrival time (ps)           13420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell12   8955   9830  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  13420  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  13420  983620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 31.32 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 119586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27719
-------------------------------------   ----- 
End-of-path arrival time (ps)           27719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51       875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell43     10853  11728  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell43      2345  14073  119586  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell15  13646  27719  119586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Motor_Clock
*****************************************
Clock: Motor_Clock
Frequency: 84.18 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24988121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2879   5329  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   8919  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   8919  24988121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
***************************************************
Clock: \Button:PWM:PWMHW\/tc
Frequency: 28.39 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 40536p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9373
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 82673

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42137
-------------------------------------   ----- 
End-of-path arrival time (ps)           42137
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  40536  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  40536  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  40536  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  40536  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  40536  RISE       1
Net_55/main_0                 macrocell8    8200  42137  40536  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       8373   9373  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 60.06 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983351p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4489   7789  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  13689  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  13689  99983351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14286
-------------------------------------   ----- 
End-of-path arrival time (ps)           14286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                                macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                                     macrocell3       2345   6106  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4590  10696  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  14286  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  14286  -2095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8910p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   8910  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell36   3075   3785   8910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell36         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. HC_CLOCK:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12446
-------------------------------------   ----- 
End-of-path arrival time (ps)           12446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -254  RISE       1
Net_5924/main_0                                  macrocell10      2305   3740   -254  RISE       1
Net_5924/q                                       macrocell10      2345   6085   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   8856   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  12446   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  12446   -254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 119586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27719
-------------------------------------   ----- 
End-of-path arrival time (ps)           27719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51       875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell43     10853  11728  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell43      2345  14073  119586  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell15  13646  27719  119586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1


5.5::Critical Path Report for (HC_CLOCK:R vs. HC_CLOCK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13420
-------------------------------------   ----- 
End-of-path arrival time (ps)           13420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell12   8955   9830  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  13420  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  13420  983620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1


5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24988121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2879   5329  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   8919  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   8919  24988121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983351p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4489   7789  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  13689  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  13689  99983351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1


5.8::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
***************************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 40536p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9373
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 82673

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42137
-------------------------------------   ----- 
End-of-path arrival time (ps)           42137
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  40536  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  40536  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  40536  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  40536  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  40536  RISE       1
Net_55/main_0                 macrocell8    8200  42137  40536  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       8373   9373  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14286
-------------------------------------   ----- 
End-of-path arrival time (ps)           14286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                                macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                                     macrocell3       2345   6106  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4590  10696  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  14286  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  14286  -2095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13106
-------------------------------------   ----- 
End-of-path arrival time (ps)           13106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0         controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                          macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                               macrocell3       2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   3410   9516   -915  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   3590  13106   -915  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13106   -915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12446
-------------------------------------   ----- 
End-of-path arrival time (ps)           12446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -254  RISE       1
Net_5924/main_0                                  macrocell10      2305   3740   -254  RISE       1
Net_5924/q                                       macrocell10      2345   6085   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   8856   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  12446   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  12446   -254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10696
-------------------------------------   ----- 
End-of-path arrival time (ps)           10696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                                macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                                     macrocell3       2345   6106  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4590  10696    215  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10398
-------------------------------------   ----- 
End-of-path arrival time (ps)           10398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                                macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                                     macrocell3       2345   6106  -2095  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   4292  10398    513  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0         controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                          macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                               macrocell3       2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell17   3708   9814   1097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0         controlcell7     1435   1435  -2095  RISE       1
Net_3038/main_0                          macrocell3       2326   3761  -2095  RISE       1
Net_3038/q                               macrocell3       2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   3410   9516   1395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \IR_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13132
-------------------------------------   ----- 
End-of-path arrival time (ps)           13132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    530    530   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    530   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   1920   2450   1669  RISE       1
\IR_Timer:TimerUDB:status_tc\/main_0         macrocell73      3860   6310   1669  RISE       1
\IR_Timer:TimerUDB:status_tc\/q              macrocell73      2345   8655   1669  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     4478  13132   1669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 2051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8860
-------------------------------------   ---- 
End-of-path arrival time (ps)           8860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -254  RISE       1
Net_5924/main_0                                  macrocell10      2305   3740   -254  RISE       1
Net_5924/q                                       macrocell10      2345   6085   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell13   2775   8860   2051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 2056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -254  RISE       1
Net_5924/main_0                                  macrocell10      2305   3740   -254  RISE       1
Net_5924/q                                       macrocell10      2345   6085   -254  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   8856   2056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2905   5355   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   3590   8945   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0   8945   3247  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450   3219  RISE       1
\IR_PWM:PWMUDB:status_2\/main_1          macrocell72      3569   6019   3516  RISE       1
\IR_PWM:PWMUDB:status_2\/q               macrocell72      2345   8364   3516  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2922  11286   3516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell          710    710   3816  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell10   4076   4786   3816  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   3590   8376   3816  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0   8376   3816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer_S:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0              controlcell4   1435   1435   -254  RISE       1
\HC_Timer_S:TimerUDB:status_tc\/main_1        macrocell33    2305   3740   4518  RISE       1
\HC_Timer_S:TimerUDB:status_tc\/q             macrocell33    2345   6085   4518  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/status_0  statusicell6   4198  10283   4518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/clock                  statusicell6        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \IR_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 4620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8074
-------------------------------------   ---- 
End-of-path arrival time (ps)           8074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060   4620  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060   4620  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620   4620  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/main_0     macrocell67      5454   8074   4620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    530    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   1920   2450   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:status_tc\/main_0         macrocell19     2920   5370   4761  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:status_tc\/q              macrocell19     2345   7715   4761  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2326  10041   4761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 5177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060   4620  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060   4620  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620   4620  RISE       1
\IR_PWM:PWMUDB:status_0\/main_1         macrocell70      4898   7518   5177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:status_1\/ar_0
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 5355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0  controlcell7   1435   1435  -2095  RISE       1
Net_3038/main_0                   macrocell3     2326   3761  -2095  RISE       1
Net_3038/q                        macrocell3     2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:status_1\/ar_0     macrocell71    3690   9796   5355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 5448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0      controlcell7   1435   1435  -2095  RISE       1
Net_3038/main_0                       macrocell3     2326   3761  -2095  RISE       1
Net_3038/q                            macrocell3     2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/reset  statusicell8   3597   9703   5448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:status_0\/ar_0
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 5448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0  controlcell7   1435   1435  -2095  RISE       1
Net_3038/main_0                   macrocell3     2326   3761  -2095  RISE       1
Net_3038/q                        macrocell3     2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:status_0\/ar_0     macrocell70    3597   9703   5448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 5528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2934   5384   5528  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 5529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450   3219  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2932   5382   5529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2905   5355   5556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 5557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450   3247  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2905   5355   5557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell          710    710   3816  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell11   4622   5332   5579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4797/q                                     macrocell5        875    875   3947  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19   4307   5182   5729  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:prevCompare2\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 5759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out          synccell       710    710   5759  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clk_en  macrocell68   7212   7922   5759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 5759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out           synccell          710    710   5759  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell16   7212   7922   5759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:status_1\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 5759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out      synccell       710    710   5759  RISE       1
\IR_PWM:PWMUDB:status_1\/clk_en  macrocell71   7212   7922   5759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell          710    710   3816  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell10   4076   4786   6126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    530    530   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    530   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   1920   2450   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   2236   4686   6225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 6239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    530    530   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    530   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   1920   2450   1669  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   2223   4673   6239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : Net_4797/clk_en
Capture Clock  : Net_4797/clock_0
Path slack     : 6245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out  synccell       710    710   5759  RISE       1
Net_4797/clk_en              macrocell5    6727   7437   6245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4797/q                                     macrocell5        875    875   3947  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18   3779   4654   6257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 6304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q         macrocell69       875    875   3994  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   3732   4607   6304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 6304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q         macrocell69       875    875   3994  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   3732   4607   6304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \IR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 6376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0     controlcell7   1435   1435  -2095  RISE       1
Net_3038/main_0                      macrocell3     2326   3761  -2095  RISE       1
Net_3038/q                           macrocell3     2345   6106  -2095  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/ar_0  macrocell69    2670   8776   6376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                         synccell        710    710   3816  RISE       1
\HC_Timer:TimerUDB:status_tc\/main_1        macrocell32    2244   2954   6626  RISE       1
\HC_Timer:TimerUDB:status_tc\/q             macrocell32    2345   5299   6626  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell5   2876   8175   6626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120   6851  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120   6851  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710   6851  RISE       1
Net_4800/main_1                         macrocell6       3133   5843   6851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4797/main_1
Capture Clock  : Net_4797/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060   4620  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060   4620  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620   4620  RISE       1
Net_4797/main_1                         macrocell5       3209   5829   6865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \IR_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 6868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120   6851  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120   6851  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710   6851  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/main_0     macrocell68      3117   5827   6868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 6952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4643  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   3249   3959   6952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4643  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   3249   3959   6953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 7018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120   6851  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120   6851  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710   6851  RISE       1
\IR_PWM:PWMUDB:status_1\/main_1         macrocell71      2966   5676   7018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : Net_4800/clk_en
Capture Clock  : Net_4800/clock_0
Path slack     : 7120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out  synccell       710    710   5759  RISE       1
Net_4800/clk_en              macrocell6    5851   6561   7120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 7120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out           synccell          710    710   5759  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell17   5851   6561   7120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4797/main_0
Capture Clock  : Net_4797/clock_0
Path slack     : 7182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q  macrocell69    875    875   3994  RISE       1
Net_4797/main_0                   macrocell5    4638   5513   7182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 8072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q  macrocell69    875    875   3994  RISE       1
Net_4800/main_0                   macrocell6    3748   4623   8072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \IR_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 8162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6990
-------------------------------------   ---- 
End-of-path arrival time (ps)           6990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4797/q                               macrocell5      875    875   3947  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell9   6115   6990   8162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 8830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out            synccell       710    710   5759  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clk_en  macrocell69   4141   4851   8830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8910p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   8910  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell36   3075   3785   8910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \IR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \IR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 8913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6    847    847   8913  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/main_0      macrocell69    2934   3781   8913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8922p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   8910  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell56   3062   3772   8922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 9045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out             synccell       710    710   9045  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell61   2940   3650   9045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 9062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3632
-------------------------------------   ---- 
End-of-path arrival time (ps)           3632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out               synccell       710    710   9045  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell59   2922   3632   9062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:prevCompare1\/q
Path End       : \IR_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3162
-------------------------------------   ---- 
End-of-path arrival time (ps)           3162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:prevCompare1\/q   macrocell67    875    875   9533  RISE       1
\IR_PWM:PWMUDB:status_0\/main_0  macrocell70   2287   3162   9533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:prevCompare2\/q
Path End       : \IR_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 9536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3159
-------------------------------------   ---- 
End-of-path arrival time (ps)           3159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:prevCompare2\/q   macrocell68    875    875   9536  RISE       1
\IR_PWM:PWMUDB:status_1\/main_0  macrocell71   2284   3159   9536  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out                 synccell          710    710   9640  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell18   3331   4041   9640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out                 synccell          710    710   9640  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell19   3329   4039   9643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 9737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out             synccell        710    710   5759  RISE       1
\IR_PWM:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell6   3234   3944   9737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out            synccell        710    710   5759  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clk_en  statusicell8   3234   3944   9737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out          synccell       710    710   5759  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clk_en  macrocell67   3234   3944   9737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:status_0\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out      synccell       710    710   5759  RISE       1
\IR_PWM:PWMUDB:status_0\/clk_en  macrocell70   3234   3944   9737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                           synccell         710    710   9748  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell4   3223   3933   9748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                         synccell        710    710   9748  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clk_en  statusicell2   3210   3920   9762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                           synccell         710    710   9748  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell3   3210   3920   9762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:status_1\/q
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 10251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:status_1\/q               macrocell71     875    875  10251  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell8   3675   4550  10251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \IR_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \IR_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 10662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3020
-------------------------------------   ---- 
End-of-path arrival time (ps)           3020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out               synccell        710    710   9640  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell9   2310   3020  10662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:status_0\/q
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 11619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:status_0\/q               macrocell70     875    875  11619  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2308   3183  11619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 40536p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9373
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 82673

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42137
-------------------------------------   ----- 
End-of-path arrival time (ps)           42137
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  40536  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  40536  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  40536  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  40536  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  40536  RISE       1
Net_55/main_0                 macrocell8    8200  42137  40536  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       8373   9373  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 46684p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9373
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 82673

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35989
-------------------------------------   ----- 
End-of-path arrival time (ps)           35989
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  40536  RISE       1
\Button:Button(0)\/pin_input  iocell34      8809   9809  46684  RISE       1
\Button:Button(0)\/pad_out    iocell34     14784  24593  46684  RISE       1
\Button:Button(0)\/pad_in     iocell34         0  24593  46684  RISE       1
\Button:Button(0)\/fb         iocell34      6792  31385  46684  RISE       1
Net_54/main_0                 macrocell7    4604  35989  46684  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_54/clock_0                                                macrocell7       8373   9373  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 119586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27719
-------------------------------------   ----- 
End-of-path arrival time (ps)           27719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51       875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell43     10853  11728  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell43      2345  14073  119586  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell15  13646  27719  119586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 122224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell46       875    875  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4          macrocell39     13608  14483  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell39      2345  16828  122224  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell42      3586  20414  122224  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell42      2345  22759  122224  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell15   2322  25081  122224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 123561p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25064
-------------------------------------   ----- 
End-of-path arrival time (ps)           25064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q                 macrocell46       875    875  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4            macrocell39     13608  14483  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell39      2345  16828  122224  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell41      3599  20427  123561  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell41      2345  22772  123561  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell14   2292  25064  123561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 124226p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24832
-------------------------------------   ----- 
End-of-path arrival time (ps)           24832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell43  10853  11728  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell43   2345  14073  119586  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell63  10759  24832  124226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 124923p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24135
-------------------------------------   ----- 
End-of-path arrival time (ps)           24135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell43  10853  11728  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell43   2345  14073  119586  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell60  10061  24135  124923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 128773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20285
-------------------------------------   ----- 
End-of-path arrival time (ps)           20285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q            macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4       macrocell39  13608  14483  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell39   2345  16828  122224  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell37   3457  20285  128773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_8
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 128807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20251
-------------------------------------   ----- 
End-of-path arrival time (ps)           20251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4  macrocell39  13608  14483  122224  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell39   2345  16828  122224  RISE       1
\I2C:Net_643_3\/main_8           macrocell34   3424  20251  128807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 129352p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19706
-------------------------------------   ----- 
End-of-path arrival time (ps)           19706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q         macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_10  macrocell53  10433  11308  129352  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q        macrocell53   2345  13653  129352  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6         macrocell52   6053  19706  129352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 130349p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18709
-------------------------------------   ----- 
End-of-path arrival time (ps)           18709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_7  macrocell47  11822  12697  130349  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell47   2345  15042  130349  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell46   3667  18709  130349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 130366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18692
-------------------------------------   ----- 
End-of-path arrival time (ps)           18692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell43  10853  11728  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell43   2345  14073  119586  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell44   4619  18692  130366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 130563p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18495
-------------------------------------   ----- 
End-of-path arrival time (ps)           18495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_7  macrocell50  12374  13249  130563  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell50   2345  15594  130563  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell49   2901  18495  130563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 131049p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17576
-------------------------------------   ----- 
End-of-path arrival time (ps)           17576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell51       875    875  119586  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell40      9935  10810  131049  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell40      2345  13155  131049  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell14   4421  17576  131049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_5
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 132860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16199
-------------------------------------   ----- 
End-of-path arrival time (ps)           16199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell46    875    875  122224  RISE       1
\I2C:Net_643_3\/main_5      macrocell34  15324  16199  132860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 134000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15058
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell46  14183  15058  134000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 134011p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15047
-------------------------------------   ----- 
End-of-path arrival time (ps)           15047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell61  14172  15047  134011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 135073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell51    875    875  119586  RISE       1
\I2C:Net_643_3\/main_2      macrocell34  13110  13985  135073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 135498p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13560
-------------------------------------   ----- 
End-of-path arrival time (ps)           13560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell62  12685  13560  135498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 135516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13542
-------------------------------------   ----- 
End-of-path arrival time (ps)           13542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell62  12667  13542  135516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 135788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13270
-------------------------------------   ----- 
End-of-path arrival time (ps)           13270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell49  12395  13270  135788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 136046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13013
-------------------------------------   ----- 
End-of-path arrival time (ps)           13013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell49    875    875  121533  RISE       1
\I2C:Net_643_3\/main_3      macrocell34  12138  13013  136046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 136124p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                               -350
------------------------------------------------------   ------ 
End-of-path required time (ps)                           151165

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15041
-------------------------------------   ----- 
End-of-path arrival time (ps)           15041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell56     875    875  129713  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell65    8914   9789  136124  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell65    2345  12134  136124  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell7   2907  15041  136124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 136143p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  122245  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell46     10405  12915  136143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12629
-------------------------------------   ----- 
End-of-path arrival time (ps)           12629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  122245  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3             macrocell51     10119  12629  136429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 136436p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell63  11747  12622  136436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 136574p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell38  11610  12485  136574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell44    875    875  129680  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell51  11605  12480  136578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 136625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12433
-------------------------------------   ----- 
End-of-path arrival time (ps)           12433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell48  11558  12433  136625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 136790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell48  11394  12269  136790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 136805p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell52  11378  12253  136805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 136827p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell46  11356  12231  136827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 136836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell52  11348  12223  136836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 136836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell46  11347  12222  136836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 136848p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell61  11335  12210  136848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 136904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell46    875    875  122224  RISE       1
\I2C:sda_x_wire\/main_7     macrocell66  11280  12155  136904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 137083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell61  11100  11975  137083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 137227p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell51  10956  11831  137227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 137408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell48  10775  11650  137408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 137503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell44  10680  11555  137503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 137514p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell45    875    875  133984  RISE       1
\I2C:sda_x_wire\/main_8   macrocell66  10669  11544  137514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 137544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell51    875    875  119586  RISE       1
\I2C:sda_x_wire\/main_4     macrocell66  10639  11514  137544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:Net_643_3\/main_6
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 137601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell45    875    875  133984  RISE       1
\I2C:Net_643_3\/main_6    macrocell34  10582  11457  137601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 137619p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11439
-------------------------------------   ----- 
End-of-path arrival time (ps)           11439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell37  10564  11439  137619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 137735p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11323
-------------------------------------   ----- 
End-of-path arrival time (ps)           11323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell63  10448  11323  137735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 137943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11116
-------------------------------------   ----- 
End-of-path arrival time (ps)           11116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell49  10241  11116  137943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 138601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell52   9582  10457  138601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 138607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell48   9576  10451  138607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 138687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10371
-------------------------------------   ----- 
End-of-path arrival time (ps)           10371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell51   9496  10371  138687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 138793p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell51   9391  10266  138793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 138826p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell63   9357  10232  138826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 138981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10077
-------------------------------------   ----- 
End-of-path arrival time (ps)           10077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell52    875    875  122767  RISE       1
\I2C:Net_643_3\/main_1      macrocell34   9202  10077  138981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 139028p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell51   9155  10030  139028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9872
-------------------------------------   ---- 
End-of-path arrival time (ps)           9872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell60   8997   9872  139187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell63   8946   9821  139237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 139248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9811
-------------------------------------   ---- 
End-of-path arrival time (ps)           9811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell49    875    875  121533  RISE       1
\I2C:sda_x_wire\/main_5     macrocell66   8936   9811  139248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 139277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell56    875    875  129713  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell35   8906   9781  139277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell63   8662   9537  139521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139547p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell60   8636   9511  139547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 140291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell38   7893   8768  140291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 140419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2450
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149065

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell59       875    875  140419  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell15   7772   8647  140419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 140578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell60   7605   8480  140578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 140693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell62   7490   8365  140693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5    847    847  138468  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0           macrocell52    7423   8270  140788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 140863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell60   7320   8195  140863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 141095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7964
-------------------------------------   ---- 
End-of-path arrival time (ps)           7964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell60   7089   7964  141095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 141189p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell35   6994   7869  141189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 141208p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell63   6975   7850  141208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 141287p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q                 macrocell34    875    875  133541  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell36   6896   7771  141287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 141324p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell55    875    875  132029  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell35   6859   7734  141324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 141343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell55    875    875  132029  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell54   6840   7715  141343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 141507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell56    875    875  129713  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell55   6676   7551  141507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 141608p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7450
-------------------------------------   ---- 
End-of-path arrival time (ps)           7450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell51   6575   7450  141608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 141618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell44    875    875  129680  RISE       1
\I2C:sda_x_wire\/main_9        macrocell66   6566   7441  141618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 141631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell44    875    875  129680  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell44   6552   7427  141631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 141645p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5    847    847  138468  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell66    6566   7413  141645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 142032p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell46   6152   7027  142032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 142043p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell62   6140   7015  142043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 142132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell46   6051   6926  142132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 142145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6913
-------------------------------------   ---- 
End-of-path arrival time (ps)           6913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell61   6038   6913  142145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 142164p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell51   6019   6894  142164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 142229p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell52   5954   6829  142229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 142353p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell52    875    875  122767  RISE       1
\I2C:sda_x_wire\/main_3     macrocell66   5830   6705  142353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 142414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell63    875    875  142414  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell63   5769   6644  142414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 142544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell62   5639   6514  142544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 142977p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell51   5206   6081  142977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 143236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  119586  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell49   4947   5822  143236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 143307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  122245  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell48      3241   5751  143307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 143330p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell48    875    875  123009  RISE       1
\I2C:Net_643_3\/main_4      macrocell34   4853   5728  143330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 143454p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell46   4729   5604  143454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143457p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell48    875    875  123009  RISE       1
\I2C:sda_x_wire\/main_6     macrocell66   4726   5601  143457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 143466p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell61   4717   5592  143466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 143474p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  121533  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell49   4709   5584  143474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 143531p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell59    875    875  140419  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell58   4652   5527  143531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell15   1760   1760  143623  RISE       1
\I2C:sda_x_wire\/main_2            macrocell66      3675   5435  143623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 144229p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122767  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell48   3954   4829  144229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 144289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell60    875    875  144289  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell60   3894   4769  144289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell46   3887   4762  144296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 144307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell61   3876   4751  144307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 144389p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell52   3794   4669  144389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 144399p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell66    875    875  144399  RISE       1
\I2C:sda_x_wire\/main_0  macrocell66   3784   4659  144399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 144407p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  123009  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell48   3776   4651  144407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 144431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell46    875    875  122224  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell61   3753   4628  144431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell5    847    847  137159  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0           macrocell51    3764   4611  144448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 144484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  123043  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell48   3699   4574  144484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 144495p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell14   1600   1600  137958  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell37      2963   4563  144495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 144530p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell5    847    847  144530  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell45    3682   4529  144530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell5    847    847  136896  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1           macrocell51    3580   4427  144631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144964p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell5    847    847  137497  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2           macrocell51    3247   4094  144964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 145256p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell38    875    875  145256  RISE       1
\I2C:sda_x_wire\/main_10         macrocell66   2928   3803  145256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 145384p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell62   2799   3674  145384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 145386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  133984  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell49   2797   3672  145386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:Net_643_3\/main_7
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 145396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  123043  RISE       1
\I2C:Net_643_3\/main_7           macrocell34   2788   3663  145396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 145552p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell62    875    875  145552  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell62   2631   3506  145552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 145573p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell61    875    875  145573  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell61   2610   3485  145573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145582p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell57    875    875  142442  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell35   2601   3476  145582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell54    875    875  142448  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell35   2596   3471  145587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145599p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell58    875    875  142457  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell35   2584   3459  145599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 145602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell58    875    875  142457  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell57   2581   3456  145602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145877p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell35    875    875  145877  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell35   2307   3182  145877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell12   8955   9830  985930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  983620  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell13   8547   9422  986338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 986472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28      875    875  986472  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   6103   6978  986472  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   3590  10568  986472  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  10568  986472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell9       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2854   5304  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   3590   8894  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0   8894  988146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM_S:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM_S:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11271
-------------------------------------   ----- 
End-of-path arrival time (ps)           11271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  988379  RISE       1
\HC_PWM_S:PWMUDB:status_2\/main_1          macrocell31     4223   6673  988379  RISE       1
\HC_PWM_S:PWMUDB:status_2\/q               macrocell31     2345   9018  988379  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2253  11271  988379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  984359  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  984359  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  984359  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   4829   7279  988481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28      875    875  986472  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   6103   6978  988782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell9       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28      875    875  986472  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   6103   6978  988782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10603
-------------------------------------   ----- 
End-of-path arrival time (ps)           10603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell22     875    875  988571  RISE       1
\HC_PWM:PWMUDB:status_2\/main_0          macrocell25    4521   5396  989047  RISE       1
\HC_PWM:PWMUDB:status_2\/q               macrocell25    2345   7741  989047  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3   2862  10603  989047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1        875    875  987459  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell11   5532   6407  989353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  984359  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  984359  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  984359  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell13   3878   6328  989432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_5930/main_1
Capture Clock  : Net_5930/clock_0
Path slack     : 989594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7949
-------------------------------------   ---- 
End-of-path arrival time (ps)           7949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  989594  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  989594  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  989594  RISE       1
Net_5930/main_1                           macrocell11     5239   7949  989594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5930/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer_S:TimerUDB:rstSts:stsreg\/clock
Path slack     : 989597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_5922/q                                 macrocell9      875    875  983620  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/reset  statusicell6   9528  10403  989597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/clock                  statusicell6        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell22      875    875  988571  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   5173   6048  989712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1        875    875  987459  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   5116   5991  989769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 990070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  990070  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  990070  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  990070  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/main_0     macrocell21     4763   7473  990070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM_S:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM_S:PWMUDB:status_1\/clock_0
Path slack     : 990127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  989594  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  989594  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  989594  RISE       1
\HC_PWM_S:PWMUDB:status_1\/main_1         macrocell30     4706   7416  990127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_1\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2857   5307  990453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988146  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2854   5304  990456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM_S:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:prevCompare2\/clock_0
Path slack     : 990537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  989594  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  989594  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  989594  RISE       1
\HC_PWM_S:PWMUDB:prevCompare2\/main_0     macrocell27     4296   7006  990537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 990632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  990070  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  990070  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  990070  RISE       1
\HC_PWM:PWMUDB:status_1\/main_1         macrocell24     4201   6911  990632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 990707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  988398  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  988398  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  988398  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   2603   5053  990707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 990708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  988398  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  988398  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  988398  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2602   5052  990708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990726p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2584   5034  990726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  988379  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2581   5031  990729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell9       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell22      875    875  988571  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4004   4879  990881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5922/main_1
Capture Clock  : Net_5922/clock_0
Path slack     : 990933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  990933  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  990933  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  990933  RISE       1
Net_5922/main_1                           macrocell9      3990   6610  990933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM_S:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM_S:PWMUDB:status_0\/clock_0
Path slack     : 990943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  990933  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  990933  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  990933  RISE       1
\HC_PWM_S:PWMUDB:status_0\/main_1         macrocell29     3980   6600  990943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_0\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM_S:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:prevCompare1\/clock_0
Path slack     : 990946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  990933  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  990933  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  990933  RISE       1
\HC_PWM_S:PWMUDB:prevCompare1\/main_0     macrocell26     3977   6597  990946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare1\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1697/main_0
Capture Clock  : Net_1697/clock_0
Path slack     : 991490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell22    875    875  988571  RISE       1
Net_1697/main_0                   macrocell1    5178   6053  991490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  992084  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  992084  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  992084  RISE       1
\HC_PWM:PWMUDB:status_0\/main_1         macrocell23     2839   5459  992084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1697/main_1
Capture Clock  : Net_1697/clock_0
Path slack     : 992088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  992084  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  992084  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  992084  RISE       1
Net_1697/main_1                         macrocell1      2835   5455  992088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 992098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  992084  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  992084  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  992084  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/main_0     macrocell20     2825   5445  992098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2330/main_1
Capture Clock  : Net_2330/clock_0
Path slack     : 992286p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  990070  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  990070  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  990070  RISE       1
Net_2330/main_1                         macrocell2      2547   5257  992286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : Net_5922/main_0
Capture Clock  : Net_5922/clock_0
Path slack     : 992395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q  macrocell28    875    875  986472  RISE       1
Net_5922/main_0                     macrocell9    4273   5148  992395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2330/main_0
Capture Clock  : Net_2330/clock_0
Path slack     : 992699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell22    875    875  988571  RISE       1
Net_2330/main_0                   macrocell2    3969   4844  992699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : Net_5930/main_0
Capture Clock  : Net_5930/clock_0
Path slack     : 992920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q  macrocell28    875    875  986472  RISE       1
Net_5930/main_0                     macrocell11   3748   4623  992920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5930/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 993033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1697/q                               macrocell1      875    875  987459  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell5   6092   6967  993033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 993799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           3744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  993799  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/main_0      macrocell22    2897   3744  993799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 994380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           3163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare2\/q   macrocell21    875    875  994380  RISE       1
\HC_PWM:PWMUDB:status_1\/main_0  macrocell24   2288   3163  994380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM_S:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:status_0\/clock_0
Path slack     : 994431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3112
-------------------------------------   ---- 
End-of-path arrival time (ps)           3112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare1\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:prevCompare1\/q   macrocell26    875    875  994431  RISE       1
\HC_PWM_S:PWMUDB:status_0\/main_0  macrocell29   2237   3112  994431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_0\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM_S:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:runmode_enable\/clock_0
Path slack     : 994432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3111
-------------------------------------   ---- 
End-of-path arrival time (ps)           3111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3    847    847  994432  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/main_0      macrocell28    2264   3111  994432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM_S:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:status_1\/clock_0
Path slack     : 994438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:prevCompare2\/q   macrocell27    875    875  994438  RISE       1
\HC_PWM_S:PWMUDB:status_1\/main_0  macrocell30   2230   3105  994438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_1\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 994443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           3100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare1\/q   macrocell20    875    875  994443  RISE       1
\HC_PWM:PWMUDB:status_0\/main_0  macrocell23   2225   3100  994443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_0\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_0\/q               macrocell23     875    875  995908  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2867   3742  995908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_1\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_1\/q               macrocell24     875    875  996476  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2299   3174  996476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:status_0\/q
Path End       : \HC_PWM_S:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM_S:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3138
-------------------------------------   ---- 
End-of-path arrival time (ps)           3138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_0\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:status_0\/q               macrocell29     875    875  996512  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2263   3138  996512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:status_1\/q
Path End       : \HC_PWM_S:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM_S:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_1\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:status_1\/q               macrocell30     875    875  996520  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2255   3130  996520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24988121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2879   5329  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   8919  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   8919  24988121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24989066p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16     875    875  24988248  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_0          macrocell18    5030   5905  24989066  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell18    2345   8250  24989066  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2334  10584  24989066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24990431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2879   5329  24990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24990434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2876   5326  24990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24990558p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24988248  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   4327   5202  24990558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24991118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24988248  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3767   4642  24991118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3478/main_0
Capture Clock  : Net_3478/clock_0
Path slack     : 24991648p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q  macrocell16    875    875  24988248  RISE       1
Net_3478/main_0                    macrocell4    5020   5895  24991648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3478/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 24992312p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24992312  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24992312  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24992312  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/main_0     macrocell15     2611   5231  24992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24992312p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24992312  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24992312  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24992312  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_1         macrocell17     2611   5231  24992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3478/main_1
Capture Clock  : Net_3478/clock_0
Path slack     : 24992325p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24992312  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24992312  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24992312  RISE       1
Net_3478/main_1                          macrocell4      2598   5218  24992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3478/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:prevCompare1\/q
Path End       : \Arm_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24994364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:prevCompare1\/q   macrocell15    875    875  24994364  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_0  macrocell17   2304   3179  24994364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Arm_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 24994369p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  24994369  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/main_0      macrocell16    2327   3174  24994369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:status_0\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996445p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3205
-------------------------------------   ---- 
End-of-path arrival time (ps)           3205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:status_0\/q               macrocell17     875    875  24996445  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3205  24996445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983351p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4489   7789  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  13689  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  13689  99983351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99985661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4489   7789  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11379  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11379  99985661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99987425p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell21   5035   8335  99987425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99987971p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4489   7789  99987971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99988759p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                                -350
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell74      2935   6235  99988759  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell74      2345   8580  99988759  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2311  10891  99988759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell10       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99989484p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9      847    847  99985437  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell21   5429   6276  99989484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99989539p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983351  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell22   2921   6221  99989539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99990057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9      847    847  99985437  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell20   4856   5703  99990057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99991750p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9      847    847  99985437  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell22   3163   4010  99991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

