{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79972,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000283596,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000297079,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.32084e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000297079,
	"finish__design__instance__count__class:buffer": 131,
	"finish__design__instance__area__class:buffer": 735.706,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 425.408,
	"finish__design__instance__count__class:timing_repair_buffer": 202,
	"finish__design__instance__area__class:timing_repair_buffer": 932.144,
	"finish__design__instance__count__class:inverter": 32,
	"finish__design__instance__area__class:inverter": 130.125,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 212.704,
	"finish__design__instance__count__class:sequential_cell": 254,
	"finish__design__instance__area__class:sequential_cell": 7307.01,
	"finish__design__instance__count__class:multi_input_combinational_cell": 603,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4299.12,
	"finish__design__instance__count": 1254,
	"finish__design__instance__area": 14042.2,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.966106,
	"finish__clock__skew__setup": 0.0124432,
	"finish__clock__skew__hold": 0.0124432,
	"finish__timing__drv__max_slew_limit": 0.425893,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.638239,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00261725,
	"finish__power__switching__total": 0.000734971,
	"finish__power__leakage__total": 5.63605e-09,
	"finish__power__total": 0.00335223,
	"finish__design__io": 295,
	"finish__design__die__area": 22501.5,
	"finish__design__core__area": 21220.4,
	"finish__design__instance__count": 1529,
	"finish__design__instance__area": 14386.3,
	"finish__design__instance__count__stdcell": 1529,
	"finish__design__instance__area__stdcell": 14386.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.677948,
	"finish__design__instance__utilization__stdcell": 0.677948,
	"finish__design__rows": 53,
	"finish__design__rows:unithd": 53,
	"finish__design__sites": 16960,
	"finish__design__sites:unithd": 16960,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}