/* DONT TOUCH: GENERATED FILE! */

#define NUM_ARCH_EVENTS_A57 84

static PerfmonEvent  a57_arch_events[NUM_ARCH_EVENTS_A57] = {
 {"SW_INCR", "PMC", 0x00,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1I_CACHE_REFILL", "PMC", 0x01,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1I_TLB_REFILL", "PMC", 0x02,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_REFILL", "PMC", 0x03,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE", "PMC", 0x04,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_TLB_REFILL", "PMC", 0x05,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INST_RETIRED", "PMC", 0x08,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_TAKEN", "PMC", 0x09,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_RETURN", "PMC", 0x0A,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CID_WRITE_RETIRED", "PMC", 0x0B,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BR_MIS_PRED", "PMC", 0x10,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CPU_CYCLES", "PMC", 0x11,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BR_PRED", "PMC", 0x12,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MEM_ACCESS", "PMC", 0x13,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1I_CACHE", "PMC", 0x14,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_WB", "PMC", 0x15,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE", "PMC", 0x16,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_REFILL", "PMC", 0x17,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_WB", "PMC", 0x18,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS", "PMC", 0x19,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MEMORY_ERROR", "PMC", 0x1A,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INST_SPEC", "PMC", 0x1B,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TTBR_WRITE_RETIRED", "PMC", 0x1C,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_CYCLES", "PMC", 0x1D,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CHAIN", "PMC", 0x1E,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_LD", "PMC", 0x40,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_ST", "PMC", 0x41,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_REFILL_LD", "PMC", 0x42,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_REFILL_ST", "PMC", 0x43,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_WB_VICTIM", "PMC", 0x46,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_WB_CLEAN", "PMC", 0x47,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_CACHE_INVAL", "PMC", 0x48,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_TLB_REFILL_LD", "PMC", 0x4C,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1D_TLB_REFILL_ST", "PMC", 0x4D,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_LD", "PMC", 0x50,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_ST", "PMC", 0x51,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_REFILL_LD", "PMC", 0x52,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_REFILL_ST", "PMC", 0x53,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_WB_VICTIM", "PMC", 0x56,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_WB_CLEAN", "PMC", 0x57,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2D_CACHE_INVAL", "PMC", 0x58,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS_LD", "PMC", 0x60,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS_ST", "PMC", 0x61,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS_SHARED", "PMC", 0x62,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS_NOT_SHARED", "PMC", 0x63,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS_NORMAL", "PMC", 0x64,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BUS_ACCESS_PERIPH", "PMC", 0x65,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MEM_ACCESS_LD", "PMC", 0x66,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MEM_ACCESS_ST", "PMC", 0x67,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"UNALIGNED_LD_SPEC", "PMC", 0x68,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"UNALIGNED_ST_SPEC", "PMC", 0x69,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"UNALIGNED_LDST_SPEC", "PMC", 0x6A,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LDREX_SPEC", "PMC", 0x6C,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"STREX_PASS_SPEC", "PMC", 0x6D,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"STREX_FAIL_SPEC", "PMC", 0x6E,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LD_SPEC", "PMC", 0x70,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ST_SPEC", "PMC", 0x71,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LDST_SPEC", "PMC", 0x72,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DP_SPEC", "PMC", 0x73,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ASE_SPEC", "PMC", 0x74,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"VFP_SPEC", "PMC", 0x75,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"PC_WRITE_SPEC", "PMC", 0x76,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CRYPTO_SPEC", "PMC", 0x77,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BR_IMMED_SPEC", "PMC", 0x78,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BR_RETURN_SPEC", "PMC", 0x79,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"BR_INDIRECT_SPEC", "PMC", 0x7A,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ISB_SPEC", "PMC", 0x7C,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DSB_SPEC", "PMC", 0x7D,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DMB_SPEC", "PMC", 0x7E,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_UNDEF", "PMC", 0x81,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_SVC", "PMC", 0x82,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_PABORT", "PMC", 0x83,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_DABORT", "PMC", 0x84,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_IRQ", "PMC", 0x86,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_FIQ", "PMC", 0x87,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_SMC", "PMC", 0x88,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_HVC", "PMC", 0x8A,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_TRAP_PABORT", "PMC", 0x8B,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_TRAP_DABORT", "PMC", 0x8C,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_TRAP_OTHER", "PMC", 0x8D,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_TRAP_IRQ", "PMC", 0x8E,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"EXC_TRAP_FIQ", "PMC", 0x8F,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RC_LD_SPEC", "PMC", 0x90,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RC_ST_SPEC", "PMC", 0x91,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
};
