

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Tue Nov 26 20:17:05 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_padding2d_fix16_fu_247       |padding2d_fix16       |    ?|    ?|    ?|    ?|   none  |
        |grp_depthwise_conv2d_fix_fu_256  |depthwise_conv2d_fix  |    ?|    ?|    ?|    ?|   none  |
        |grp_pointwise_conv2d_fix_fu_269  |pointwise_conv2d_fix  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      ?|      ?|         3|          -|          -|      ?|    no    |
        |- Loop 2  |  25088|  25088|         2|          -|          -|  12544|    no    |
        |- Loop 3  |  12545|  12545|         3|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      2|       0|    229|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|    1815|   2490|
|Memory           |       48|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    479|
|Register         |        -|      -|     272|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       48|     15|    2087|   3198|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       17|      6|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------+---------+-------+-----+------+
    |             Instance            |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+------------------------+---------+-------+-----+------+
    |grp_depthwise_conv2d_fix_fu_256  |depthwise_conv2d_fix    |        0|      5|  596|   733|
    |network_AXILiteS_s_axi_U         |network_AXILiteS_s_axi  |        0|      0|   68|   104|
    |grp_padding2d_fix16_fu_247       |padding2d_fix16         |        0|      2|  571|  1012|
    |grp_pointwise_conv2d_fix_fu_269  |pointwise_conv2d_fix    |        0|      5|  580|   641|
    +---------------------------------+------------------------+---------+-------+-----+------+
    |Total                            |                        |        0|     12| 1815|  2490|
    +---------------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |network_mul_mul_16ns_16ns_32_1_1_U28  |network_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |MemBank_A_U    |network_MemBank_A    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U    |network_MemBank_A    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U  |network_MemBank_Out  |       16|  0|   0|  12544|   16|     1|       200704|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total          |                     |       48|  0|   0|  41344|   48|     3|       661504|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_40_fu_341_p2                       |     *    |      2|  0|  20|          32|           5|
    |i_3_fu_351_p2                          |     +    |      0|  0|  39|          32|           1|
    |i_4_fu_388_p2                          |     +    |      0|  0|  19|          14|           1|
    |i_5_fu_405_p2                          |     +    |      0|  0|  19|          14|           1|
    |ap_block_state13_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                        |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_41_fu_346_p2                       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_43_fu_382_p2                       |   icmp   |      0|  0|  13|          14|          13|
    |tmp_45_fu_399_p2                       |   icmp   |      0|  0|  13|          14|          13|
    |tmp_last_V_fu_422_p2                   |   icmp   |      0|  0|  13|          14|          13|
    |tmp_user_V_fu_416_p2                   |   icmp   |      0|  0|  13|          14|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      2|  0| 229|         204|         100|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |MemBank_A_address0               |  27|          5|   14|         70|
    |MemBank_A_ce0                    |  27|          5|    1|          5|
    |MemBank_A_d0                     |  15|          3|   16|         48|
    |MemBank_A_we0                    |  15|          3|    1|          3|
    |MemBank_B_address0               |  27|          5|   14|         70|
    |MemBank_B_ce0                    |  27|          5|    1|          5|
    |MemBank_B_d0                     |  15|          3|   16|         48|
    |MemBank_B_we0                    |  15|          3|    1|          3|
    |MemBank_Out_address0             |  15|          3|   14|         42|
    |ap_NS_fsm                        |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |i1_reg_225                       |   9|          2|   14|         28|
    |i2_reg_236                       |   9|          2|   14|         28|
    |i_reg_214                        |   9|          2|   32|         64|
    |input_data_TDATA_blk_n           |   9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |   9|          2|   16|         32|
    |input_data_V_data_V_0_state      |  15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |  15|          3|    2|          6|
    |output_data_TDATA_blk_n          |   9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |   9|          2|   16|         32|
    |output_data_V_data_V_1_state     |  15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |output_data_V_id_V_1_state       |  15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_last_V_1_state     |  15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |  15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 479|         99|  195|        559|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Padding2D_0_depth                             |   0|   0|   16|         16|
    |Padding2D_0_height                            |   0|   0|   16|         16|
    |Padding2D_0_width                             |   0|   0|   16|         16|
    |SeparableConv2D_0_de                          |   0|   0|   16|         16|
    |SeparableConv2D_0_he                          |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                          |   0|   0|   16|         16|
    |ap_CS_fsm                                     |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_247_ap_start_reg       |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_269_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_225                                    |  14|   0|   14|          0|
    |i2_reg_236                                    |  14|   0|   14|          0|
    |i_4_reg_486                                   |  14|   0|   14|          0|
    |i_reg_214                                     |  32|   0|   32|          0|
    |input_0_depth                                 |   0|   0|   16|         16|
    |input_0_height                                |   0|   0|   16|         16|
    |input_0_width                                 |   0|   0|   16|         16|
    |input_data_V_data_V_0_payload_A               |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B               |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                   |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                   |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A              |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B              |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                  |   2|   0|    2|          0|
    |reg_299                                       |   0|   0|   16|         16|
    |reg_305                                       |   0|   0|   16|         16|
    |reg_311                                       |   0|   0|   16|         16|
    |tmp1_reg_444                                  |  32|   0|   32|          0|
    |tmp_40_reg_454                                |  30|   0|   32|          2|
    |tmp_44_reg_491                                |  14|   0|   64|         50|
    |tmp_45_reg_501                                |   1|   0|    1|          0|
    |tmp_45_reg_501_pp0_iter1_reg                  |   1|   0|    1|          0|
    |tmp_last_V_reg_515                            |   1|   0|    1|          0|
    |tmp_user_V_reg_510                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 272|   0|  516|        244|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp_41)
	2  / (tmp_41)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_43)
	12  / (tmp_43)
11 --> 
	10  / true
12 --> 
	15  / (tmp_45)
	13  / (!tmp_45)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !346"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !350"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !354"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !358"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !362"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !366"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !370"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !374"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !378"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !382"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !386"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !390"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !394"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !398"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !402"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:33]   --->   Operation 33 'alloca' 'MemBank_A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:33]   --->   Operation 34 'alloca' 'MemBank_B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%MemBank_Out = alloca [12544 x i16], align 16" [mnist_AXI_Stream.cpp:33]   --->   Operation 35 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:29]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:30]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:31]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:45]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%input_0_depth_load = load i16* @input_0_depth, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 40 'load' 'input_0_depth_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = zext i16 %input_0_depth_load to i32" [mnist_AXI_Stream.cpp:45]   --->   Operation 41 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%input_0_width_load = load i16* @input_0_width, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 42 'load' 'input_0_width_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_39 = zext i16 %input_0_width_load to i32" [mnist_AXI_Stream.cpp:45]   --->   Operation 43 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp, %tmp_39" [mnist_AXI_Stream.cpp:45]   --->   Operation 44 'mul' 'tmp1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%input_0_height_load = load i16* @input_0_height, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 45 'load' 'input_0_height_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_0_height_load to i32" [mnist_AXI_Stream.cpp:45]   --->   Operation 46 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (8.51ns)   --->   "%tmp_40 = mul i32 %tmp1, %tmp_s" [mnist_AXI_Stream.cpp:45]   --->   Operation 47 'mul' 'tmp_40' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_41 = icmp slt i32 %i, %tmp_40" [mnist_AXI_Stream.cpp:45]   --->   Operation 49 'icmp' 'tmp_41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.55ns)   --->   "%i_3 = add nsw i32 %i, 1" [mnist_AXI_Stream.cpp:45]   --->   Operation 50 'add' 'i_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %2, label %3" [mnist_AXI_Stream.cpp:45]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:46]   --->   Operation 52 'read' 'empty' <Predicate = (tmp_41)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 0" [mnist_AXI_Stream.cpp:46]   --->   Operation 53 'extractvalue' 'tmp_data_V' <Predicate = (tmp_41)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_42 = sext i32 %i to i64" [mnist_AXI_Stream.cpp:47]   --->   Operation 54 'sext' 'tmp_42' <Predicate = (tmp_41)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %tmp_42" [mnist_AXI_Stream.cpp:47]   --->   Operation 55 'getelementptr' 'MemBank_A_addr' <Predicate = (tmp_41)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %MemBank_A_addr, align 2" [mnist_AXI_Stream.cpp:47]   --->   Operation 56 'store' <Predicate = (tmp_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:45]   --->   Operation 57 'br' <Predicate = (tmp_41)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16(i16 zeroext %input_0_depth_load, i16 zeroext %input_0_height_load, i16 zeroext %input_0_width_load, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:50]   --->   Operation 58 'call' <Predicate = (!tmp_41)> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i16 zeroext %input_0_depth_load, i16 zeroext %input_0_height_load, i16 zeroext %input_0_width_load, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:50]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 60 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 61 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 62 'load' 'Padding2D_0_width_lo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 63 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 64 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 zeroext %Padding2D_0_height_l, i16 zeroext %Padding2D_0_width_lo, [14400 x i16]* %MemBank_B, i16 zeroext %Padding2D_0_depth_lo, i16 zeroext %SeparableConv2D_0_he_1, i16 zeroext %SeparableConv2D_0_wi_1, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:54]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 zeroext %Padding2D_0_height_l, i16 zeroext %Padding2D_0_width_lo, [14400 x i16]* %MemBank_B, i16 zeroext %Padding2D_0_depth_lo, i16 zeroext %SeparableConv2D_0_he_1, i16 zeroext %SeparableConv2D_0_wi_1, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:54]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo_1 = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:59]   --->   Operation 67 'load' 'Padding2D_0_depth_lo_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_2 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:59]   --->   Operation 68 'load' 'SeparableConv2D_0_he_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_2 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:59]   --->   Operation 69 'load' 'SeparableConv2D_0_wi_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:59]   --->   Operation 70 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 zeroext %Padding2D_0_depth_lo_1, i16 zeroext %SeparableConv2D_0_he_2, i16 zeroext %SeparableConv2D_0_wi_2, [14400 x i16]* %MemBank_A, i16 zeroext %SeparableConv2D_0_de_1, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:59]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 zeroext %Padding2D_0_depth_lo_1, i16 zeroext %SeparableConv2D_0_he_2, i16 zeroext %SeparableConv2D_0_wi_2, [14400 x i16]* %MemBank_A, i16 zeroext %SeparableConv2D_0_de_1, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:59]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 73 [1/1] (1.76ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:136]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%i1 = phi i14 [ 0, %3 ], [ %i_4, %5 ]"   --->   Operation 74 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (2.20ns)   --->   "%tmp_43 = icmp eq i14 %i1, -3840" [mnist_AXI_Stream.cpp:136]   --->   Operation 75 'icmp' 'tmp_43' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 76 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (1.81ns)   --->   "%i_4 = add i14 %i1, 1" [mnist_AXI_Stream.cpp:136]   --->   Operation 77 'add' 'i_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_43, label %.preheader.preheader, label %5" [mnist_AXI_Stream.cpp:136]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_44 = zext i14 %i1 to i64" [mnist_AXI_Stream.cpp:138]   --->   Operation 79 'zext' 'tmp_44' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_44" [mnist_AXI_Stream.cpp:138]   --->   Operation 80 'getelementptr' 'MemBank_B_addr' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:138]   --->   Operation 81 'load' 'MemBank_B_load' <Predicate = (!tmp_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:141]   --->   Operation 82 'br' <Predicate = (tmp_43)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 83 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:138]   --->   Operation 83 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [12544 x i16]* %MemBank_Out, i64 0, i64 %tmp_44" [mnist_AXI_Stream.cpp:138]   --->   Operation 84 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2" [mnist_AXI_Stream.cpp:138]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:136]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 3.25>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%i2 = phi i14 [ %i_5, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 87 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (2.20ns)   --->   "%tmp_45 = icmp eq i14 %i2, -3840" [mnist_AXI_Stream.cpp:141]   --->   Operation 88 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 89 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.81ns)   --->   "%i_5 = add i14 %i2, 1" [mnist_AXI_Stream.cpp:141]   --->   Operation 90 'add' 'i_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %7, label %6" [mnist_AXI_Stream.cpp:141]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%i2_cast2 = zext i14 %i2 to i64" [mnist_AXI_Stream.cpp:141]   --->   Operation 92 'zext' 'i2_cast2' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (2.20ns)   --->   "%tmp_user_V = icmp eq i14 %i2, 0" [mnist_AXI_Stream.cpp:149]   --->   Operation 93 'icmp' 'tmp_user_V' <Predicate = (!tmp_45)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (2.20ns)   --->   "%tmp_last_V = icmp eq i14 %i2, -3841" [mnist_AXI_Stream.cpp:152]   --->   Operation 94 'icmp' 'tmp_last_V' <Predicate = (!tmp_45)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [12544 x i16]* %MemBank_Out, i64 0, i64 %i2_cast2" [mnist_AXI_Stream.cpp:155]   --->   Operation 95 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:155]   --->   Operation 96 'load' 'tmp_data_V_1' <Predicate = (!tmp_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 97 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:155]   --->   Operation 97 'load' 'tmp_data_V_1' <Predicate = (!tmp_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:156]   --->   Operation 98 'write' <Predicate = (!tmp_45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [mnist_AXI_Stream.cpp:141]   --->   Operation 99 'specregionbegin' 'tmp_1' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:142]   --->   Operation 100 'specpipeline' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_14 : Operation 101 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:156]   --->   Operation 101 'write' <Predicate = (!tmp_45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [mnist_AXI_Stream.cpp:157]   --->   Operation 102 'specregionend' 'empty_11' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:141]   --->   Operation 103 'br' <Predicate = (!tmp_45)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 104 [2/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:158]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 105 [1/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:158]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ input_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ input_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17            (specbitsmap      ) [ 00000000000000000]
StgValue_18            (specbitsmap      ) [ 00000000000000000]
StgValue_19            (specbitsmap      ) [ 00000000000000000]
StgValue_20            (specbitsmap      ) [ 00000000000000000]
StgValue_21            (specbitsmap      ) [ 00000000000000000]
StgValue_22            (specbitsmap      ) [ 00000000000000000]
StgValue_23            (specbitsmap      ) [ 00000000000000000]
StgValue_24            (specbitsmap      ) [ 00000000000000000]
StgValue_25            (specbitsmap      ) [ 00000000000000000]
StgValue_26            (specbitsmap      ) [ 00000000000000000]
StgValue_27            (specbitsmap      ) [ 00000000000000000]
StgValue_28            (specbitsmap      ) [ 00000000000000000]
StgValue_29            (specbitsmap      ) [ 00000000000000000]
StgValue_30            (specbitsmap      ) [ 00000000000000000]
StgValue_31            (specbitsmap      ) [ 00000000000000000]
StgValue_32            (spectopmodule    ) [ 00000000000000000]
MemBank_A              (alloca           ) [ 00111111110000000]
MemBank_B              (alloca           ) [ 00111111111100000]
MemBank_Out            (alloca           ) [ 00111111111111100]
StgValue_36            (specinterface    ) [ 00000000000000000]
StgValue_37            (specinterface    ) [ 00000000000000000]
StgValue_38            (specinterface    ) [ 00000000000000000]
StgValue_39            (br               ) [ 01111000000000000]
input_0_depth_load     (load             ) [ 00011100000000000]
tmp                    (zext             ) [ 00000000000000000]
input_0_width_load     (load             ) [ 00011100000000000]
tmp_39                 (zext             ) [ 00000000000000000]
tmp1                   (mul              ) [ 00010000000000000]
input_0_height_load    (load             ) [ 00001100000000000]
tmp_s                  (zext             ) [ 00000000000000000]
tmp_40                 (mul              ) [ 00001000000000000]
i                      (phi              ) [ 00001000000000000]
tmp_41                 (icmp             ) [ 00111000000000000]
i_3                    (add              ) [ 01111000000000000]
StgValue_51            (br               ) [ 00000000000000000]
empty                  (read             ) [ 00000000000000000]
tmp_data_V             (extractvalue     ) [ 00000000000000000]
tmp_42                 (sext             ) [ 00000000000000000]
MemBank_A_addr         (getelementptr    ) [ 00000000000000000]
StgValue_56            (store            ) [ 00000000000000000]
StgValue_57            (br               ) [ 01111000000000000]
StgValue_59            (call             ) [ 00000000000000000]
Padding2D_0_depth_lo   (load             ) [ 00000001000000000]
Padding2D_0_height_l   (load             ) [ 00000001000000000]
Padding2D_0_width_lo   (load             ) [ 00000001000000000]
SeparableConv2D_0_he_1 (load             ) [ 00000001000000000]
SeparableConv2D_0_wi_1 (load             ) [ 00000001000000000]
StgValue_66            (call             ) [ 00000000000000000]
Padding2D_0_depth_lo_1 (load             ) [ 00000000010000000]
SeparableConv2D_0_he_2 (load             ) [ 00000000010000000]
SeparableConv2D_0_wi_2 (load             ) [ 00000000010000000]
SeparableConv2D_0_de_1 (load             ) [ 00000000010000000]
StgValue_72            (call             ) [ 00000000000000000]
StgValue_73            (br               ) [ 00000000011100000]
i1                     (phi              ) [ 00000000001000000]
tmp_43                 (icmp             ) [ 00000000001111100]
empty_9                (speclooptripcount) [ 00000000000000000]
i_4                    (add              ) [ 00000000011100000]
StgValue_78            (br               ) [ 00000000000000000]
tmp_44                 (zext             ) [ 00000000000100000]
MemBank_B_addr         (getelementptr    ) [ 00000000000100000]
StgValue_82            (br               ) [ 00000000001111100]
MemBank_B_load         (load             ) [ 00000000000000000]
MemBank_Out_addr       (getelementptr    ) [ 00000000000000000]
StgValue_85            (store            ) [ 00000000000000000]
StgValue_86            (br               ) [ 00000000011100000]
i2                     (phi              ) [ 00000000000010000]
tmp_45                 (icmp             ) [ 00000000000011100]
empty_10               (speclooptripcount) [ 00000000000000000]
i_5                    (add              ) [ 00000000001011100]
StgValue_91            (br               ) [ 00000000000000000]
i2_cast2               (zext             ) [ 00000000000000000]
tmp_user_V             (icmp             ) [ 00000000000011100]
tmp_last_V             (icmp             ) [ 00000000000011100]
MemBank_Out_addr_1     (getelementptr    ) [ 00000000000011000]
tmp_data_V_1           (load             ) [ 00000000000010100]
tmp_1                  (specregionbegin  ) [ 00000000000000000]
StgValue_100           (specpipeline     ) [ 00000000000000000]
StgValue_101           (write            ) [ 00000000000000000]
empty_11               (specregionend    ) [ 00000000000000000]
StgValue_103           (br               ) [ 00000000001011100]
StgValue_105           (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_0_depth">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_depth"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_0_height">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_height"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_0_width">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_width"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="SeparableConv2D_0_he">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_he"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_0_wi">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_wi"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_0_de">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_de"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="MemBank_A_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_A/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="MemBank_B_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_B/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="MemBank_Out_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_Out/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="0" index="3" bw="2" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="0" index="3" bw="2" slack="0"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="0" index="5" bw="1" slack="0"/>
<pin id="147" dir="0" index="6" bw="1" slack="0"/>
<pin id="148" dir="0" index="7" bw="1" slack="0"/>
<pin id="149" dir="0" index="8" bw="16" slack="0"/>
<pin id="150" dir="0" index="9" bw="1" slack="0"/>
<pin id="151" dir="0" index="10" bw="1" slack="0"/>
<pin id="152" dir="0" index="11" bw="1" slack="1"/>
<pin id="153" dir="0" index="12" bw="1" slack="1"/>
<pin id="154" dir="0" index="13" bw="1" slack="0"/>
<pin id="155" dir="0" index="14" bw="1" slack="0"/>
<pin id="156" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_98/13 "/>
</bind>
</comp>

<comp id="169" class="1004" name="MemBank_A_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_A_addr/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="StgValue_56_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="MemBank_B_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="14" slack="0"/>
<pin id="185" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_B_addr/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MemBank_B_load/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="MemBank_Out_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="14" slack="1"/>
<pin id="197" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_85/11 tmp_data_V_1/12 "/>
</bind>
</comp>

<comp id="206" class="1004" name="MemBank_Out_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr_1/12 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="3"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="1"/>
<pin id="227" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i1_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="14" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/10 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="1"/>
<pin id="238" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i2_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_padding2d_fix16_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="2"/>
<pin id="250" dir="0" index="2" bw="16" slack="1"/>
<pin id="251" dir="0" index="3" bw="16" slack="2"/>
<pin id="252" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="254" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_58/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_depthwise_conv2d_fix_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="16" slack="0"/>
<pin id="262" dir="0" index="5" bw="16" slack="0"/>
<pin id="263" dir="0" index="6" bw="16" slack="0"/>
<pin id="264" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="8" bw="15" slack="0"/>
<pin id="266" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_65/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_pointwise_conv2d_fix_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="0" index="3" bw="16" slack="0"/>
<pin id="274" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="5" bw="16" slack="0"/>
<pin id="276" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="7" bw="13" slack="0"/>
<pin id="278" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_71/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/6 Padding2D_0_depth_lo_1/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_he_1/6 SeparableConv2D_0_he_2/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_wi_1/6 SeparableConv2D_0_wi_2/8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo Padding2D_0_depth_lo_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_he_1 SeparableConv2D_0_he_2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_wi_1 SeparableConv2D_0_wi_2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="input_0_depth_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_depth_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="input_0_width_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_width_load/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_39_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="input_0_height_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_height_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_40_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_41_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_data_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_42_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="Padding2D_0_height_l_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="Padding2D_0_width_lo_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="SeparableConv2D_0_de_1_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_de_1/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_43_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="14" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_44_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_45_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="0" index="1" bw="14" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i2_cast2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast2/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_user_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="0" index="1" bw="14" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_last_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="0" index="1" bw="14" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/12 "/>
</bind>
</comp>

<comp id="428" class="1007" name="tmp1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="input_0_depth_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="2"/>
<pin id="436" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_0_depth_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="input_0_width_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="2"/>
<pin id="441" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_0_width_load "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="input_0_height_load_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_0_height_load "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_40_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_3_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="467" class="1005" name="Padding2D_0_height_l_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="472" class="1005" name="Padding2D_0_width_lo_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo "/>
</bind>
</comp>

<comp id="477" class="1005" name="SeparableConv2D_0_de_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_de_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_43_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_44_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="496" class="1005" name="MemBank_B_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="1"/>
<pin id="498" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_B_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_45_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_user_V_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_last_V_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="MemBank_Out_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="1"/>
<pin id="522" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_Out_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_data_V_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="165"><net_src comp="96" pin="0"/><net_sink comp="140" pin=9"/></net>

<net id="166"><net_src comp="96" pin="0"/><net_sink comp="140" pin=10"/></net>

<net id="167"><net_src comp="98" pin="0"/><net_sink comp="140" pin=13"/></net>

<net id="168"><net_src comp="98" pin="0"/><net_sink comp="140" pin=14"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="187" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="199" pin="3"/><net_sink comp="140" pin=8"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="255"><net_src comp="76" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="256" pin=8"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="256" pin=6"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="302"><net_src comp="281" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="308"><net_src comp="287" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="314"><net_src comp="293" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="256" pin=6"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="218" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="218" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="122" pin="8"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="365"><net_src comp="218" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="269" pin=5"/></net>

<net id="386"><net_src comp="229" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="229" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="229" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="403"><net_src comp="240" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="84" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="240" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="240" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="420"><net_src comp="240" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="240" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="92" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="321" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="329" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="317" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="442"><net_src comp="325" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="447"><net_src comp="428" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="452"><net_src comp="333" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="457"><net_src comp="341" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="465"><net_src comp="351" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="470"><net_src comp="367" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="475"><net_src comp="372" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="480"><net_src comp="377" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="269" pin=5"/></net>

<net id="485"><net_src comp="382" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="388" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="494"><net_src comp="394" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="499"><net_src comp="181" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="504"><net_src comp="399" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="405" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="513"><net_src comp="416" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="140" pin=11"/></net>

<net id="518"><net_src comp="422" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="140" pin=12"/></net>

<net id="523"><net_src comp="206" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="528"><net_src comp="199" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="140" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {14 }
	Port: output_data_V_keep_V | {14 }
	Port: output_data_V_strb_V | {14 }
	Port: output_data_V_user_V | {14 }
	Port: output_data_V_last_V | {14 }
	Port: output_data_V_id_V | {14 }
	Port: output_data_V_dest_V | {14 }
 - Input state : 
	Port: network : input_data_V_data_V | {4 }
	Port: network : input_data_V_keep_V | {4 }
	Port: network : input_data_V_strb_V | {4 }
	Port: network : input_data_V_user_V | {4 }
	Port: network : input_data_V_last_V | {4 }
	Port: network : input_data_V_id_V | {4 }
	Port: network : input_data_V_dest_V | {4 }
	Port: network : input_0_depth | {2 }
	Port: network : input_0_height | {3 }
	Port: network : input_0_width | {2 }
	Port: network : Padding2D_0_depth | {6 8 }
	Port: network : Padding2D_0_height | {6 }
	Port: network : Padding2D_0_width | {6 }
	Port: network : SeparableConv2D_0_he | {6 8 }
	Port: network : SeparableConv2D_0_wi | {6 8 }
	Port: network : SeparableConv2D_0_w_s | {6 7 }
	Port: network : SeparableConv2D_0_de | {8 }
	Port: network : SeparableConv2D_0_b_s | {8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_39 : 1
		tmp1 : 2
	State 3
		tmp_s : 1
		tmp_40 : 2
	State 4
		tmp_41 : 1
		i_3 : 1
		StgValue_51 : 2
		tmp_42 : 1
		MemBank_A_addr : 2
		StgValue_56 : 3
	State 5
	State 6
		StgValue_65 : 1
	State 7
	State 8
		StgValue_71 : 1
	State 9
	State 10
		tmp_43 : 1
		i_4 : 1
		StgValue_78 : 2
		tmp_44 : 1
		MemBank_B_addr : 2
		MemBank_B_load : 3
	State 11
		StgValue_85 : 1
	State 12
		tmp_45 : 1
		i_5 : 1
		StgValue_91 : 2
		i2_cast2 : 1
		tmp_user_V : 1
		tmp_last_V : 1
		MemBank_Out_addr_1 : 2
		tmp_data_V_1 : 3
	State 13
		StgValue_98 : 1
	State 14
		empty_11 : 1
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |    grp_padding2d_fix16_fu_247   |    2    |  8.9365 |   832   |   816   |
|   call   | grp_depthwise_conv2d_fix_fu_256 |    5    |  12.383 |   708   |   640   |
|          | grp_pointwise_conv2d_fix_fu_269 |    5    |  8.845  |   716   |   545   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            i_3_fu_351           |    0    |    0    |    0    |    39   |
|    add   |            i_4_fu_388           |    0    |    0    |    0    |    19   |
|          |            i_5_fu_405           |    0    |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_41_fu_346          |    0    |    0    |    0    |    18   |
|          |          tmp_43_fu_382          |    0    |    0    |    0    |    13   |
|   icmp   |          tmp_45_fu_399          |    0    |    0    |    0    |    13   |
|          |        tmp_user_V_fu_416        |    0    |    0    |    0    |    13   |
|          |        tmp_last_V_fu_422        |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |          tmp_40_fu_341          |    2    |    0    |    0    |    20   |
|          |           tmp1_fu_428           |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |        empty_read_fu_122        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_140        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_321           |    0    |    0    |    0    |    0    |
|          |          tmp_39_fu_329          |    0    |    0    |    0    |    0    |
|   zext   |           tmp_s_fu_337          |    0    |    0    |    0    |    0    |
|          |          tmp_44_fu_394          |    0    |    0    |    0    |    0    |
|          |         i2_cast2_fu_411         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|extractvalue|        tmp_data_V_fu_357        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   sext   |          tmp_42_fu_362          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    15   | 30.1645 |   2256  |   2168  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      MemBank_A      |   16   |    0   |    0   |
|      MemBank_B      |   16   |    0   |    0   |
|     MemBank_Out     |   16   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   13   |    4   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
+---------------------+--------+--------+--------+
|        Total        |   48   |   28   |    7   |
+---------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    MemBank_B_addr_reg_496    |   14   |
|  MemBank_Out_addr_1_reg_520  |   14   |
| Padding2D_0_height_l_reg_467 |   16   |
| Padding2D_0_width_lo_reg_472 |   16   |
|SeparableConv2D_0_de_1_reg_477|   16   |
|          i1_reg_225          |   14   |
|          i2_reg_236          |   14   |
|          i_3_reg_462         |   32   |
|          i_4_reg_486         |   14   |
|          i_5_reg_505         |   14   |
|           i_reg_214          |   32   |
|  input_0_depth_load_reg_434  |   16   |
|  input_0_height_load_reg_449 |   16   |
|  input_0_width_load_reg_439  |   16   |
|            reg_299           |   16   |
|            reg_305           |   16   |
|            reg_311           |   16   |
|         tmp1_reg_444         |   32   |
|        tmp_40_reg_454        |   32   |
|        tmp_43_reg_482        |    1   |
|        tmp_44_reg_491        |   64   |
|        tmp_45_reg_501        |    1   |
|     tmp_data_V_1_reg_525     |   16   |
|      tmp_last_V_reg_515      |    1   |
|      tmp_user_V_reg_510      |    1   |
+------------------------------+--------+
|             Total            |   440  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_140        |  p8  |   2  |  16  |   32   ||    9    |
|        grp_access_fu_187        |  p0  |   2  |  14  |   28   ||    9    |
|        grp_access_fu_199        |  p0  |   3  |  14  |   42   ||    15   |
| grp_depthwise_conv2d_fix_fu_256 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_256 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_256 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_256 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_256 |  p6  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_fu_269 |  p1  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_fu_269 |  p2  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_fu_269 |  p3  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_fu_269 |  p5  |   2  |  16  |   32   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   390  || 21.2737 ||   114   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   30   |  2256  |  2168  |
|   Memory  |   48   |    -   |    -   |   28   |    7   |
|Multiplexer|    -   |    -   |   21   |    -   |   114  |
|  Register |    -   |    -   |    -   |   440  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   48   |   15   |   51   |  2724  |  2289  |
+-----------+--------+--------+--------+--------+--------+
