
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v
# synth_design -part xc7z020clg484-3 -top steer_fltr -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top steer_fltr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 125884 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.266 ; gain = 54.895 ; free physical = 244923 ; free virtual = 313566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'steer_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:68]
INFO: [Synth 8-6155] done synthesizing module 'steer_fltr' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.031 ; gain = 99.660 ; free physical = 244935 ; free virtual = 313592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.031 ; gain = 99.660 ; free physical = 244919 ; free virtual = 313578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.031 ; gain = 107.660 ; free physical = 244917 ; free virtual = 313576
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.031 ; gain = 115.660 ; free physical = 244885 ; free virtual = 313547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     31 Bit       Adders := 2     
	   5 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 4     
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 12    
	               16 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module steer_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     31 Bit       Adders := 2     
	   5 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 4     
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 12    
	               16 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'im_p_tmp_1_reg[27]' (FD) to 'im_p_tmp_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'im_p_tmp_4_reg[27]' (FD) to 'im_p_tmp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[1]' (FD) to 're_p_tmp_1_reg[0]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[2]' (FD) to 're_p_tmp_1_reg[1]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[3]' (FD) to 're_p_tmp_1_reg[2]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[4]' (FD) to 're_p_tmp_1_reg[3]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[5]' (FD) to 're_p_tmp_1_reg[4]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[6]' (FD) to 're_p_tmp_1_reg[5]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[7]' (FD) to 're_p_tmp_1_reg[6]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[8]' (FD) to 're_p_tmp_1_reg[7]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[9]' (FD) to 're_p_tmp_1_reg[8]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[10]' (FD) to 're_p_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[11]' (FD) to 're_p_tmp_1_reg[10]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[12]' (FD) to 're_p_tmp_1_reg[11]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[13]' (FD) to 're_p_tmp_1_reg[12]'
INFO: [Synth 8-3886] merging instance 're_z_tmp_1_reg[14]' (FD) to 're_p_tmp_1_reg[13]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[14]' (FD) to 're_z_tmp_1_reg[15]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[15]' (FD) to 're_z_tmp_1_reg[16]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[16]' (FD) to 're_z_tmp_1_reg[17]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[17]' (FD) to 're_z_tmp_1_reg[18]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[18]' (FD) to 're_z_tmp_1_reg[19]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[19]' (FD) to 're_z_tmp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[20]' (FD) to 're_z_tmp_1_reg[21]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[21]' (FD) to 're_z_tmp_1_reg[22]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[22]' (FD) to 're_z_tmp_1_reg[23]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[23]' (FD) to 're_z_tmp_1_reg[24]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[24]' (FD) to 're_z_tmp_1_reg[25]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[25]' (FD) to 're_z_tmp_1_reg[26]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[26]' (FD) to 're_p_tmp_1_reg[27]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_3_reg[26]' (FD) to 're_p_tmp_3_reg[27]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[27]' (FD) to 're_p_tmp_1_reg[28]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_3_reg[27]' (FD) to 're_p_tmp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 're_p_tmp_1_reg[28]' (FD) to 're_z_tmp_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'im_z_reg[12]' (FD) to 'im_z_reg[13]'
INFO: [Synth 8-3886] merging instance 'im_z_reg[13]' (FD) to 'im_z_reg[14]'
INFO: [Synth 8-3886] merging instance 'im_z_reg[14]' (FD) to 'im_z_reg[15]'
INFO: [Synth 8-3886] merging instance 're_z_reg[12]' (FD) to 're_z_reg[13]'
INFO: [Synth 8-3886] merging instance 're_z_reg[13]' (FD) to 're_z_reg[14]'
INFO: [Synth 8-3886] merging instance 're_z_reg[14]' (FD) to 're_z_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244370 ; free virtual = 313055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244371 ; free virtual = 313056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244371 ; free virtual = 313056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244369 ; free virtual = 313054
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244368 ; free virtual = 313053
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244368 ; free virtual = 313053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244368 ; free virtual = 313053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244367 ; free virtual = 313052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244367 ; free virtual = 313052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|steer_fltr  | im_z_reg[15] | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    62|
|2     |LUT1   |     2|
|3     |LUT2   |   112|
|4     |LUT3   |    92|
|5     |LUT4   |    59|
|6     |LUT5   |    53|
|7     |LUT6   |    60|
|8     |SRL16E |    13|
|9     |FDRE   |   553|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1006|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244367 ; free virtual = 313052
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244369 ; free virtual = 313054
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.660 ; gain = 260.289 ; free physical = 244374 ; free virtual = 313059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'steer_fltr' is not ideal for floorplanning, since the cellview 'steer_fltr' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.816 ; gain = 0.000 ; free physical = 244200 ; free virtual = 312891
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1840.816 ; gain = 394.543 ; free physical = 244268 ; free virtual = 312935
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.480 ; gain = 570.664 ; free physical = 243781 ; free virtual = 312435
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.480 ; gain = 0.000 ; free physical = 243777 ; free virtual = 312431
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.488 ; gain = 0.000 ; free physical = 243765 ; free virtual = 312420
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244712 ; free virtual = 313365

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ea37eba6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244713 ; free virtual = 313366

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ea37eba6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244663 ; free virtual = 313315
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8e675505

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244661 ; free virtual = 313314
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 38dc0aba

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244659 ; free virtual = 313312
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 38dc0aba

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244659 ; free virtual = 313312
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11f81a505

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244665 ; free virtual = 313318
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11f81a505

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244665 ; free virtual = 313318
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244664 ; free virtual = 313317
Ending Logic Optimization Task | Checksum: 11f81a505

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244664 ; free virtual = 313317

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11f81a505

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313311

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11f81a505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313311

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313311
Ending Netlist Obfuscation Task | Checksum: 11f81a505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313311
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.555 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313311
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 11f81a505
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module steer_fltr ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2521.547 ; gain = 0.000 ; free physical = 244612 ; free virtual = 313265
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.535 ; gain = 10.988 ; free physical = 244591 ; free virtual = 313244
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.900 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2534.535 ; gain = 12.988 ; free physical = 244588 ; free virtual = 313241
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2731.727 ; gain = 199.191 ; free physical = 244564 ; free virtual = 313217
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2731.727 ; gain = 210.180 ; free physical = 244558 ; free virtual = 313211

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244598 ; free virtual = 313251


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design steer_fltr ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 2 Total: 553
Number of SRLs augmented: 0  newly gated: 0 Total: 13
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/2 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1d28a3fe9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244544 ; free virtual = 313197
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1d28a3fe9
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.727 ; gain = 226.172 ; free physical = 244614 ; free virtual = 313267
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28398000 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bdca3dd0

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244643 ; free virtual = 313296
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1bdca3dd0

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244643 ; free virtual = 313296
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1bdca3dd0

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244641 ; free virtual = 313294
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1bdca3dd0

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244640 ; free virtual = 313293
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1bdca3dd0

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244640 ; free virtual = 313293

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244640 ; free virtual = 313293
Ending Netlist Obfuscation Task | Checksum: 1bdca3dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244640 ; free virtual = 313293
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244357 ; free virtual = 313010
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb54462a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244357 ; free virtual = 313010
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244355 ; free virtual = 313007

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 21b5e081

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244351 ; free virtual = 313006

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 668aacec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244351 ; free virtual = 313004

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 668aacec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244358 ; free virtual = 313011
Phase 1 Placer Initialization | Checksum: 668aacec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244357 ; free virtual = 313010

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 919f6e4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244346 ; free virtual = 312999

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244276 ; free virtual = 312930

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10c67119d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244284 ; free virtual = 312937
Phase 2 Global Placement | Checksum: d53e8149

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244282 ; free virtual = 312936

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d53e8149

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244281 ; free virtual = 312934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cb704997

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244257 ; free virtual = 312910

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9f5953f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244271 ; free virtual = 312924

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ba022b56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244271 ; free virtual = 312924

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 198eddbe5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244226 ; free virtual = 312880

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b1253093

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244220 ; free virtual = 312873

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ce0c08a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244226 ; free virtual = 312880
Phase 3 Detail Placement | Checksum: 1ce0c08a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244233 ; free virtual = 312886

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 177f8d5ae

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 177f8d5ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244226 ; free virtual = 312879
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.907. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12d0c261f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244226 ; free virtual = 312880
Phase 4.1 Post Commit Optimization | Checksum: 12d0c261f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244226 ; free virtual = 312879

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12d0c261f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312877

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12d0c261f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244236 ; free virtual = 312889

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244240 ; free virtual = 312893
Phase 4.4 Final Placement Cleanup | Checksum: 1f778653f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244240 ; free virtual = 312894
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f778653f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244240 ; free virtual = 312893
Ending Placer Task | Checksum: 1d4154b66

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244254 ; free virtual = 312908
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244254 ; free virtual = 312908
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312876
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312874
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 244209 ; free virtual = 312865
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f11ddaa4 ConstDB: 0 ShapeSum: e2f770c2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "new_data" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "new_data". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "f3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "f3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h2[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h2[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "h3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "h3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 18dd860d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245319 ; free virtual = 314021
Post Restoration Checksum: NetGraph: 9b704849 NumContArr: f268188c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18dd860d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245316 ; free virtual = 314019

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18dd860d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245280 ; free virtual = 313983

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18dd860d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245280 ; free virtual = 313983
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 204930032

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245252 ; free virtual = 313954
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.961  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ea56df12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245237 ; free virtual = 313939

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20f739303

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245209 ; free virtual = 313913

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.095  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25da01da8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245176 ; free virtual = 313880
Phase 4 Rip-up And Reroute | Checksum: 25da01da8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245176 ; free virtual = 313880

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 25da01da8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245175 ; free virtual = 313879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25da01da8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245175 ; free virtual = 313879
Phase 5 Delay and Skew Optimization | Checksum: 25da01da8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245175 ; free virtual = 313879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26a1ac814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245188 ; free virtual = 313892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.095  | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26a1ac814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245188 ; free virtual = 313892
Phase 6 Post Hold Fix | Checksum: 26a1ac814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245187 ; free virtual = 313890

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0530703 %
  Global Horizontal Routing Utilization  = 0.086545 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ccfacd57

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245180 ; free virtual = 313884

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ccfacd57

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245180 ; free virtual = 313883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 127c0f034

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245176 ; free virtual = 313880

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.095  | TNS=0.000  | WHS=0.076  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 127c0f034

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245175 ; free virtual = 313879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245205 ; free virtual = 313910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245205 ; free virtual = 313909
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245203 ; free virtual = 313907
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245209 ; free virtual = 313914
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2731.727 ; gain = 0.000 ; free physical = 245208 ; free virtual = 313915
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2836.812 ; gain = 0.000 ; free physical = 244978 ; free virtual = 313646
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:41:39 2022...
