\doxysection{C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/sc\+\_\+signal.h File Reference}
\hypertarget{sc__signal_8h}{}\label{sc__signal_8h}\index{C:/Users/BJRODIER/Documents/QT\_REPO/QT\_VHDL\_simulator/code/Ressources/SystemC/include/sysc/communication/sc\_signal.h@{C:/Users/BJRODIER/Documents/QT\_REPO/QT\_VHDL\_simulator/code/Ressources/SystemC/include/sysc/communication/sc\_signal.h}}
{\ttfamily \#include "{}sysc/communication/sc\+\_\+port.\+h"{}}\newline
{\ttfamily \#include "{}sysc/communication/sc\+\_\+prim\+\_\+channel.\+h"{}}\newline
{\ttfamily \#include "{}sysc/communication/sc\+\_\+signal\+\_\+ifs.\+h"{}}\newline
{\ttfamily \#include "{}sysc/communication/sc\+\_\+writer\+\_\+policy.\+h"{}}\newline
{\ttfamily \#include "{}sysc/kernel/sc\+\_\+event.\+h"{}}\newline
{\ttfamily \#include "{}sysc/kernel/sc\+\_\+process.\+h"{}}\newline
{\ttfamily \#include "{}sysc/kernel/sc\+\_\+simcontext.\+h"{}}\newline
{\ttfamily \#include "{}sysc/datatypes/bit/sc\+\_\+logic.\+h"{}}\newline
{\ttfamily \#include "{}sysc/tracing/sc\+\_\+trace.\+h"{}}\newline
{\ttfamily \#include $<$typeinfo$>$}\newline
Include dependency graph for sc\+\_\+signal.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{sc__signal_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{sc__signal_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__signal__channel}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+channel}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__signal__t}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ T, POL $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__signal}{sc\+\_\+core\+::sc\+\_\+signal$<$ T, POL $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__signal_3_01bool_00_01_p_o_l_01_4}{sc\+\_\+core\+::sc\+\_\+signal$<$ bool, POL $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__logic_00_01_p_o_l_01_4}{sc\+\_\+core\+::sc\+\_\+signal$<$ sc\+\_\+dt\+::sc\+\_\+logic, POL $>$}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
namespace \mbox{\hyperlink{namespacesc__core}{sc\+\_\+core}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
inline\+::std\+::ostream \& \mbox{\hyperlink{namespacesc__core_ad572f527451f97258af62e68361f7557}{sc\+\_\+core\+::operator$<$$<$}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__channel}{sc\+\_\+signal\+\_\+channel}} \&\mbox{\hyperlink{class_sysc_add__pv}{a}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{sc__cmnhdr_8h_aff4a86b3f5de3ac2097081e7166fe89f}{SC\+\_\+\+API}} \mbox{\hyperlink{namespacesc__core_a2f799bb3cc6a5586c5a89cb998c4e30d}{sc\+\_\+core\+::sc\+\_\+reset}}
\item 
\mbox{\hyperlink{sc__cmnhdr_8h_afd296367ff4ff514096587ab9244e39f}{SC\+\_\+\+API\+\_\+\+TEMPLATE\+\_\+\+DECL\+\_\+}} \mbox{\hyperlink{namespacesc__core_a96fab1b5290ee364efa55034a85f77d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, SC\+\_\+\+ONE\+\_\+\+WRITER $>$}}
\item 
\mbox{\hyperlink{sc__cmnhdr_8h_afd296367ff4ff514096587ab9244e39f}{SC\+\_\+\+API\+\_\+\+TEMPLATE\+\_\+\+DECL\+\_\+}} \mbox{\hyperlink{namespacesc__core_ae06c5cf297c172fbe11d224b7cdb05ef}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, SC\+\_\+\+MANY\+\_\+\+WRITERS $>$}}
\item 
\mbox{\hyperlink{sc__cmnhdr_8h_afd296367ff4ff514096587ab9244e39f}{SC\+\_\+\+API\+\_\+\+TEMPLATE\+\_\+\+DECL\+\_\+}} \mbox{\hyperlink{namespacesc__core_a2ba743fc09221b2f79c9cca1916132af}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, SC\+\_\+\+UNCHECKED\+\_\+\+WRITERS $>$}}
\end{DoxyCompactItemize}
