@article{explicit-operand-forwarding,
    author = {James Balfour and Richard C. Harting and William J. Dally},
    title = {Operand Registers and Explicit Operand Forwarding},
    journal ={IEEE Computer Architecture Letters},
    volume = {8},
    number = {2},
    issn = {1556-6056},
    year = {2009},
    pages = {60-63},
    doi = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.45},
    url = {http://cva.stanford.edu/projects/elm/pubs/cal_2009_orf.pdf},
    publisher = {IEEE Computer Society},
    address = {Los Alamitos, CA, USA}
}

@online{dsp48e1,
    author = {Xilinx},
    title = {{Virtex-6 FGPA DSP48E1 Slice}},
    subtitle = {User Guide},
    date = {2011-02-14},
    url = {http://www.xilinx.com/support/documentation/user_guides/ug369.pdf},
    urldate = {2014-01-27}
}

@online{memory,
    author = {Xilinx},
    title = {{Virtex-6 FGPA Memory Resources}},
    subtitle = {User Guide},
    date = {2013-09-24},
    url = {http://www.xilinx.com/support/documentation/user_guides/ug363.pdf},
    urldate = {2014-01-27}
}

@online{hdl,
    author = {Xilinx},
    title = {{Virtex-6 Libraries Guide for HDL Designs}},
    date = {2011-03-20},
    url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_6/virtex6_hdl.pdf},
    urldate = {2014-01-27}
}

@online{clb,
    author = {Xilinx},
    title = {{Virtex-6 FPGA Configurable Logic Block}},
    date = {2012-02-03},
    url = {http://www.xilinx.com/support/documentation/user_guides/ug364.pdf},
    urldate = {2014-01-27}
}

@inproceedings{16-core-message-passing,
    author={Zhiyi Yu and Kaidi You and Ruijin Xiao and Heng Quan and Peng Ou and Yan Ying and Haofan Yang and Ming'e Jing and Xiaoyang Zeng},
    booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
    title={An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms},
    year={2012},
    pages={64-66},
    keywords={cache storage;message passing;microprocessor chips;shared memory systems;16-core processor;cache coherence;cache-free memory hierarchy;chip test;cluster-based hierarchical architecture;energy efficiency;frequency 800 MHz;hardware-aided mailbox mechanism;hybrid communication mechanism;message-passing mechanism;multicore processor;power 320 mW;register file;shared-memory architecture;shared-memory intercore communication mechanism;synchronization procedure;voltage 1.2 V;Clocks;Computer architecture;Decoding;Parity check codes;Program processors;Registers;Synchronization},
    doi={10.1109/ISSCC.2012.6176931},
    ISSN={0193-6530}
}

@book{comp-arch-quantitative,
    author = {Hennessy, John L. and Patterson, David A.},
    day = {27},
    edition = {4},
    howpublished = {Paperback},
    isbn = {0123704901},
    month = sep,
    publisher = {Morgan Kaufmann},
    title = {Computer Architecture: A Quantitative Approach, Fourth Edition},
    year = {2006}
}

@book{comp-arch-organization,
  title={Computer Organization and Design: The Hardware/Software Interface, Third Edition},
  author={Patterson, D.A. and Hennessy, J.L.},
  isbn={9780080502571},
  series={The Morgan Kaufmann Series in Computer Architecture and Design},
  year={2004},
  publisher={Elsevier Science}
}

@online{adapteva,
    title = {Epiphany Architecture Reference},
    author = {Adapteva},
    year = {2012},
    url = {http://www.adapteva.com/wp-content/uploads/2012/12/epiphany_arch_reference_3.12.12.18.pdf},
    urldate = {2014-01-27}
}

@online{ambric,
    title = {Structural Object Programming Model: Enabling Efficient Development
        on Massively Parallel Architectures},
    author = {Mike Butts, Laurent Bonetto, Brad Budlong and Paul Wasson},
    year = {2008},
    url = {http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/34-Butts-Presentation.pdf},
    urldate = {2014-01-27}
}
