#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014a3d2f3cc0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0000014a3d3732c0_0 .var "clk", 0 0;
v0000014a3d372320_0 .var/i "current_time", 31 0;
v0000014a3d373e00_0 .var "data", 4 0;
v0000014a3d3723c0_0 .var "data_in", 0 0;
v0000014a3d373360_0 .net "frame_error", 0 0, L_0000014a3d311b90;  1 drivers
v0000014a3d372fa0_0 .var/i "i", 31 0;
v0000014a3d3739a0_0 .var/i "j", 31 0;
v0000014a3d373680_0 .var "reset_n", 0 0;
v0000014a3d372e60_0 .var "rx_start", 0 0;
v0000014a3d372960_0 .var/i "start_time", 31 0;
E_0000014a3d314630 .event posedge, v0000014a3d3154f0_0;
S_0000014a3d302f50 .scope module, "DUT" "top" 2 62, 3 6 0, S_0000014a3d2f3cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_start";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "frame_error";
L_0000014a3d311ab0 .functor NOT 1, L_0000014a3d373f40, C4<0>, C4<0>, C4<0>;
L_0000014a3d311b90 .functor AND 1, L_0000014a3d311ab0, v0000014a3d315db0_0, C4<1>, C4<1>;
v0000014a3d373ae0_0 .net *"_ivl_5", 0 0, L_0000014a3d373f40;  1 drivers
v0000014a3d374120_0 .net *"_ivl_6", 0 0, L_0000014a3d311ab0;  1 drivers
v0000014a3d373860_0 .net "bit_clear", 0 0, v0000014a3d3158b0_0;  1 drivers
v0000014a3d373180_0 .net "bit_count", 2 0, v0000014a3d315ef0_0;  1 drivers
v0000014a3d372d20_0 .net "bit_count_eq_5", 0 0, v0000014a3d315770_0;  1 drivers
v0000014a3d372500_0 .net "bit_increament", 0 0, v0000014a3d3153b0_0;  1 drivers
v0000014a3d372dc0_0 .net "clk", 0 0, v0000014a3d3732c0_0;  1 drivers
v0000014a3d373220_0 .net "clk_clear", 0 0, v0000014a3d315130_0;  1 drivers
v0000014a3d373cc0_0 .net "clk_count", 2 0, v0000014a3d314ff0_0;  1 drivers
v0000014a3d3741c0_0 .net "clk_count_eq_5", 0 0, v0000014a3d3156d0_0;  1 drivers
v0000014a3d372780_0 .net "clk_increament", 0 0, v0000014a3d315bd0_0;  1 drivers
v0000014a3d373c20_0 .net "data_in", 0 0, v0000014a3d3723c0_0;  1 drivers
v0000014a3d373d60_0 .net "data_out", 4 0, v0000014a3d372f00_0;  1 drivers
v0000014a3d373900_0 .net "frame_error", 0 0, L_0000014a3d311b90;  alias, 1 drivers
v0000014a3d3734a0_0 .net "frame_error_gen", 0 0, v0000014a3d315db0_0;  1 drivers
v0000014a3d3737c0_0 .net "reset_n", 0 0, v0000014a3d373680_0;  1 drivers
v0000014a3d3735e0_0 .net "rx_start", 0 0, v0000014a3d372e60_0;  1 drivers
v0000014a3d372820_0 .net "shift_en", 0 0, v0000014a3d372a00_0;  1 drivers
L_0000014a3d373f40 .part v0000014a3d372f00_0, 4, 1;
S_0000014a3d3030e0 .scope module, "bit_cmp" "comparator" 3 47, 4 1 0, S_0000014a3d302f50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "value1";
    .port_info 1 /INPUT 3 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_0000014a3d3148b0 .param/l "VALUE_WIDTH" 0 4 1, +C4<00000000000000000000000000000011>;
v0000014a3d315770_0 .var "is_equal", 0 0;
v0000014a3d315b30_0 .net "value1", 2 0, v0000014a3d315ef0_0;  alias, 1 drivers
L_0000014a3d3f00d0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000014a3d315450_0 .net "value2", 2 0, L_0000014a3d3f00d0;  1 drivers
E_0000014a3d3149f0 .event anyedge, v0000014a3d315b30_0, v0000014a3d315450_0;
S_0000014a3d30a010 .scope module, "bit_counter" "counter" 3 25, 5 1 0, S_0000014a3d302f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "increament";
    .port_info 4 /OUTPUT 3 "count";
v0000014a3d315e50_0 .net "clear", 0 0, v0000014a3d3158b0_0;  alias, 1 drivers
v0000014a3d3154f0_0 .net "clk", 0 0, v0000014a3d3732c0_0;  alias, 1 drivers
v0000014a3d315ef0_0 .var "count", 2 0;
v0000014a3d315630_0 .net "increament", 0 0, v0000014a3d3153b0_0;  alias, 1 drivers
v0000014a3d3151d0_0 .net "reset_n", 0 0, v0000014a3d373680_0;  alias, 1 drivers
E_0000014a3d3148f0/0 .event negedge, v0000014a3d3151d0_0;
E_0000014a3d3148f0/1 .event posedge, v0000014a3d3154f0_0;
E_0000014a3d3148f0 .event/or E_0000014a3d3148f0/0, E_0000014a3d3148f0/1;
S_0000014a3d30a1a0 .scope module, "clk_cmp" "comparator" 3 41, 4 1 0, S_0000014a3d302f50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "value1";
    .port_info 1 /INPUT 3 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_0000014a3d3143b0 .param/l "VALUE_WIDTH" 0 4 1, +C4<00000000000000000000000000000011>;
v0000014a3d3156d0_0 .var "is_equal", 0 0;
v0000014a3d315090_0 .net "value1", 2 0, v0000014a3d314ff0_0;  alias, 1 drivers
L_0000014a3d3f0088 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000014a3d315810_0 .net "value2", 2 0, L_0000014a3d3f0088;  1 drivers
E_0000014a3d314cb0 .event anyedge, v0000014a3d315090_0, v0000014a3d315810_0;
S_0000014a3d300950 .scope module, "clk_counter" "counter" 3 17, 5 1 0, S_0000014a3d302f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "increament";
    .port_info 4 /OUTPUT 3 "count";
v0000014a3d315c70_0 .net "clear", 0 0, v0000014a3d315130_0;  alias, 1 drivers
v0000014a3d315310_0 .net "clk", 0 0, v0000014a3d3732c0_0;  alias, 1 drivers
v0000014a3d314ff0_0 .var "count", 2 0;
v0000014a3d315270_0 .net "increament", 0 0, v0000014a3d315bd0_0;  alias, 1 drivers
v0000014a3d315d10_0 .net "reset_n", 0 0, v0000014a3d373680_0;  alias, 1 drivers
S_0000014a3d300ae0 .scope module, "controller" "controller" 3 53, 6 1 0, S_0000014a3d302f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_start";
    .port_info 3 /INPUT 1 "clk_count_eq_5";
    .port_info 4 /INPUT 1 "bit_count_eq_5";
    .port_info 5 /OUTPUT 1 "frame_error_gen";
    .port_info 6 /OUTPUT 1 "shift_en";
    .port_info 7 /OUTPUT 1 "clk_clear";
    .port_info 8 /OUTPUT 1 "clk_increament";
    .port_info 9 /OUTPUT 1 "bit_clear";
    .port_info 10 /OUTPUT 1 "bit_increament";
P_0000014a3d2f3e50 .param/l "CHECK" 0 6 21, C4<11>;
P_0000014a3d2f3e88 .param/l "IDLE" 0 6 18, C4<00>;
P_0000014a3d2f3ec0 .param/l "SAMPLE" 0 6 20, C4<10>;
P_0000014a3d2f3ef8 .param/l "WAIT" 0 6 19, C4<01>;
v0000014a3d3158b0_0 .var "bit_clear", 0 0;
v0000014a3d315950_0 .net "bit_count_eq_5", 0 0, v0000014a3d315770_0;  alias, 1 drivers
v0000014a3d3153b0_0 .var "bit_increament", 0 0;
v0000014a3d3159f0_0 .net "clk", 0 0, v0000014a3d3732c0_0;  alias, 1 drivers
v0000014a3d315130_0 .var "clk_clear", 0 0;
v0000014a3d315a90_0 .net "clk_count_eq_5", 0 0, v0000014a3d3156d0_0;  alias, 1 drivers
v0000014a3d315bd0_0 .var "clk_increament", 0 0;
v0000014a3d315db0_0 .var "frame_error_gen", 0 0;
v0000014a3d372460_0 .var "next_state", 2 0;
v0000014a3d372b40_0 .var "present_state", 2 0;
v0000014a3d373ea0_0 .net "reset_n", 0 0, v0000014a3d373680_0;  alias, 1 drivers
v0000014a3d372be0_0 .net "rx_start", 0 0, v0000014a3d372e60_0;  alias, 1 drivers
v0000014a3d372a00_0 .var "shift_en", 0 0;
E_0000014a3d314170 .event anyedge, v0000014a3d372b40_0, v0000014a3d3156d0_0, v0000014a3d315770_0;
E_0000014a3d314670 .event anyedge, v0000014a3d372b40_0, v0000014a3d372be0_0, v0000014a3d3156d0_0, v0000014a3d315770_0;
S_0000014a3d2fd1f0 .scope module, "shift" "shift_register" 3 33, 7 1 0, S_0000014a3d302f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 5 "data_out";
P_0000014a3d3144f0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000000101>;
v0000014a3d372c80_0 .net "clk", 0 0, v0000014a3d3732c0_0;  alias, 1 drivers
v0000014a3d373b80_0 .net "data_in", 0 0, v0000014a3d3723c0_0;  alias, 1 drivers
v0000014a3d372f00_0 .var "data_out", 4 0;
v0000014a3d373a40_0 .net "reset_n", 0 0, v0000014a3d373680_0;  alias, 1 drivers
v0000014a3d3728c0_0 .net "shift_en", 0 0, v0000014a3d372a00_0;  alias, 1 drivers
    .scope S_0000014a3d300950;
T_0 ;
    %wait E_0000014a3d3148f0;
    %load/vec4 v0000014a3d315d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a3d314ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014a3d315c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000014a3d314ff0_0;
    %load/vec4 v0000014a3d315270_0;
    %pad/u 3;
    %add;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000014a3d314ff0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014a3d30a010;
T_1 ;
    %wait E_0000014a3d3148f0;
    %load/vec4 v0000014a3d3151d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a3d315ef0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014a3d315e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000014a3d315ef0_0;
    %load/vec4 v0000014a3d315630_0;
    %pad/u 3;
    %add;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0000014a3d315ef0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014a3d2fd1f0;
T_2 ;
    %wait E_0000014a3d3148f0;
    %load/vec4 v0000014a3d373a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a3d372f00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000014a3d3728c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000014a3d373b80_0;
    %load/vec4 v0000014a3d372f00_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000014a3d372f00_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0000014a3d372f00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014a3d30a1a0;
T_3 ;
    %wait E_0000014a3d314cb0;
    %load/vec4 v0000014a3d315090_0;
    %load/vec4 v0000014a3d315810_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d3156d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3156d0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014a3d3030e0;
T_4 ;
    %wait E_0000014a3d3149f0;
    %load/vec4 v0000014a3d315b30_0;
    %load/vec4 v0000014a3d315450_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315770_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d315770_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000014a3d300ae0;
T_5 ;
    %wait E_0000014a3d314670;
    %load/vec4 v0000014a3d372b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000014a3d372460_0, 0, 3;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000014a3d372be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0000014a3d372460_0, 0, 3;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000014a3d315a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0000014a3d372460_0, 0, 3;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000014a3d315950_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v0000014a3d372460_0, 0, 3;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014a3d372460_0, 0, 3;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000014a3d300ae0;
T_6 ;
    %wait E_0000014a3d314170;
    %load/vec4 v0000014a3d372b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d315db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d372a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d3158b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3153b0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d315db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d372a00_0, 0, 1;
    %load/vec4 v0000014a3d315a90_0;
    %store/vec4 v0000014a3d315130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3158b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3153b0_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d315db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d372a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d315130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3158b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d3153b0_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d372a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d315130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d315bd0_0, 0, 1;
    %load/vec4 v0000014a3d315950_0;
    %store/vec4 v0000014a3d3158b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3153b0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014a3d300ae0;
T_7 ;
    %wait E_0000014a3d3148f0;
    %load/vec4 v0000014a3d373ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a3d372b40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000014a3d372460_0;
    %assign/vec4 v0000014a3d372b40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014a3d2f3cc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d3732c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d373680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d372e60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000014a3d3723c0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000014a3d3732c0_0;
    %inv;
    %store/vec4 v0000014a3d3732c0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000014a3d2f3cc0;
T_9 ;
    %wait E_0000014a3d314630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3d373680_0, 0, 1;
    %wait E_0000014a3d314630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d373680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a3d372fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a3d3739a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3d372e60_0, 0, 1;
    %vpi_func 2 29 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0000014a3d372960_0, 0, 32;
    %vpi_call 2 30 "$display", "[%0t] Start", $time {0 0 0};
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 32 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0000014a3d372320_0, 0, 32;
    %vpi_func 2 33 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0000014a3d3723c0_0, 0, 1;
    %load/vec4 v0000014a3d372320_0;
    %load/vec4 v0000014a3d372960_0;
    %sub;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call 2 35 "$display", "[%3t] rx_start = %0b data_in = %5b, frame_error = %0b", $time, v0000014a3d372e60_0, v0000014a3d3723c0_0, v0000014a3d373360_0 {0 0 0};
    %load/vec4 v0000014a3d3723c0_0;
    %ix/getv/s 4, v0000014a3d372fa0_0;
    %store/vec4 v0000014a3d373e00_0, 4, 1;
    %load/vec4 v0000014a3d372fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014a3d372fa0_0, 0, 32;
    %vpi_func 2 38 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0000014a3d372960_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000014a3d372fa0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %vpi_call 2 42 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 43 "$display", "[%3t] rx_start = %0b data_in = %5b, frame_error = %0b", $time, v0000014a3d372e60_0, v0000014a3d373e00_0, v0000014a3d373360_0 {0 0 0};
    %vpi_call 2 44 "$display", "---------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a3d372fa0_0, 0, 32;
T_9.4 ;
    %wait E_0000014a3d314630;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %delay 10, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000014a3d2f3cc0;
T_10 ;
    %vpi_call 2 58 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\top_tb.sv";
    "./top.v";
    "./comparator.v";
    "./counter.v";
    "./controller.v";
    "./shift_register.v";
