
*** Running vivado
    with args -log fdma_mig_ddr_uiFDMA_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fdma_mig_ddr_uiFDMA_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fdma_mig_ddr_uiFDMA_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1629.078 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/xk265/extif/extif.ip_user_files/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top fdma_mig_ddr_uiFDMA_0_0 -part xc7z035ffg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-86] Your Synthesis license expires in 2 day(s)
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1632.301 ; gain = 3.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_uiFDMA_0_0' [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/synth/fdma_mig_ddr_uiFDMA_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'uiFDMA' [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:24]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:99]
INFO: [Synth 8-6155] done synthesizing module 'uiFDMA' (0#1) [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_uiFDMA_0_0' (0#1) [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/synth/fdma_mig_ddr_uiFDMA_0_0.v:53]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity uiFDMA does not have driver. [e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v:63]
WARNING: [Synth 8-7129] Port M_AXI_WID[1] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WID[0] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BVALID in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module uiFDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RLAST in module uiFDMA is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1721.109 ; gain = 92.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1721.109 ; gain = 92.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1721.109 ; gain = 92.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1721.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1797.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1797.914 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWID[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWID[0] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWSIZE[2] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWSIZE[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWBURST[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWBURST[0] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWLOCK driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWCACHE[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWPROT[2] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWPROT[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWPROT[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWQOS[3] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWQOS[2] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWQOS[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_AWQOS[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[15] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[14] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[13] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[12] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[11] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[10] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[9] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[8] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[7] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[6] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[5] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[4] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[3] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[2] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[1] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_WSTRB[0] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_BREADY driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARID[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARID[0] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARSIZE[2] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARSIZE[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARBURST[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARBURST[0] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARLOCK driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARCACHE[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARPROT[2] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARPROT[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARPROT[0] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARQOS[3] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARQOS[2] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARQOS[1] driven by constant 0
INFO: [Synth 8-3917] design fdma_mig_ddr_uiFDMA_0_0 has port M_AXI_ARQOS[0] driven by constant 0
WARNING: [Synth 8-7129] Port M_AXI_WID[1] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WID[0] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BVALID in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RLAST in module fdma_mig_ddr_uiFDMA_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    34|
|2     |LUT1   |     8|
|3     |LUT2   |    10|
|4     |LUT3   |    32|
|5     |LUT4   |    87|
|6     |LUT5   |    36|
|7     |LUT6   |    29|
|8     |FDRE   |   176|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1797.914 ; gain = 168.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1797.914 ; gain = 92.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1797.914 ; gain = 168.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1797.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1797.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb8202e5
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:47 . Memory (MB): peak = 1797.914 ; gain = 168.836
INFO: [Common 17-1381] The checkpoint 'E:/Project/xk265/extif/extif.runs/fdma_mig_ddr_uiFDMA_0_0_synth_1/fdma_mig_ddr_uiFDMA_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fdma_mig_ddr_uiFDMA_0_0, cache-ID = 3fc71c2d75b0b091
INFO: [Common 17-1381] The checkpoint 'E:/Project/xk265/extif/extif.runs/fdma_mig_ddr_uiFDMA_0_0_synth_1/fdma_mig_ddr_uiFDMA_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fdma_mig_ddr_uiFDMA_0_0_utilization_synth.rpt -pb fdma_mig_ddr_uiFDMA_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 02:18:04 2023...
