[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mux4_2|Mux2",
    "duplicate":"~Mux4_2|Mux4_2/Mux2:Mux2",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mux4_2|Mux2_1",
    "duplicate":"~Mux4_2|Mux4_2/Mux2_1:Mux2",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mux4_2|Mux2_2",
    "duplicate":"~Mux4_2|Mux4_2/Mux2_2:Mux2",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/chapter3"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mux4_2|Mux4_2>io_out",
    "sources":[
      "~Mux4_2|Mux4_2>io_sel",
      "~Mux4_2|Mux4_2>io_in3",
      "~Mux4_2|Mux4_2>io_in2",
      "~Mux4_2|Mux4_2>io_in1",
      "~Mux4_2|Mux4_2>io_in0"
    ]
  }
]