# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155lab1test
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_leds -L iCE40UP -Lf iCE40UP
# vsim -gui work.testbench_leds -L iCE40UP -Lf iCE40UP 
# Start time: 20:18:05 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(16): (vopt-2241) Connection width does not match width of port 'int_osc'. The port definition is at: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(29).
# ** Warning: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(16): (vopt-2241) Connection width does not match width of port 'reset'. The port definition is at: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(30).
# ** Warning: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(16): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 3, found 2.
# ** Warning: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(16): (vopt-2871) [TFMPC] - Missing connection for port 'led' (3rd connection).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.testbench_leds(fast)
vsim -gui -L iCE40UP -Lf iCE40UP work.testbench_leds -voptargs=+acc
# End time: 20:18:58 on Sep 01,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 9
# vsim -gui -L iCE40UP -Lf iCE40UP work.testbench_leds -voptargs="+acc" 
# Start time: 20:18:58 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_leds(fast)
# Loading work.led_blink(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 3, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_leds/dut File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'int_osc'. The port definition is at: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(29).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_leds/dut File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'reset'. The port definition is at: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(30).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_leds/dut File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv Line: 16
# ** Warning: (vsim-3722) C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(16): [TFMPC] - Missing connection for port 'led'.
add wave -position insertpoint  \
sim:/testbench_leds/clk \
sim:/testbench_leds/reset \
sim:/testbench_leds/s \
sim:/testbench_leds/led \
sim:/testbench_leds/led_exp \
sim:/testbench_leds/vectornum
run 1000
#          7 tests completed with          0 errors
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(54)
#    Time: 85 ns  Iteration: 1  Instance: /testbench_leds
# Break in Module testbench_leds at C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv line 54
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_sevseg
# End time: 20:21:19 on Sep 01,2025, Elapsed time: 0:02:21
# Errors: 0, Warnings: 7
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_sevseg 
# Start time: 20:21:19 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_sevseg(fast)
# Loading work.sevseg(fast)
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/testbench_sevseg/clk \
sim:/testbench_sevseg/reset \
sim:/testbench_sevseg/s \
sim:/testbench_sevseg/seg \
sim:/testbench_sevseg/seg_exp \
sim:/testbench_sevseg/vectornum
run 1000
#         16 tests completed with          0 errors
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_sevseg.sv(56)
#    Time: 175 ns  Iteration: 1  Instance: /testbench_sevseg
# Break in Module testbench_sevseg at C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_sevseg.sv line 56
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_top
# End time: 20:22:42 on Sep 01,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_top 
# Start time: 20:22:42 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
# ** Error (suppressible): (vsim-3839) Variable '/testbench_top/dut/led', driven via a port connection, is multiply driven. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/dut/led_logic File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv Line: 22
# Error loading design
# End time: 20:23:04 on Sep 01,2025, Elapsed time: 0:00:22
# Errors: 1, Warnings: 2
-suppress 3839
# invalid command name "-suppress"
set USER_DEFINED_ELAB_OPTIONS "-suppress 3839"
# -suppress 3839
# Optimization canceled
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_top
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_top 
# Start time: 20:29:29 on Sep 01,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
# ** Error (suppressible): (vsim-3839) Variable '/testbench_top/dut/led', driven via a port connection, is multiply driven. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/dut/led_logic File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv Line: 22
# Error loading design
# End time: 20:29:53 on Sep 01,2025, Elapsed time: 0:00:24
# Errors: 1, Warnings: 1
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.top
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.top 
# Start time: 20:31:01 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
# ** Error (suppressible): (vsim-3839) Variable '/top/led', driven via a port connection, is multiply driven. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /top/led_logic File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv Line: 23
# Error loading design
# End time: 20:31:25 on Sep 01,2025, Elapsed time: 0:00:24
# Errors: 1, Warnings: 3
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.led_blink
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.led_blink 
# Start time: 20:31:58 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.led_blink(fast)
force reset 1
add wave -position insertpoint  \
sim:/led_blink/int_osc \
sim:/led_blink/reset \
sim:/led_blink/led \
sim:/led_blink/counter
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.led_blink(fast)
force reset 1
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.led_blink(fast)
add wave -position insertpoint  \
sim:/led_blink/int_osc \
sim:/led_blink/reset \
sim:/led_blink/led \
sim:/led_blink/counter
run 5000000000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.led_blink(fast)
force reset 1
run 5000000000
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_top
# End time: 20:37:01 on Sep 01,2025, Elapsed time: 0:05:03
# Errors: 0, Warnings: 2
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_top 
# Start time: 20:37:01 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
# ** Error (suppressible): (vsim-3839) Variable '/testbench_top/dut/led', driven via a port connection, is multiply driven. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/dut/led_logic File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv Line: 23
# Error loading design
# End time: 20:37:24 on Sep 01,2025, Elapsed time: 0:00:23
# Errors: 1, Warnings: 2
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_top
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_top 
# Start time: 20:44:18 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'led'. The port definition is at: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/dut/led_logic File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv Line: 23
# ** Error (suppressible): (vsim-3839) Variable '/testbench_top/dut/led', driven via a port connection, is multiply driven. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/dut/led_logic File: C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/lab1_ek.sv Line: 23
# Error loading design
# End time: 20:44:41 on Sep 01,2025, Elapsed time: 0:00:23
# Errors: 1, Warnings: 4
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_top
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_top 
# Start time: 20:46:28 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
add wave -position insertpoint  \
sim:/testbench_top/clk \
sim:/testbench_top/reset \
sim:/testbench_top/s \
sim:/testbench_top/seg \
sim:/testbench_top/seg_exp \
sim:/testbench_top/led \
sim:/testbench_top/led_exp \
sim:/testbench_top/vectornum
run 1000
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of testbench_blink_led.sv failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of testbench_blink_led.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_leds
# End time: 20:56:33 on Sep 01,2025, Elapsed time: 0:10:05
# Errors: 0, Warnings: 6
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_leds 
# Start time: 20:56:33 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_leds(fast)
# Loading work.leds(fast)
add wave -position insertpoint  \
sim:/testbench_leds/clk \
sim:/testbench_leds/reset \
sim:/testbench_leds/s \
sim:/testbench_leds/led \
sim:/testbench_leds/led_exp \
sim:/testbench_leds/vectornum
# Causality operation skipped due to absence of debug database file
run 1000
#          7 tests completed with          0 errors
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(54)
#    Time: 85 ns  Iteration: 1  Instance: /testbench_leds
# Break in Module testbench_leds at C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv line 54
add wave -position insertpoint  \
sim:/testbench_leds/clk \
sim:/testbench_leds/reset \
sim:/testbench_leds/s \
sim:/testbench_leds/led \
sim:/testbench_leds/led_exp \
sim:/testbench_leds/vectornum
run 1000
#          8 tests completed with          0 errors
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv(54)
#    Time: 95 ns  Iteration: 1  Instance: /testbench_leds
# Break in Module testbench_leds at C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_leds.sv line 54
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.sevseg
# End time: 20:58:37 on Sep 01,2025, Elapsed time: 0:02:04
# Errors: 0, Warnings: 2
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.sevseg 
# Start time: 20:58:37 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sevseg(fast)
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_sevseg
# End time: 20:59:40 on Sep 01,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_sevseg 
# Start time: 20:59:40 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_sevseg(fast)
# Loading work.sevseg(fast)
add wave -position insertpoint  \
sim:/testbench_sevseg/clk \
sim:/testbench_sevseg/reset \
sim:/testbench_sevseg/s \
sim:/testbench_sevseg/seg \
sim:/testbench_sevseg/seg_exp \
sim:/testbench_sevseg/vectornum
run 1000
#         16 tests completed with          0 errors
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_sevseg.sv(56)
#    Time: 175 ns  Iteration: 1  Instance: /testbench_sevseg
# Break in Module testbench_sevseg at C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_sevseg.sv line 56
# Load canceled
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of testbench_blink_led.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_blink_led
# End time: 21:01:19 on Sep 01,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_blink_led 
# Start time: 21:01:19 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_blink_led(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
add wave -position insertpoint  \
sim:/testbench_blink_led/reset \
sim:/testbench_blink_led/led2 \
sim:/testbench_blink_led/int_osc
run 5000000000
add wave -position insertpoint  \
sim:/testbench_blink_led/reset \
sim:/testbench_blink_led/led2 \
sim:/testbench_blink_led/int_osc
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of testbench_blink_led.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_blink_led
# End time: 21:06:18 on Sep 01,2025, Elapsed time: 0:04:59
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_blink_led 
# Start time: 21:06:18 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(23): (vopt-12003) Variable 'reset' written by continuous and procedural assignments. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(13). 
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(23): (vopt-12003) Variable 'reset' written by continuous and procedural assignments. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(13). 
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1.
# Error loading design
# End time: 21:06:19 on Sep 01,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_blink_led
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_blink_led 
# Start time: 21:06:44 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(23): (vopt-12003) Variable 'reset' written by continuous and procedural assignments. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(13). 
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(23): (vopt-12003) Variable 'reset' written by continuous and procedural assignments. See C:/Users/ekendrick/Documents/GitHub/e155-lab1/lab1-lattice/e155lab1/source/impl_1/testbench_blink_led.sv(13). 
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1.
# Error loading design
# End time: 21:06:45 on Sep 01,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# 4 compiles, 1 failed with no errors.
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of testbench_led_blink.sv failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of lab1_ek.sv was successful.
# Compile of testbench_leds.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of testbench_led_blink.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -Lf iCE40UP -voptargs=+acc work.testbench_top
# vsim -gui -L iCE40UP -Lf iCE40UP -voptargs="+acc" work.testbench_top 
# Start time: 21:43:16 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
add wave -position insertpoint  \
sim:/testbench_top/clk \
sim:/testbench_top/reset \
sim:/testbench_top/s \
sim:/testbench_top/seg \
sim:/testbench_top/seg_exp \
sim:/testbench_top/led \
sim:/testbench_top/led_exp \
sim:/testbench_top/vectornum
run 1000
# A time value could not be extracted from the current line
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_blink(fast)
# Loading work.leds(fast)
# Loading work.sevseg(fast)
run 2000
