{"vcs1":{"timestamp_begin":1682185283.626235493, "rt":0.32, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1682185284.009031600, "rt":0.39, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1682185284.447325136, "rt":0.23, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682185283.352548382}
{"VCS_COMP_START_TIME": 1682185283.352548382}
{"VCS_COMP_END_TIME": 1682185284.746862002}
{"VCS_USER_OPTIONS": "+lint=all -sverilog test.sv library.sv"}
{"vcs1": {"peak_mem": 336964}}
{"stitch_vcselab": {"peak_mem": 222604}}
