#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 4u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* BUZ */
#define BUZ__0__MASK 0x10u
#define BUZ__0__PC CYREG_PRT2_PC4
#define BUZ__0__PORT 2u
#define BUZ__0__SHIFT 4
#define BUZ__AG CYREG_PRT2_AG
#define BUZ__AMUX CYREG_PRT2_AMUX
#define BUZ__BIE CYREG_PRT2_BIE
#define BUZ__BIT_MASK CYREG_PRT2_BIT_MASK
#define BUZ__BYP CYREG_PRT2_BYP
#define BUZ__CTL CYREG_PRT2_CTL
#define BUZ__DM0 CYREG_PRT2_DM0
#define BUZ__DM1 CYREG_PRT2_DM1
#define BUZ__DM2 CYREG_PRT2_DM2
#define BUZ__DR CYREG_PRT2_DR
#define BUZ__INP_DIS CYREG_PRT2_INP_DIS
#define BUZ__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BUZ__LCD_EN CYREG_PRT2_LCD_EN
#define BUZ__MASK 0x10u
#define BUZ__PORT 2u
#define BUZ__PRT CYREG_PRT2_PRT
#define BUZ__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BUZ__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BUZ__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BUZ__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BUZ__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BUZ__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BUZ__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BUZ__PS CYREG_PRT2_PS
#define BUZ__SHIFT 4
#define BUZ__SLW CYREG_PRT2_SLW

/* VREF */
#define VREF__0__MASK 0x02u
#define VREF__0__PC CYREG_PRT6_PC1
#define VREF__0__PORT 6u
#define VREF__0__SHIFT 1
#define VREF__AG CYREG_PRT6_AG
#define VREF__AMUX CYREG_PRT6_AMUX
#define VREF__BIE CYREG_PRT6_BIE
#define VREF__BIT_MASK CYREG_PRT6_BIT_MASK
#define VREF__BYP CYREG_PRT6_BYP
#define VREF__CTL CYREG_PRT6_CTL
#define VREF__DM0 CYREG_PRT6_DM0
#define VREF__DM1 CYREG_PRT6_DM1
#define VREF__DM2 CYREG_PRT6_DM2
#define VREF__DR CYREG_PRT6_DR
#define VREF__INP_DIS CYREG_PRT6_INP_DIS
#define VREF__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define VREF__LCD_EN CYREG_PRT6_LCD_EN
#define VREF__MASK 0x02u
#define VREF__PORT 6u
#define VREF__PRT CYREG_PRT6_PRT
#define VREF__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define VREF__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define VREF__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define VREF__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define VREF__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define VREF__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define VREF__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define VREF__PS CYREG_PRT6_PS
#define VREF__SHIFT 1
#define VREF__SLW CYREG_PRT6_SLW

/* ADXL_X */
#define ADXL_X__0__MASK 0x10u
#define ADXL_X__0__PC CYREG_PRT0_PC4
#define ADXL_X__0__PORT 0u
#define ADXL_X__0__SHIFT 4
#define ADXL_X__AG CYREG_PRT0_AG
#define ADXL_X__AMUX CYREG_PRT0_AMUX
#define ADXL_X__BIE CYREG_PRT0_BIE
#define ADXL_X__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADXL_X__BYP CYREG_PRT0_BYP
#define ADXL_X__CTL CYREG_PRT0_CTL
#define ADXL_X__DM0 CYREG_PRT0_DM0
#define ADXL_X__DM1 CYREG_PRT0_DM1
#define ADXL_X__DM2 CYREG_PRT0_DM2
#define ADXL_X__DR CYREG_PRT0_DR
#define ADXL_X__INP_DIS CYREG_PRT0_INP_DIS
#define ADXL_X__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADXL_X__LCD_EN CYREG_PRT0_LCD_EN
#define ADXL_X__MASK 0x10u
#define ADXL_X__PORT 0u
#define ADXL_X__PRT CYREG_PRT0_PRT
#define ADXL_X__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADXL_X__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADXL_X__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADXL_X__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADXL_X__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADXL_X__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADXL_X__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADXL_X__PS CYREG_PRT0_PS
#define ADXL_X__SHIFT 4
#define ADXL_X__SLW CYREG_PRT0_SLW

/* ADXL_Y */
#define ADXL_Y__0__MASK 0x40u
#define ADXL_Y__0__PC CYREG_PRT0_PC6
#define ADXL_Y__0__PORT 0u
#define ADXL_Y__0__SHIFT 6
#define ADXL_Y__AG CYREG_PRT0_AG
#define ADXL_Y__AMUX CYREG_PRT0_AMUX
#define ADXL_Y__BIE CYREG_PRT0_BIE
#define ADXL_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADXL_Y__BYP CYREG_PRT0_BYP
#define ADXL_Y__CTL CYREG_PRT0_CTL
#define ADXL_Y__DM0 CYREG_PRT0_DM0
#define ADXL_Y__DM1 CYREG_PRT0_DM1
#define ADXL_Y__DM2 CYREG_PRT0_DM2
#define ADXL_Y__DR CYREG_PRT0_DR
#define ADXL_Y__INP_DIS CYREG_PRT0_INP_DIS
#define ADXL_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADXL_Y__LCD_EN CYREG_PRT0_LCD_EN
#define ADXL_Y__MASK 0x40u
#define ADXL_Y__PORT 0u
#define ADXL_Y__PRT CYREG_PRT0_PRT
#define ADXL_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADXL_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADXL_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADXL_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADXL_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADXL_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADXL_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADXL_Y__PS CYREG_PRT0_PS
#define ADXL_Y__SHIFT 6
#define ADXL_Y__SLW CYREG_PRT0_SLW

/* ADXL_Z */
#define ADXL_Z__0__MASK 0x20u
#define ADXL_Z__0__PC CYREG_PRT0_PC5
#define ADXL_Z__0__PORT 0u
#define ADXL_Z__0__SHIFT 5
#define ADXL_Z__AG CYREG_PRT0_AG
#define ADXL_Z__AMUX CYREG_PRT0_AMUX
#define ADXL_Z__BIE CYREG_PRT0_BIE
#define ADXL_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADXL_Z__BYP CYREG_PRT0_BYP
#define ADXL_Z__CTL CYREG_PRT0_CTL
#define ADXL_Z__DM0 CYREG_PRT0_DM0
#define ADXL_Z__DM1 CYREG_PRT0_DM1
#define ADXL_Z__DM2 CYREG_PRT0_DM2
#define ADXL_Z__DR CYREG_PRT0_DR
#define ADXL_Z__INP_DIS CYREG_PRT0_INP_DIS
#define ADXL_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADXL_Z__LCD_EN CYREG_PRT0_LCD_EN
#define ADXL_Z__MASK 0x20u
#define ADXL_Z__PORT 0u
#define ADXL_Z__PRT CYREG_PRT0_PRT
#define ADXL_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADXL_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADXL_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADXL_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADXL_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADXL_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADXL_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADXL_Z__PS CYREG_PRT0_PS
#define ADXL_Z__SHIFT 5
#define ADXL_Z__SLW CYREG_PRT0_SLW

/* CC_SCL */
#define CC_SCL__0__MASK 0x10u
#define CC_SCL__0__PC CYREG_PRT12_PC4
#define CC_SCL__0__PORT 12u
#define CC_SCL__0__SHIFT 4
#define CC_SCL__AG CYREG_PRT12_AG
#define CC_SCL__BIE CYREG_PRT12_BIE
#define CC_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define CC_SCL__BYP CYREG_PRT12_BYP
#define CC_SCL__DM0 CYREG_PRT12_DM0
#define CC_SCL__DM1 CYREG_PRT12_DM1
#define CC_SCL__DM2 CYREG_PRT12_DM2
#define CC_SCL__DR CYREG_PRT12_DR
#define CC_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define CC_SCL__MASK 0x10u
#define CC_SCL__PORT 12u
#define CC_SCL__PRT CYREG_PRT12_PRT
#define CC_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CC_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CC_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CC_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CC_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CC_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CC_SCL__PS CYREG_PRT12_PS
#define CC_SCL__SHIFT 4
#define CC_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define CC_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CC_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CC_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CC_SCL__SLW CYREG_PRT12_SLW

/* CC_SDA */
#define CC_SDA__0__MASK 0x20u
#define CC_SDA__0__PC CYREG_PRT12_PC5
#define CC_SDA__0__PORT 12u
#define CC_SDA__0__SHIFT 5
#define CC_SDA__AG CYREG_PRT12_AG
#define CC_SDA__BIE CYREG_PRT12_BIE
#define CC_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define CC_SDA__BYP CYREG_PRT12_BYP
#define CC_SDA__DM0 CYREG_PRT12_DM0
#define CC_SDA__DM1 CYREG_PRT12_DM1
#define CC_SDA__DM2 CYREG_PRT12_DM2
#define CC_SDA__DR CYREG_PRT12_DR
#define CC_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define CC_SDA__MASK 0x20u
#define CC_SDA__PORT 12u
#define CC_SDA__PRT CYREG_PRT12_PRT
#define CC_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CC_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CC_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CC_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CC_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CC_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CC_SDA__PS CYREG_PRT12_PS
#define CC_SDA__SHIFT 5
#define CC_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define CC_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CC_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CC_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CC_SDA__SLW CYREG_PRT12_SLW

/* LED_OK */
#define LED_OK__0__MASK 0x08u
#define LED_OK__0__PC CYREG_PRT2_PC3
#define LED_OK__0__PORT 2u
#define LED_OK__0__SHIFT 3
#define LED_OK__AG CYREG_PRT2_AG
#define LED_OK__AMUX CYREG_PRT2_AMUX
#define LED_OK__BIE CYREG_PRT2_BIE
#define LED_OK__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_OK__BYP CYREG_PRT2_BYP
#define LED_OK__CTL CYREG_PRT2_CTL
#define LED_OK__DM0 CYREG_PRT2_DM0
#define LED_OK__DM1 CYREG_PRT2_DM1
#define LED_OK__DM2 CYREG_PRT2_DM2
#define LED_OK__DR CYREG_PRT2_DR
#define LED_OK__INP_DIS CYREG_PRT2_INP_DIS
#define LED_OK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_OK__LCD_EN CYREG_PRT2_LCD_EN
#define LED_OK__MASK 0x08u
#define LED_OK__PORT 2u
#define LED_OK__PRT CYREG_PRT2_PRT
#define LED_OK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_OK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_OK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_OK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_OK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_OK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_OK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_OK__PS CYREG_PRT2_PS
#define LED_OK__SHIFT 3
#define LED_OK__SLW CYREG_PRT2_SLW

/* ADXL_ST */
#define ADXL_ST__0__MASK 0x04u
#define ADXL_ST__0__PC CYREG_IO_PC_PRT15_PC2
#define ADXL_ST__0__PORT 15u
#define ADXL_ST__0__SHIFT 2
#define ADXL_ST__AG CYREG_PRT15_AG
#define ADXL_ST__AMUX CYREG_PRT15_AMUX
#define ADXL_ST__BIE CYREG_PRT15_BIE
#define ADXL_ST__BIT_MASK CYREG_PRT15_BIT_MASK
#define ADXL_ST__BYP CYREG_PRT15_BYP
#define ADXL_ST__CTL CYREG_PRT15_CTL
#define ADXL_ST__DM0 CYREG_PRT15_DM0
#define ADXL_ST__DM1 CYREG_PRT15_DM1
#define ADXL_ST__DM2 CYREG_PRT15_DM2
#define ADXL_ST__DR CYREG_PRT15_DR
#define ADXL_ST__INP_DIS CYREG_PRT15_INP_DIS
#define ADXL_ST__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ADXL_ST__LCD_EN CYREG_PRT15_LCD_EN
#define ADXL_ST__MASK 0x04u
#define ADXL_ST__PORT 15u
#define ADXL_ST__PRT CYREG_PRT15_PRT
#define ADXL_ST__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ADXL_ST__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ADXL_ST__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ADXL_ST__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ADXL_ST__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ADXL_ST__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ADXL_ST__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ADXL_ST__PS CYREG_PRT15_PS
#define ADXL_ST__SHIFT 2
#define ADXL_ST__SLW CYREG_PRT15_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* ITG_INT */
#define ITG_INT__0__MASK 0x10u
#define ITG_INT__0__PC CYREG_PRT3_PC4
#define ITG_INT__0__PORT 3u
#define ITG_INT__0__SHIFT 4
#define ITG_INT__AG CYREG_PRT3_AG
#define ITG_INT__AMUX CYREG_PRT3_AMUX
#define ITG_INT__BIE CYREG_PRT3_BIE
#define ITG_INT__BIT_MASK CYREG_PRT3_BIT_MASK
#define ITG_INT__BYP CYREG_PRT3_BYP
#define ITG_INT__CTL CYREG_PRT3_CTL
#define ITG_INT__DM0 CYREG_PRT3_DM0
#define ITG_INT__DM1 CYREG_PRT3_DM1
#define ITG_INT__DM2 CYREG_PRT3_DM2
#define ITG_INT__DR CYREG_PRT3_DR
#define ITG_INT__INP_DIS CYREG_PRT3_INP_DIS
#define ITG_INT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ITG_INT__LCD_EN CYREG_PRT3_LCD_EN
#define ITG_INT__MASK 0x10u
#define ITG_INT__PORT 3u
#define ITG_INT__PRT CYREG_PRT3_PRT
#define ITG_INT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ITG_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ITG_INT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ITG_INT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ITG_INT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ITG_INT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ITG_INT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ITG_INT__PS CYREG_PRT3_PS
#define ITG_INT__SHIFT 4
#define ITG_INT__SLW CYREG_PRT3_SLW

/* LORA_RX */
#define LORA_RX__0__MASK 0x01u
#define LORA_RX__0__PC CYREG_PRT12_PC0
#define LORA_RX__0__PORT 12u
#define LORA_RX__0__SHIFT 0
#define LORA_RX__AG CYREG_PRT12_AG
#define LORA_RX__BIE CYREG_PRT12_BIE
#define LORA_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define LORA_RX__BYP CYREG_PRT12_BYP
#define LORA_RX__DM0 CYREG_PRT12_DM0
#define LORA_RX__DM1 CYREG_PRT12_DM1
#define LORA_RX__DM2 CYREG_PRT12_DM2
#define LORA_RX__DR CYREG_PRT12_DR
#define LORA_RX__INP_DIS CYREG_PRT12_INP_DIS
#define LORA_RX__MASK 0x01u
#define LORA_RX__PORT 12u
#define LORA_RX__PRT CYREG_PRT12_PRT
#define LORA_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LORA_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LORA_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LORA_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LORA_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LORA_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LORA_RX__PS CYREG_PRT12_PS
#define LORA_RX__SHIFT 0
#define LORA_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define LORA_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LORA_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LORA_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LORA_RX__SLW CYREG_PRT12_SLW

/* LORA_TX */
#define LORA_TX__0__MASK 0x02u
#define LORA_TX__0__PC CYREG_PRT12_PC1
#define LORA_TX__0__PORT 12u
#define LORA_TX__0__SHIFT 1
#define LORA_TX__AG CYREG_PRT12_AG
#define LORA_TX__BIE CYREG_PRT12_BIE
#define LORA_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define LORA_TX__BYP CYREG_PRT12_BYP
#define LORA_TX__DM0 CYREG_PRT12_DM0
#define LORA_TX__DM1 CYREG_PRT12_DM1
#define LORA_TX__DM2 CYREG_PRT12_DM2
#define LORA_TX__DR CYREG_PRT12_DR
#define LORA_TX__INP_DIS CYREG_PRT12_INP_DIS
#define LORA_TX__MASK 0x02u
#define LORA_TX__PORT 12u
#define LORA_TX__PRT CYREG_PRT12_PRT
#define LORA_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LORA_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LORA_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LORA_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LORA_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LORA_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LORA_TX__PS CYREG_PRT12_PS
#define LORA_TX__SHIFT 1
#define LORA_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define LORA_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LORA_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LORA_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LORA_TX__SLW CYREG_PRT12_SLW

/* PSOC_RX */
#define PSOC_RX__0__MASK 0x20u
#define PSOC_RX__0__PC CYREG_PRT6_PC5
#define PSOC_RX__0__PORT 6u
#define PSOC_RX__0__SHIFT 5
#define PSOC_RX__AG CYREG_PRT6_AG
#define PSOC_RX__AMUX CYREG_PRT6_AMUX
#define PSOC_RX__BIE CYREG_PRT6_BIE
#define PSOC_RX__BIT_MASK CYREG_PRT6_BIT_MASK
#define PSOC_RX__BYP CYREG_PRT6_BYP
#define PSOC_RX__CTL CYREG_PRT6_CTL
#define PSOC_RX__DM0 CYREG_PRT6_DM0
#define PSOC_RX__DM1 CYREG_PRT6_DM1
#define PSOC_RX__DM2 CYREG_PRT6_DM2
#define PSOC_RX__DR CYREG_PRT6_DR
#define PSOC_RX__INP_DIS CYREG_PRT6_INP_DIS
#define PSOC_RX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PSOC_RX__LCD_EN CYREG_PRT6_LCD_EN
#define PSOC_RX__MASK 0x20u
#define PSOC_RX__PORT 6u
#define PSOC_RX__PRT CYREG_PRT6_PRT
#define PSOC_RX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PSOC_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PSOC_RX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PSOC_RX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PSOC_RX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PSOC_RX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PSOC_RX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PSOC_RX__PS CYREG_PRT6_PS
#define PSOC_RX__SHIFT 5
#define PSOC_RX__SLW CYREG_PRT6_SLW

/* PSOC_TX */
#define PSOC_TX__0__MASK 0x08u
#define PSOC_TX__0__PC CYREG_PRT6_PC3
#define PSOC_TX__0__PORT 6u
#define PSOC_TX__0__SHIFT 3
#define PSOC_TX__AG CYREG_PRT6_AG
#define PSOC_TX__AMUX CYREG_PRT6_AMUX
#define PSOC_TX__BIE CYREG_PRT6_BIE
#define PSOC_TX__BIT_MASK CYREG_PRT6_BIT_MASK
#define PSOC_TX__BYP CYREG_PRT6_BYP
#define PSOC_TX__CTL CYREG_PRT6_CTL
#define PSOC_TX__DM0 CYREG_PRT6_DM0
#define PSOC_TX__DM1 CYREG_PRT6_DM1
#define PSOC_TX__DM2 CYREG_PRT6_DM2
#define PSOC_TX__DR CYREG_PRT6_DR
#define PSOC_TX__INP_DIS CYREG_PRT6_INP_DIS
#define PSOC_TX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PSOC_TX__LCD_EN CYREG_PRT6_LCD_EN
#define PSOC_TX__MASK 0x08u
#define PSOC_TX__PORT 6u
#define PSOC_TX__PRT CYREG_PRT6_PRT
#define PSOC_TX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PSOC_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PSOC_TX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PSOC_TX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PSOC_TX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PSOC_TX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PSOC_TX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PSOC_TX__PS CYREG_PRT6_PS
#define PSOC_TX__SHIFT 3
#define PSOC_TX__SLW CYREG_PRT6_SLW

/* CC_nALCC */
#define CC_nALCC__0__MASK 0x80u
#define CC_nALCC__0__PC CYREG_PRT6_PC7
#define CC_nALCC__0__PORT 6u
#define CC_nALCC__0__SHIFT 7
#define CC_nALCC__AG CYREG_PRT6_AG
#define CC_nALCC__AMUX CYREG_PRT6_AMUX
#define CC_nALCC__BIE CYREG_PRT6_BIE
#define CC_nALCC__BIT_MASK CYREG_PRT6_BIT_MASK
#define CC_nALCC__BYP CYREG_PRT6_BYP
#define CC_nALCC__CTL CYREG_PRT6_CTL
#define CC_nALCC__DM0 CYREG_PRT6_DM0
#define CC_nALCC__DM1 CYREG_PRT6_DM1
#define CC_nALCC__DM2 CYREG_PRT6_DM2
#define CC_nALCC__DR CYREG_PRT6_DR
#define CC_nALCC__INP_DIS CYREG_PRT6_INP_DIS
#define CC_nALCC__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CC_nALCC__LCD_EN CYREG_PRT6_LCD_EN
#define CC_nALCC__MASK 0x80u
#define CC_nALCC__PORT 6u
#define CC_nALCC__PRT CYREG_PRT6_PRT
#define CC_nALCC__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CC_nALCC__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CC_nALCC__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CC_nALCC__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CC_nALCC__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CC_nALCC__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CC_nALCC__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CC_nALCC__PS CYREG_PRT6_PS
#define CC_nALCC__SHIFT 7
#define CC_nALCC__SLW CYREG_PRT6_SLW

/* HOME_PAN */
#define HOME_PAN__0__MASK 0x20u
#define HOME_PAN__0__PC CYREG_IO_PC_PRT15_PC5
#define HOME_PAN__0__PORT 15u
#define HOME_PAN__0__SHIFT 5
#define HOME_PAN__AG CYREG_PRT15_AG
#define HOME_PAN__AMUX CYREG_PRT15_AMUX
#define HOME_PAN__BIE CYREG_PRT15_BIE
#define HOME_PAN__BIT_MASK CYREG_PRT15_BIT_MASK
#define HOME_PAN__BYP CYREG_PRT15_BYP
#define HOME_PAN__CTL CYREG_PRT15_CTL
#define HOME_PAN__DM0 CYREG_PRT15_DM0
#define HOME_PAN__DM1 CYREG_PRT15_DM1
#define HOME_PAN__DM2 CYREG_PRT15_DM2
#define HOME_PAN__DR CYREG_PRT15_DR
#define HOME_PAN__INP_DIS CYREG_PRT15_INP_DIS
#define HOME_PAN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define HOME_PAN__LCD_EN CYREG_PRT15_LCD_EN
#define HOME_PAN__MASK 0x20u
#define HOME_PAN__PORT 15u
#define HOME_PAN__PRT CYREG_PRT15_PRT
#define HOME_PAN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define HOME_PAN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define HOME_PAN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define HOME_PAN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define HOME_PAN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define HOME_PAN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define HOME_PAN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define HOME_PAN__PS CYREG_PRT15_PS
#define HOME_PAN__SHIFT 5
#define HOME_PAN__SLW CYREG_PRT15_SLW

/* PAN_ENCA */
#define PAN_ENCA__0__MASK 0x20u
#define PAN_ENCA__0__PC CYREG_PRT2_PC5
#define PAN_ENCA__0__PORT 2u
#define PAN_ENCA__0__SHIFT 5
#define PAN_ENCA__AG CYREG_PRT2_AG
#define PAN_ENCA__AMUX CYREG_PRT2_AMUX
#define PAN_ENCA__BIE CYREG_PRT2_BIE
#define PAN_ENCA__BIT_MASK CYREG_PRT2_BIT_MASK
#define PAN_ENCA__BYP CYREG_PRT2_BYP
#define PAN_ENCA__CTL CYREG_PRT2_CTL
#define PAN_ENCA__DM0 CYREG_PRT2_DM0
#define PAN_ENCA__DM1 CYREG_PRT2_DM1
#define PAN_ENCA__DM2 CYREG_PRT2_DM2
#define PAN_ENCA__DR CYREG_PRT2_DR
#define PAN_ENCA__INP_DIS CYREG_PRT2_INP_DIS
#define PAN_ENCA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PAN_ENCA__LCD_EN CYREG_PRT2_LCD_EN
#define PAN_ENCA__MASK 0x20u
#define PAN_ENCA__PORT 2u
#define PAN_ENCA__PRT CYREG_PRT2_PRT
#define PAN_ENCA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PAN_ENCA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PAN_ENCA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PAN_ENCA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PAN_ENCA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PAN_ENCA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PAN_ENCA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PAN_ENCA__PS CYREG_PRT2_PS
#define PAN_ENCA__SHIFT 5
#define PAN_ENCA__SLW CYREG_PRT2_SLW

/* PAN_ENCB */
#define PAN_ENCB__0__MASK 0x40u
#define PAN_ENCB__0__PC CYREG_PRT2_PC6
#define PAN_ENCB__0__PORT 2u
#define PAN_ENCB__0__SHIFT 6
#define PAN_ENCB__AG CYREG_PRT2_AG
#define PAN_ENCB__AMUX CYREG_PRT2_AMUX
#define PAN_ENCB__BIE CYREG_PRT2_BIE
#define PAN_ENCB__BIT_MASK CYREG_PRT2_BIT_MASK
#define PAN_ENCB__BYP CYREG_PRT2_BYP
#define PAN_ENCB__CTL CYREG_PRT2_CTL
#define PAN_ENCB__DM0 CYREG_PRT2_DM0
#define PAN_ENCB__DM1 CYREG_PRT2_DM1
#define PAN_ENCB__DM2 CYREG_PRT2_DM2
#define PAN_ENCB__DR CYREG_PRT2_DR
#define PAN_ENCB__INP_DIS CYREG_PRT2_INP_DIS
#define PAN_ENCB__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PAN_ENCB__LCD_EN CYREG_PRT2_LCD_EN
#define PAN_ENCB__MASK 0x40u
#define PAN_ENCB__PORT 2u
#define PAN_ENCB__PRT CYREG_PRT2_PRT
#define PAN_ENCB__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PAN_ENCB__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PAN_ENCB__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PAN_ENCB__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PAN_ENCB__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PAN_ENCB__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PAN_ENCB__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PAN_ENCB__PS CYREG_PRT2_PS
#define PAN_ENCB__SHIFT 6
#define PAN_ENCB__SLW CYREG_PRT2_SLW

/* UART_USB_BUART */
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_USB_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_USB_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define UART_USB_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_USB_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define UART_USB_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_USB_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_USB_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_USB_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_USB_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define UART_USB_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_USB_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_USB_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_USB_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_USB_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define UART_USB_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define UART_USB_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_USB_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define UART_USB_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define UART_USB_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_USB_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_USB_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define UART_USB_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define UART_USB_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_USB_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_USB_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_USB_BUART_sRX_RxSts__3__POS 3
#define UART_USB_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_USB_BUART_sRX_RxSts__4__POS 4
#define UART_USB_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_USB_BUART_sRX_RxSts__5__POS 5
#define UART_USB_BUART_sRX_RxSts__MASK 0x38u
#define UART_USB_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_USB_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_USB_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_USB_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_USB_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_USB_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_USB_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_USB_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_USB_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_USB_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_USB_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_USB_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_USB_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_USB_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_USB_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_USB_BUART_sTX_TxSts__0__POS 0
#define UART_USB_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_USB_BUART_sTX_TxSts__1__POS 1
#define UART_USB_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_USB_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_USB_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_USB_BUART_sTX_TxSts__2__POS 2
#define UART_USB_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_USB_BUART_sTX_TxSts__3__POS 3
#define UART_USB_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_USB_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_USB_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_USB_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* UART_USB_IntClock */
#define UART_USB_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_USB_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_USB_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_USB_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_USB_IntClock__INDEX 0x02u
#define UART_USB_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_USB_IntClock__PM_ACT_MSK 0x04u
#define UART_USB_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_USB_IntClock__PM_STBY_MSK 0x04u

/* V3_nSHDN */
#define V3_nSHDN__0__MASK 0x20u
#define V3_nSHDN__0__PC CYREG_PRT5_PC5
#define V3_nSHDN__0__PORT 5u
#define V3_nSHDN__0__SHIFT 5
#define V3_nSHDN__AG CYREG_PRT5_AG
#define V3_nSHDN__AMUX CYREG_PRT5_AMUX
#define V3_nSHDN__BIE CYREG_PRT5_BIE
#define V3_nSHDN__BIT_MASK CYREG_PRT5_BIT_MASK
#define V3_nSHDN__BYP CYREG_PRT5_BYP
#define V3_nSHDN__CTL CYREG_PRT5_CTL
#define V3_nSHDN__DM0 CYREG_PRT5_DM0
#define V3_nSHDN__DM1 CYREG_PRT5_DM1
#define V3_nSHDN__DM2 CYREG_PRT5_DM2
#define V3_nSHDN__DR CYREG_PRT5_DR
#define V3_nSHDN__INP_DIS CYREG_PRT5_INP_DIS
#define V3_nSHDN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define V3_nSHDN__LCD_EN CYREG_PRT5_LCD_EN
#define V3_nSHDN__MASK 0x20u
#define V3_nSHDN__PORT 5u
#define V3_nSHDN__PRT CYREG_PRT5_PRT
#define V3_nSHDN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define V3_nSHDN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define V3_nSHDN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define V3_nSHDN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define V3_nSHDN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define V3_nSHDN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define V3_nSHDN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define V3_nSHDN__PS CYREG_PRT5_PS
#define V3_nSHDN__SHIFT 5
#define V3_nSHDN__SLW CYREG_PRT5_SLW

/* WaveDAC8_BuffAmp_ABuf */
#define WaveDAC8_BuffAmp_ABuf__CR CYREG_OPAMP2_CR
#define WaveDAC8_BuffAmp_ABuf__MX CYREG_OPAMP2_MX
#define WaveDAC8_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define WaveDAC8_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define WaveDAC8_BuffAmp_ABuf__PM_ACT_MSK 0x04u
#define WaveDAC8_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define WaveDAC8_BuffAmp_ABuf__PM_STBY_MSK 0x04u
#define WaveDAC8_BuffAmp_ABuf__RSVD CYREG_OPAMP2_RSVD
#define WaveDAC8_BuffAmp_ABuf__SW CYREG_OPAMP2_SW
#define WaveDAC8_BuffAmp_ABuf__TR0 CYREG_OPAMP2_TR0
#define WaveDAC8_BuffAmp_ABuf__TR1 CYREG_OPAMP2_TR1

/* WaveDAC8_DacClk */
#define WaveDAC8_DacClk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define WaveDAC8_DacClk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define WaveDAC8_DacClk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define WaveDAC8_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_DacClk__INDEX 0x03u
#define WaveDAC8_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_DacClk__PM_ACT_MSK 0x08u
#define WaveDAC8_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_DacClk__PM_STBY_MSK 0x08u

/* WaveDAC8_VDAC8_viDAC8 */
#define WaveDAC8_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC8_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC8_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC8_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC8_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC8_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC8_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC8_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC8_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC8_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC8_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC8_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC8_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC8_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC8_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC8_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC8_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC8_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC8_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC8_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* WaveDAC8_Wave1_DMA */
#define WaveDAC8_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC8_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_Wave2_DMA */
#define WaveDAC8_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC8_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_Wave2_DMA__TERMOUT1_SEL 0u

/* isr_CTRL */
#define isr_CTRL__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_CTRL__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_CTRL__INTC_MASK 0x10u
#define isr_CTRL__INTC_NUMBER 4u
#define isr_CTRL__INTC_PRIOR_NUM 5u
#define isr_CTRL__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_CTRL__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_CTRL__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BAT_CHRGn */
#define BAT_CHRGn__0__MASK 0x80u
#define BAT_CHRGn__0__PC CYREG_PRT1_PC7
#define BAT_CHRGn__0__PORT 1u
#define BAT_CHRGn__0__SHIFT 7
#define BAT_CHRGn__AG CYREG_PRT1_AG
#define BAT_CHRGn__AMUX CYREG_PRT1_AMUX
#define BAT_CHRGn__BIE CYREG_PRT1_BIE
#define BAT_CHRGn__BIT_MASK CYREG_PRT1_BIT_MASK
#define BAT_CHRGn__BYP CYREG_PRT1_BYP
#define BAT_CHRGn__CTL CYREG_PRT1_CTL
#define BAT_CHRGn__DM0 CYREG_PRT1_DM0
#define BAT_CHRGn__DM1 CYREG_PRT1_DM1
#define BAT_CHRGn__DM2 CYREG_PRT1_DM2
#define BAT_CHRGn__DR CYREG_PRT1_DR
#define BAT_CHRGn__INP_DIS CYREG_PRT1_INP_DIS
#define BAT_CHRGn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BAT_CHRGn__LCD_EN CYREG_PRT1_LCD_EN
#define BAT_CHRGn__MASK 0x80u
#define BAT_CHRGn__PORT 1u
#define BAT_CHRGn__PRT CYREG_PRT1_PRT
#define BAT_CHRGn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BAT_CHRGn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BAT_CHRGn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BAT_CHRGn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BAT_CHRGn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BAT_CHRGn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BAT_CHRGn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BAT_CHRGn__PS CYREG_PRT1_PS
#define BAT_CHRGn__SHIFT 7
#define BAT_CHRGn__SLW CYREG_PRT1_SLW

/* Clock_SYS */
#define Clock_SYS__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_SYS__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_SYS__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_SYS__CFG2_SRC_SEL_MASK 0x07u
#define Clock_SYS__INDEX 0x04u
#define Clock_SYS__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_SYS__PM_ACT_MSK 0x10u
#define Clock_SYS__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_SYS__PM_STBY_MSK 0x10u

/* DEBUG_LED */
#define DEBUG_LED__0__MASK 0x80u
#define DEBUG_LED__0__PC CYREG_PRT5_PC7
#define DEBUG_LED__0__PORT 5u
#define DEBUG_LED__0__SHIFT 7
#define DEBUG_LED__AG CYREG_PRT5_AG
#define DEBUG_LED__AMUX CYREG_PRT5_AMUX
#define DEBUG_LED__BIE CYREG_PRT5_BIE
#define DEBUG_LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_LED__BYP CYREG_PRT5_BYP
#define DEBUG_LED__CTL CYREG_PRT5_CTL
#define DEBUG_LED__DM0 CYREG_PRT5_DM0
#define DEBUG_LED__DM1 CYREG_PRT5_DM1
#define DEBUG_LED__DM2 CYREG_PRT5_DM2
#define DEBUG_LED__DR CYREG_PRT5_DR
#define DEBUG_LED__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_LED__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_LED__MASK 0x80u
#define DEBUG_LED__PORT 5u
#define DEBUG_LED__PRT CYREG_PRT5_PRT
#define DEBUG_LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_LED__PS CYREG_PRT5_PS
#define DEBUG_LED__SHIFT 7
#define DEBUG_LED__SLW CYREG_PRT5_SLW

/* HOME_TILT */
#define HOME_TILT__0__MASK 0x10u
#define HOME_TILT__0__PC CYREG_IO_PC_PRT15_PC4
#define HOME_TILT__0__PORT 15u
#define HOME_TILT__0__SHIFT 4
#define HOME_TILT__AG CYREG_PRT15_AG
#define HOME_TILT__AMUX CYREG_PRT15_AMUX
#define HOME_TILT__BIE CYREG_PRT15_BIE
#define HOME_TILT__BIT_MASK CYREG_PRT15_BIT_MASK
#define HOME_TILT__BYP CYREG_PRT15_BYP
#define HOME_TILT__CTL CYREG_PRT15_CTL
#define HOME_TILT__DM0 CYREG_PRT15_DM0
#define HOME_TILT__DM1 CYREG_PRT15_DM1
#define HOME_TILT__DM2 CYREG_PRT15_DM2
#define HOME_TILT__DR CYREG_PRT15_DR
#define HOME_TILT__INP_DIS CYREG_PRT15_INP_DIS
#define HOME_TILT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define HOME_TILT__LCD_EN CYREG_PRT15_LCD_EN
#define HOME_TILT__MASK 0x10u
#define HOME_TILT__PORT 15u
#define HOME_TILT__PRT CYREG_PRT15_PRT
#define HOME_TILT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define HOME_TILT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define HOME_TILT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define HOME_TILT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define HOME_TILT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define HOME_TILT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define HOME_TILT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define HOME_TILT__PS CYREG_PRT15_PS
#define HOME_TILT__SHIFT 4
#define HOME_TILT__SLW CYREG_PRT15_SLW

/* LED_FAULT */
#define LED_FAULT__0__MASK 0x04u
#define LED_FAULT__0__PC CYREG_PRT2_PC2
#define LED_FAULT__0__PORT 2u
#define LED_FAULT__0__SHIFT 2
#define LED_FAULT__AG CYREG_PRT2_AG
#define LED_FAULT__AMUX CYREG_PRT2_AMUX
#define LED_FAULT__BIE CYREG_PRT2_BIE
#define LED_FAULT__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_FAULT__BYP CYREG_PRT2_BYP
#define LED_FAULT__CTL CYREG_PRT2_CTL
#define LED_FAULT__DM0 CYREG_PRT2_DM0
#define LED_FAULT__DM1 CYREG_PRT2_DM1
#define LED_FAULT__DM2 CYREG_PRT2_DM2
#define LED_FAULT__DR CYREG_PRT2_DR
#define LED_FAULT__INP_DIS CYREG_PRT2_INP_DIS
#define LED_FAULT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_FAULT__LCD_EN CYREG_PRT2_LCD_EN
#define LED_FAULT__MASK 0x04u
#define LED_FAULT__PORT 2u
#define LED_FAULT__PRT CYREG_PRT2_PRT
#define LED_FAULT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_FAULT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_FAULT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_FAULT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_FAULT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_FAULT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_FAULT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_FAULT__PS CYREG_PRT2_PS
#define LED_FAULT__SHIFT 2
#define LED_FAULT__SLW CYREG_PRT2_SLW

/* LORA_CTSn */
#define LORA_CTSn__0__MASK 0x02u
#define LORA_CTSn__0__PC CYREG_PRT4_PC1
#define LORA_CTSn__0__PORT 4u
#define LORA_CTSn__0__SHIFT 1
#define LORA_CTSn__AG CYREG_PRT4_AG
#define LORA_CTSn__AMUX CYREG_PRT4_AMUX
#define LORA_CTSn__BIE CYREG_PRT4_BIE
#define LORA_CTSn__BIT_MASK CYREG_PRT4_BIT_MASK
#define LORA_CTSn__BYP CYREG_PRT4_BYP
#define LORA_CTSn__CTL CYREG_PRT4_CTL
#define LORA_CTSn__DM0 CYREG_PRT4_DM0
#define LORA_CTSn__DM1 CYREG_PRT4_DM1
#define LORA_CTSn__DM2 CYREG_PRT4_DM2
#define LORA_CTSn__DR CYREG_PRT4_DR
#define LORA_CTSn__INP_DIS CYREG_PRT4_INP_DIS
#define LORA_CTSn__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LORA_CTSn__LCD_EN CYREG_PRT4_LCD_EN
#define LORA_CTSn__MASK 0x02u
#define LORA_CTSn__PORT 4u
#define LORA_CTSn__PRT CYREG_PRT4_PRT
#define LORA_CTSn__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LORA_CTSn__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LORA_CTSn__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LORA_CTSn__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LORA_CTSn__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LORA_CTSn__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LORA_CTSn__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LORA_CTSn__PS CYREG_PRT4_PS
#define LORA_CTSn__SHIFT 1
#define LORA_CTSn__SLW CYREG_PRT4_SLW

/* LORA_RTSn */
#define LORA_RTSn__0__MASK 0x80u
#define LORA_RTSn__0__PC CYREG_PRT3_PC7
#define LORA_RTSn__0__PORT 3u
#define LORA_RTSn__0__SHIFT 7
#define LORA_RTSn__AG CYREG_PRT3_AG
#define LORA_RTSn__AMUX CYREG_PRT3_AMUX
#define LORA_RTSn__BIE CYREG_PRT3_BIE
#define LORA_RTSn__BIT_MASK CYREG_PRT3_BIT_MASK
#define LORA_RTSn__BYP CYREG_PRT3_BYP
#define LORA_RTSn__CTL CYREG_PRT3_CTL
#define LORA_RTSn__DM0 CYREG_PRT3_DM0
#define LORA_RTSn__DM1 CYREG_PRT3_DM1
#define LORA_RTSn__DM2 CYREG_PRT3_DM2
#define LORA_RTSn__DR CYREG_PRT3_DR
#define LORA_RTSn__INP_DIS CYREG_PRT3_INP_DIS
#define LORA_RTSn__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LORA_RTSn__LCD_EN CYREG_PRT3_LCD_EN
#define LORA_RTSn__MASK 0x80u
#define LORA_RTSn__PORT 3u
#define LORA_RTSn__PRT CYREG_PRT3_PRT
#define LORA_RTSn__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LORA_RTSn__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LORA_RTSn__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LORA_RTSn__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LORA_RTSn__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LORA_RTSn__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LORA_RTSn__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LORA_RTSn__PS CYREG_PRT3_PS
#define LORA_RTSn__SHIFT 7
#define LORA_RTSn__SLW CYREG_PRT3_SLW

/* LORA_SETA */
#define LORA_SETA__0__MASK 0x40u
#define LORA_SETA__0__PC CYREG_PRT3_PC6
#define LORA_SETA__0__PORT 3u
#define LORA_SETA__0__SHIFT 6
#define LORA_SETA__AG CYREG_PRT3_AG
#define LORA_SETA__AMUX CYREG_PRT3_AMUX
#define LORA_SETA__BIE CYREG_PRT3_BIE
#define LORA_SETA__BIT_MASK CYREG_PRT3_BIT_MASK
#define LORA_SETA__BYP CYREG_PRT3_BYP
#define LORA_SETA__CTL CYREG_PRT3_CTL
#define LORA_SETA__DM0 CYREG_PRT3_DM0
#define LORA_SETA__DM1 CYREG_PRT3_DM1
#define LORA_SETA__DM2 CYREG_PRT3_DM2
#define LORA_SETA__DR CYREG_PRT3_DR
#define LORA_SETA__INP_DIS CYREG_PRT3_INP_DIS
#define LORA_SETA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LORA_SETA__LCD_EN CYREG_PRT3_LCD_EN
#define LORA_SETA__MASK 0x40u
#define LORA_SETA__PORT 3u
#define LORA_SETA__PRT CYREG_PRT3_PRT
#define LORA_SETA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LORA_SETA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LORA_SETA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LORA_SETA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LORA_SETA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LORA_SETA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LORA_SETA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LORA_SETA__PS CYREG_PRT3_PS
#define LORA_SETA__SHIFT 6
#define LORA_SETA__SLW CYREG_PRT3_SLW

/* PGA_ASTIM_SC */
#define PGA_ASTIM_SC__BST CYREG_SC2_BST
#define PGA_ASTIM_SC__CLK CYREG_SC2_CLK
#define PGA_ASTIM_SC__CMPINV CYREG_SC_CMPINV
#define PGA_ASTIM_SC__CMPINV_MASK 0x04u
#define PGA_ASTIM_SC__CPTR CYREG_SC_CPTR
#define PGA_ASTIM_SC__CPTR_MASK 0x04u
#define PGA_ASTIM_SC__CR0 CYREG_SC2_CR0
#define PGA_ASTIM_SC__CR1 CYREG_SC2_CR1
#define PGA_ASTIM_SC__CR2 CYREG_SC2_CR2
#define PGA_ASTIM_SC__MSK CYREG_SC_MSK
#define PGA_ASTIM_SC__MSK_MASK 0x04u
#define PGA_ASTIM_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_ASTIM_SC__PM_ACT_MSK 0x04u
#define PGA_ASTIM_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_ASTIM_SC__PM_STBY_MSK 0x04u
#define PGA_ASTIM_SC__SR CYREG_SC_SR
#define PGA_ASTIM_SC__SR_MASK 0x04u
#define PGA_ASTIM_SC__SW0 CYREG_SC2_SW0
#define PGA_ASTIM_SC__SW10 CYREG_SC2_SW10
#define PGA_ASTIM_SC__SW2 CYREG_SC2_SW2
#define PGA_ASTIM_SC__SW3 CYREG_SC2_SW3
#define PGA_ASTIM_SC__SW4 CYREG_SC2_SW4
#define PGA_ASTIM_SC__SW6 CYREG_SC2_SW6
#define PGA_ASTIM_SC__SW7 CYREG_SC2_SW7
#define PGA_ASTIM_SC__SW8 CYREG_SC2_SW8
#define PGA_ASTIM_SC__WRK1 CYREG_SC_WRK1
#define PGA_ASTIM_SC__WRK1_MASK 0x04u

/* SENSE_VCC */
#define SENSE_VCC__0__MASK 0x01u
#define SENSE_VCC__0__PC CYREG_PRT6_PC0
#define SENSE_VCC__0__PORT 6u
#define SENSE_VCC__0__SHIFT 0
#define SENSE_VCC__AG CYREG_PRT6_AG
#define SENSE_VCC__AMUX CYREG_PRT6_AMUX
#define SENSE_VCC__BIE CYREG_PRT6_BIE
#define SENSE_VCC__BIT_MASK CYREG_PRT6_BIT_MASK
#define SENSE_VCC__BYP CYREG_PRT6_BYP
#define SENSE_VCC__CTL CYREG_PRT6_CTL
#define SENSE_VCC__DM0 CYREG_PRT6_DM0
#define SENSE_VCC__DM1 CYREG_PRT6_DM1
#define SENSE_VCC__DM2 CYREG_PRT6_DM2
#define SENSE_VCC__DR CYREG_PRT6_DR
#define SENSE_VCC__INP_DIS CYREG_PRT6_INP_DIS
#define SENSE_VCC__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SENSE_VCC__LCD_EN CYREG_PRT6_LCD_EN
#define SENSE_VCC__MASK 0x01u
#define SENSE_VCC__PORT 6u
#define SENSE_VCC__PRT CYREG_PRT6_PRT
#define SENSE_VCC__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SENSE_VCC__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SENSE_VCC__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SENSE_VCC__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SENSE_VCC__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SENSE_VCC__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SENSE_VCC__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SENSE_VCC__PS CYREG_PRT6_PS
#define SENSE_VCC__SHIFT 0
#define SENSE_VCC__SLW CYREG_PRT6_SLW

/* TILT_ENCA */
#define TILT_ENCA__0__MASK 0x80u
#define TILT_ENCA__0__PC CYREG_PRT2_PC7
#define TILT_ENCA__0__PORT 2u
#define TILT_ENCA__0__SHIFT 7
#define TILT_ENCA__AG CYREG_PRT2_AG
#define TILT_ENCA__AMUX CYREG_PRT2_AMUX
#define TILT_ENCA__BIE CYREG_PRT2_BIE
#define TILT_ENCA__BIT_MASK CYREG_PRT2_BIT_MASK
#define TILT_ENCA__BYP CYREG_PRT2_BYP
#define TILT_ENCA__CTL CYREG_PRT2_CTL
#define TILT_ENCA__DM0 CYREG_PRT2_DM0
#define TILT_ENCA__DM1 CYREG_PRT2_DM1
#define TILT_ENCA__DM2 CYREG_PRT2_DM2
#define TILT_ENCA__DR CYREG_PRT2_DR
#define TILT_ENCA__INP_DIS CYREG_PRT2_INP_DIS
#define TILT_ENCA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TILT_ENCA__LCD_EN CYREG_PRT2_LCD_EN
#define TILT_ENCA__MASK 0x80u
#define TILT_ENCA__PORT 2u
#define TILT_ENCA__PRT CYREG_PRT2_PRT
#define TILT_ENCA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TILT_ENCA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TILT_ENCA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TILT_ENCA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TILT_ENCA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TILT_ENCA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TILT_ENCA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TILT_ENCA__PS CYREG_PRT2_PS
#define TILT_ENCA__SHIFT 7
#define TILT_ENCA__SLW CYREG_PRT2_SLW

/* TILT_ENCB */
#define TILT_ENCB__0__MASK 0x40u
#define TILT_ENCB__0__PC CYREG_PRT12_PC6
#define TILT_ENCB__0__PORT 12u
#define TILT_ENCB__0__SHIFT 6
#define TILT_ENCB__AG CYREG_PRT12_AG
#define TILT_ENCB__BIE CYREG_PRT12_BIE
#define TILT_ENCB__BIT_MASK CYREG_PRT12_BIT_MASK
#define TILT_ENCB__BYP CYREG_PRT12_BYP
#define TILT_ENCB__DM0 CYREG_PRT12_DM0
#define TILT_ENCB__DM1 CYREG_PRT12_DM1
#define TILT_ENCB__DM2 CYREG_PRT12_DM2
#define TILT_ENCB__DR CYREG_PRT12_DR
#define TILT_ENCB__INP_DIS CYREG_PRT12_INP_DIS
#define TILT_ENCB__MASK 0x40u
#define TILT_ENCB__PORT 12u
#define TILT_ENCB__PRT CYREG_PRT12_PRT
#define TILT_ENCB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TILT_ENCB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TILT_ENCB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TILT_ENCB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TILT_ENCB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TILT_ENCB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TILT_ENCB__PS CYREG_PRT12_PS
#define TILT_ENCB__SHIFT 6
#define TILT_ENCB__SIO_CFG CYREG_PRT12_SIO_CFG
#define TILT_ENCB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TILT_ENCB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TILT_ENCB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TILT_ENCB__SLW CYREG_PRT12_SLW

/* isr_Ticks */
#define isr_Ticks__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Ticks__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Ticks__INTC_MASK 0x200u
#define isr_Ticks__INTC_NUMBER 9u
#define isr_Ticks__INTC_PRIOR_NUM 7u
#define isr_Ticks__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_Ticks__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Ticks__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BAT_FAULTn */
#define BAT_FAULTn__0__MASK 0x40u
#define BAT_FAULTn__0__PC CYREG_PRT1_PC6
#define BAT_FAULTn__0__PORT 1u
#define BAT_FAULTn__0__SHIFT 6
#define BAT_FAULTn__AG CYREG_PRT1_AG
#define BAT_FAULTn__AMUX CYREG_PRT1_AMUX
#define BAT_FAULTn__BIE CYREG_PRT1_BIE
#define BAT_FAULTn__BIT_MASK CYREG_PRT1_BIT_MASK
#define BAT_FAULTn__BYP CYREG_PRT1_BYP
#define BAT_FAULTn__CTL CYREG_PRT1_CTL
#define BAT_FAULTn__DM0 CYREG_PRT1_DM0
#define BAT_FAULTn__DM1 CYREG_PRT1_DM1
#define BAT_FAULTn__DM2 CYREG_PRT1_DM2
#define BAT_FAULTn__DR CYREG_PRT1_DR
#define BAT_FAULTn__INP_DIS CYREG_PRT1_INP_DIS
#define BAT_FAULTn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BAT_FAULTn__LCD_EN CYREG_PRT1_LCD_EN
#define BAT_FAULTn__MASK 0x40u
#define BAT_FAULTn__PORT 1u
#define BAT_FAULTn__PRT CYREG_PRT1_PRT
#define BAT_FAULTn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BAT_FAULTn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BAT_FAULTn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BAT_FAULTn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BAT_FAULTn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BAT_FAULTn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BAT_FAULTn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BAT_FAULTn__PS CYREG_PRT1_PS
#define BAT_FAULTn__SHIFT 6
#define BAT_FAULTn__SLW CYREG_PRT1_SLW

/* Clock_CTRL */
#define Clock_CTRL__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define Clock_CTRL__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define Clock_CTRL__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define Clock_CTRL__CFG2_SRC_SEL_MASK 0x07u
#define Clock_CTRL__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define Clock_CTRL__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_CTRL__INDEX 0x01u
#define Clock_CTRL__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_CTRL__PM_ACT_MSK 0x02u
#define Clock_CTRL__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_CTRL__PM_STBY_MSK 0x02u

/* IMU_UM7_RX */
#define IMU_UM7_RX__0__MASK 0x40u
#define IMU_UM7_RX__0__PC CYREG_PRT5_PC6
#define IMU_UM7_RX__0__PORT 5u
#define IMU_UM7_RX__0__SHIFT 6
#define IMU_UM7_RX__AG CYREG_PRT5_AG
#define IMU_UM7_RX__AMUX CYREG_PRT5_AMUX
#define IMU_UM7_RX__BIE CYREG_PRT5_BIE
#define IMU_UM7_RX__BIT_MASK CYREG_PRT5_BIT_MASK
#define IMU_UM7_RX__BYP CYREG_PRT5_BYP
#define IMU_UM7_RX__CTL CYREG_PRT5_CTL
#define IMU_UM7_RX__DM0 CYREG_PRT5_DM0
#define IMU_UM7_RX__DM1 CYREG_PRT5_DM1
#define IMU_UM7_RX__DM2 CYREG_PRT5_DM2
#define IMU_UM7_RX__DR CYREG_PRT5_DR
#define IMU_UM7_RX__INP_DIS CYREG_PRT5_INP_DIS
#define IMU_UM7_RX__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IMU_UM7_RX__LCD_EN CYREG_PRT5_LCD_EN
#define IMU_UM7_RX__MASK 0x40u
#define IMU_UM7_RX__PORT 5u
#define IMU_UM7_RX__PRT CYREG_PRT5_PRT
#define IMU_UM7_RX__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IMU_UM7_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IMU_UM7_RX__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IMU_UM7_RX__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IMU_UM7_RX__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IMU_UM7_RX__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IMU_UM7_RX__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IMU_UM7_RX__PS CYREG_PRT5_PS
#define IMU_UM7_RX__SHIFT 6
#define IMU_UM7_RX__SLW CYREG_PRT5_SLW

/* IMU_UM7_TX */
#define IMU_UM7_TX__0__MASK 0x80u
#define IMU_UM7_TX__0__PC CYREG_PRT0_PC7
#define IMU_UM7_TX__0__PORT 0u
#define IMU_UM7_TX__0__SHIFT 7
#define IMU_UM7_TX__AG CYREG_PRT0_AG
#define IMU_UM7_TX__AMUX CYREG_PRT0_AMUX
#define IMU_UM7_TX__BIE CYREG_PRT0_BIE
#define IMU_UM7_TX__BIT_MASK CYREG_PRT0_BIT_MASK
#define IMU_UM7_TX__BYP CYREG_PRT0_BYP
#define IMU_UM7_TX__CTL CYREG_PRT0_CTL
#define IMU_UM7_TX__DM0 CYREG_PRT0_DM0
#define IMU_UM7_TX__DM1 CYREG_PRT0_DM1
#define IMU_UM7_TX__DM2 CYREG_PRT0_DM2
#define IMU_UM7_TX__DR CYREG_PRT0_DR
#define IMU_UM7_TX__INP_DIS CYREG_PRT0_INP_DIS
#define IMU_UM7_TX__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IMU_UM7_TX__LCD_EN CYREG_PRT0_LCD_EN
#define IMU_UM7_TX__MASK 0x80u
#define IMU_UM7_TX__PORT 0u
#define IMU_UM7_TX__PRT CYREG_PRT0_PRT
#define IMU_UM7_TX__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IMU_UM7_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IMU_UM7_TX__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IMU_UM7_TX__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IMU_UM7_TX__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IMU_UM7_TX__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IMU_UM7_TX__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IMU_UM7_TX__PS CYREG_PRT0_PS
#define IMU_UM7_TX__SHIFT 7
#define IMU_UM7_TX__SLW CYREG_PRT0_SLW

/* ITG_CS_NEW */
#define ITG_CS_NEW__0__MASK 0x04u
#define ITG_CS_NEW__0__PC CYREG_PRT3_PC2
#define ITG_CS_NEW__0__PORT 3u
#define ITG_CS_NEW__0__SHIFT 2
#define ITG_CS_NEW__AG CYREG_PRT3_AG
#define ITG_CS_NEW__AMUX CYREG_PRT3_AMUX
#define ITG_CS_NEW__BIE CYREG_PRT3_BIE
#define ITG_CS_NEW__BIT_MASK CYREG_PRT3_BIT_MASK
#define ITG_CS_NEW__BYP CYREG_PRT3_BYP
#define ITG_CS_NEW__CTL CYREG_PRT3_CTL
#define ITG_CS_NEW__DM0 CYREG_PRT3_DM0
#define ITG_CS_NEW__DM1 CYREG_PRT3_DM1
#define ITG_CS_NEW__DM2 CYREG_PRT3_DM2
#define ITG_CS_NEW__DR CYREG_PRT3_DR
#define ITG_CS_NEW__INP_DIS CYREG_PRT3_INP_DIS
#define ITG_CS_NEW__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ITG_CS_NEW__LCD_EN CYREG_PRT3_LCD_EN
#define ITG_CS_NEW__MASK 0x04u
#define ITG_CS_NEW__PORT 3u
#define ITG_CS_NEW__PRT CYREG_PRT3_PRT
#define ITG_CS_NEW__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ITG_CS_NEW__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ITG_CS_NEW__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ITG_CS_NEW__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ITG_CS_NEW__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ITG_CS_NEW__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ITG_CS_NEW__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ITG_CS_NEW__PS CYREG_PRT3_PS
#define ITG_CS_NEW__SHIFT 2
#define ITG_CS_NEW__SLW CYREG_PRT3_SLW

/* MOT_SLEEPn */
#define MOT_SLEEPn__0__MASK 0x02u
#define MOT_SLEEPn__0__PC CYREG_PRT5_PC1
#define MOT_SLEEPn__0__PORT 5u
#define MOT_SLEEPn__0__SHIFT 1
#define MOT_SLEEPn__AG CYREG_PRT5_AG
#define MOT_SLEEPn__AMUX CYREG_PRT5_AMUX
#define MOT_SLEEPn__BIE CYREG_PRT5_BIE
#define MOT_SLEEPn__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOT_SLEEPn__BYP CYREG_PRT5_BYP
#define MOT_SLEEPn__CTL CYREG_PRT5_CTL
#define MOT_SLEEPn__DM0 CYREG_PRT5_DM0
#define MOT_SLEEPn__DM1 CYREG_PRT5_DM1
#define MOT_SLEEPn__DM2 CYREG_PRT5_DM2
#define MOT_SLEEPn__DR CYREG_PRT5_DR
#define MOT_SLEEPn__INP_DIS CYREG_PRT5_INP_DIS
#define MOT_SLEEPn__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOT_SLEEPn__LCD_EN CYREG_PRT5_LCD_EN
#define MOT_SLEEPn__MASK 0x02u
#define MOT_SLEEPn__PORT 5u
#define MOT_SLEEPn__PRT CYREG_PRT5_PRT
#define MOT_SLEEPn__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOT_SLEEPn__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOT_SLEEPn__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOT_SLEEPn__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOT_SLEEPn__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOT_SLEEPn__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOT_SLEEPn__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOT_SLEEPn__PS CYREG_PRT5_PS
#define MOT_SLEEPn__SHIFT 1
#define MOT_SLEEPn__SLW CYREG_PRT5_SLW

/* OLED_4D_RX */
#define OLED_4D_RX__0__MASK 0x01u
#define OLED_4D_RX__0__PC CYREG_PRT4_PC0
#define OLED_4D_RX__0__PORT 4u
#define OLED_4D_RX__0__SHIFT 0
#define OLED_4D_RX__AG CYREG_PRT4_AG
#define OLED_4D_RX__AMUX CYREG_PRT4_AMUX
#define OLED_4D_RX__BIE CYREG_PRT4_BIE
#define OLED_4D_RX__BIT_MASK CYREG_PRT4_BIT_MASK
#define OLED_4D_RX__BYP CYREG_PRT4_BYP
#define OLED_4D_RX__CTL CYREG_PRT4_CTL
#define OLED_4D_RX__DM0 CYREG_PRT4_DM0
#define OLED_4D_RX__DM1 CYREG_PRT4_DM1
#define OLED_4D_RX__DM2 CYREG_PRT4_DM2
#define OLED_4D_RX__DR CYREG_PRT4_DR
#define OLED_4D_RX__INP_DIS CYREG_PRT4_INP_DIS
#define OLED_4D_RX__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define OLED_4D_RX__LCD_EN CYREG_PRT4_LCD_EN
#define OLED_4D_RX__MASK 0x01u
#define OLED_4D_RX__PORT 4u
#define OLED_4D_RX__PRT CYREG_PRT4_PRT
#define OLED_4D_RX__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define OLED_4D_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define OLED_4D_RX__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define OLED_4D_RX__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define OLED_4D_RX__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define OLED_4D_RX__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define OLED_4D_RX__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define OLED_4D_RX__PS CYREG_PRT4_PS
#define OLED_4D_RX__SHIFT 0
#define OLED_4D_RX__SLW CYREG_PRT4_SLW

/* OLED_4D_TX */
#define OLED_4D_TX__0__MASK 0x08u
#define OLED_4D_TX__0__PC CYREG_IO_PC_PRT15_PC3
#define OLED_4D_TX__0__PORT 15u
#define OLED_4D_TX__0__SHIFT 3
#define OLED_4D_TX__AG CYREG_PRT15_AG
#define OLED_4D_TX__AMUX CYREG_PRT15_AMUX
#define OLED_4D_TX__BIE CYREG_PRT15_BIE
#define OLED_4D_TX__BIT_MASK CYREG_PRT15_BIT_MASK
#define OLED_4D_TX__BYP CYREG_PRT15_BYP
#define OLED_4D_TX__CTL CYREG_PRT15_CTL
#define OLED_4D_TX__DM0 CYREG_PRT15_DM0
#define OLED_4D_TX__DM1 CYREG_PRT15_DM1
#define OLED_4D_TX__DM2 CYREG_PRT15_DM2
#define OLED_4D_TX__DR CYREG_PRT15_DR
#define OLED_4D_TX__INP_DIS CYREG_PRT15_INP_DIS
#define OLED_4D_TX__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define OLED_4D_TX__LCD_EN CYREG_PRT15_LCD_EN
#define OLED_4D_TX__MASK 0x08u
#define OLED_4D_TX__PORT 15u
#define OLED_4D_TX__PRT CYREG_PRT15_PRT
#define OLED_4D_TX__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define OLED_4D_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define OLED_4D_TX__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define OLED_4D_TX__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define OLED_4D_TX__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define OLED_4D_TX__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define OLED_4D_TX__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define OLED_4D_TX__PS CYREG_PRT15_PS
#define OLED_4D_TX__SHIFT 3
#define OLED_4D_TX__SLW CYREG_PRT15_SLW

/* PAN_MOT_FL */
#define PAN_MOT_FL__0__MASK 0x01u
#define PAN_MOT_FL__0__PC CYREG_PRT5_PC0
#define PAN_MOT_FL__0__PORT 5u
#define PAN_MOT_FL__0__SHIFT 0
#define PAN_MOT_FL__AG CYREG_PRT5_AG
#define PAN_MOT_FL__AMUX CYREG_PRT5_AMUX
#define PAN_MOT_FL__BIE CYREG_PRT5_BIE
#define PAN_MOT_FL__BIT_MASK CYREG_PRT5_BIT_MASK
#define PAN_MOT_FL__BYP CYREG_PRT5_BYP
#define PAN_MOT_FL__CTL CYREG_PRT5_CTL
#define PAN_MOT_FL__DM0 CYREG_PRT5_DM0
#define PAN_MOT_FL__DM1 CYREG_PRT5_DM1
#define PAN_MOT_FL__DM2 CYREG_PRT5_DM2
#define PAN_MOT_FL__DR CYREG_PRT5_DR
#define PAN_MOT_FL__INP_DIS CYREG_PRT5_INP_DIS
#define PAN_MOT_FL__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PAN_MOT_FL__LCD_EN CYREG_PRT5_LCD_EN
#define PAN_MOT_FL__MASK 0x01u
#define PAN_MOT_FL__PORT 5u
#define PAN_MOT_FL__PRT CYREG_PRT5_PRT
#define PAN_MOT_FL__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PAN_MOT_FL__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PAN_MOT_FL__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PAN_MOT_FL__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PAN_MOT_FL__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PAN_MOT_FL__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PAN_MOT_FL__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PAN_MOT_FL__PS CYREG_PRT5_PS
#define PAN_MOT_FL__SHIFT 0
#define PAN_MOT_FL__SLW CYREG_PRT5_SLW

/* SENSE_IPAN */
#define SENSE_IPAN__0__MASK 0x08u
#define SENSE_IPAN__0__PC CYREG_PRT0_PC3
#define SENSE_IPAN__0__PORT 0u
#define SENSE_IPAN__0__SHIFT 3
#define SENSE_IPAN__AG CYREG_PRT0_AG
#define SENSE_IPAN__AMUX CYREG_PRT0_AMUX
#define SENSE_IPAN__BIE CYREG_PRT0_BIE
#define SENSE_IPAN__BIT_MASK CYREG_PRT0_BIT_MASK
#define SENSE_IPAN__BYP CYREG_PRT0_BYP
#define SENSE_IPAN__CTL CYREG_PRT0_CTL
#define SENSE_IPAN__DM0 CYREG_PRT0_DM0
#define SENSE_IPAN__DM1 CYREG_PRT0_DM1
#define SENSE_IPAN__DM2 CYREG_PRT0_DM2
#define SENSE_IPAN__DR CYREG_PRT0_DR
#define SENSE_IPAN__INP_DIS CYREG_PRT0_INP_DIS
#define SENSE_IPAN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SENSE_IPAN__LCD_EN CYREG_PRT0_LCD_EN
#define SENSE_IPAN__MASK 0x08u
#define SENSE_IPAN__PORT 0u
#define SENSE_IPAN__PRT CYREG_PRT0_PRT
#define SENSE_IPAN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SENSE_IPAN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SENSE_IPAN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SENSE_IPAN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SENSE_IPAN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SENSE_IPAN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SENSE_IPAN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SENSE_IPAN__PS CYREG_PRT0_PS
#define SENSE_IPAN__SHIFT 3
#define SENSE_IPAN__SLW CYREG_PRT0_SLW

/* isr_BUTTON */
#define isr_BUTTON__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_BUTTON__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_BUTTON__INTC_MASK 0x04u
#define isr_BUTTON__INTC_NUMBER 2u
#define isr_BUTTON__INTC_PRIOR_NUM 7u
#define isr_BUTTON__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_BUTTON__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_BUTTON__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* nBUTTON_CW */
#define nBUTTON_CW__0__MASK 0x20u
#define nBUTTON_CW__0__PC CYREG_PRT4_PC5
#define nBUTTON_CW__0__PORT 4u
#define nBUTTON_CW__0__SHIFT 5
#define nBUTTON_CW__AG CYREG_PRT4_AG
#define nBUTTON_CW__AMUX CYREG_PRT4_AMUX
#define nBUTTON_CW__BIE CYREG_PRT4_BIE
#define nBUTTON_CW__BIT_MASK CYREG_PRT4_BIT_MASK
#define nBUTTON_CW__BYP CYREG_PRT4_BYP
#define nBUTTON_CW__CTL CYREG_PRT4_CTL
#define nBUTTON_CW__DM0 CYREG_PRT4_DM0
#define nBUTTON_CW__DM1 CYREG_PRT4_DM1
#define nBUTTON_CW__DM2 CYREG_PRT4_DM2
#define nBUTTON_CW__DR CYREG_PRT4_DR
#define nBUTTON_CW__INP_DIS CYREG_PRT4_INP_DIS
#define nBUTTON_CW__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define nBUTTON_CW__LCD_EN CYREG_PRT4_LCD_EN
#define nBUTTON_CW__MASK 0x20u
#define nBUTTON_CW__PORT 4u
#define nBUTTON_CW__PRT CYREG_PRT4_PRT
#define nBUTTON_CW__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define nBUTTON_CW__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define nBUTTON_CW__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define nBUTTON_CW__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define nBUTTON_CW__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define nBUTTON_CW__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define nBUTTON_CW__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define nBUTTON_CW__PS CYREG_PRT4_PS
#define nBUTTON_CW__SHIFT 5
#define nBUTTON_CW__SLW CYREG_PRT4_SLW

/* Counter_LED_CounterHW */
#define Counter_LED_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Counter_LED_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Counter_LED_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Counter_LED_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Counter_LED_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Counter_LED_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Counter_LED_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Counter_LED_CounterHW__PER0 CYREG_TMR0_PER0
#define Counter_LED_CounterHW__PER1 CYREG_TMR0_PER1
#define Counter_LED_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_LED_CounterHW__PM_ACT_MSK 0x01u
#define Counter_LED_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_LED_CounterHW__PM_STBY_MSK 0x01u
#define Counter_LED_CounterHW__RT0 CYREG_TMR0_RT0
#define Counter_LED_CounterHW__RT1 CYREG_TMR0_RT1
#define Counter_LED_CounterHW__SR0 CYREG_TMR0_SR0

/* I2C_COULOMB_I2C_FF */
#define I2C_COULOMB_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_COULOMB_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_COULOMB_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_COULOMB_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_COULOMB_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_COULOMB_I2C_FF__D CYREG_I2C_D
#define I2C_COULOMB_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_COULOMB_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_COULOMB_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_COULOMB_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_COULOMB_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_COULOMB_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_COULOMB_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_COULOMB_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_COULOMB_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_COULOMB_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_COULOMB_I2C_IRQ */
#define I2C_COULOMB_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_COULOMB_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_COULOMB_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_COULOMB_I2C_IRQ__INTC_NUMBER 15u
#define I2C_COULOMB_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_COULOMB_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_COULOMB_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_COULOMB_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED_WIFI_OK */
#define LED_WIFI_OK__0__MASK 0x02u
#define LED_WIFI_OK__0__PC CYREG_PRT2_PC1
#define LED_WIFI_OK__0__PORT 2u
#define LED_WIFI_OK__0__SHIFT 1
#define LED_WIFI_OK__AG CYREG_PRT2_AG
#define LED_WIFI_OK__AMUX CYREG_PRT2_AMUX
#define LED_WIFI_OK__BIE CYREG_PRT2_BIE
#define LED_WIFI_OK__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_WIFI_OK__BYP CYREG_PRT2_BYP
#define LED_WIFI_OK__CTL CYREG_PRT2_CTL
#define LED_WIFI_OK__DM0 CYREG_PRT2_DM0
#define LED_WIFI_OK__DM1 CYREG_PRT2_DM1
#define LED_WIFI_OK__DM2 CYREG_PRT2_DM2
#define LED_WIFI_OK__DR CYREG_PRT2_DR
#define LED_WIFI_OK__INP_DIS CYREG_PRT2_INP_DIS
#define LED_WIFI_OK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_WIFI_OK__LCD_EN CYREG_PRT2_LCD_EN
#define LED_WIFI_OK__MASK 0x02u
#define LED_WIFI_OK__PORT 2u
#define LED_WIFI_OK__PRT CYREG_PRT2_PRT
#define LED_WIFI_OK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_WIFI_OK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_WIFI_OK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_WIFI_OK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_WIFI_OK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_WIFI_OK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_WIFI_OK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_WIFI_OK__PS CYREG_PRT2_PS
#define LED_WIFI_OK__SHIFT 1
#define LED_WIFI_OK__SLW CYREG_PRT2_SLW

/* PAN_MOT_IN1 */
#define PAN_MOT_IN1__0__MASK 0x04u
#define PAN_MOT_IN1__0__PC CYREG_PRT5_PC2
#define PAN_MOT_IN1__0__PORT 5u
#define PAN_MOT_IN1__0__SHIFT 2
#define PAN_MOT_IN1__AG CYREG_PRT5_AG
#define PAN_MOT_IN1__AMUX CYREG_PRT5_AMUX
#define PAN_MOT_IN1__BIE CYREG_PRT5_BIE
#define PAN_MOT_IN1__BIT_MASK CYREG_PRT5_BIT_MASK
#define PAN_MOT_IN1__BYP CYREG_PRT5_BYP
#define PAN_MOT_IN1__CTL CYREG_PRT5_CTL
#define PAN_MOT_IN1__DM0 CYREG_PRT5_DM0
#define PAN_MOT_IN1__DM1 CYREG_PRT5_DM1
#define PAN_MOT_IN1__DM2 CYREG_PRT5_DM2
#define PAN_MOT_IN1__DR CYREG_PRT5_DR
#define PAN_MOT_IN1__INP_DIS CYREG_PRT5_INP_DIS
#define PAN_MOT_IN1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PAN_MOT_IN1__LCD_EN CYREG_PRT5_LCD_EN
#define PAN_MOT_IN1__MASK 0x04u
#define PAN_MOT_IN1__PORT 5u
#define PAN_MOT_IN1__PRT CYREG_PRT5_PRT
#define PAN_MOT_IN1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PAN_MOT_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PAN_MOT_IN1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PAN_MOT_IN1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PAN_MOT_IN1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PAN_MOT_IN1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PAN_MOT_IN1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PAN_MOT_IN1__PS CYREG_PRT5_PS
#define PAN_MOT_IN1__SHIFT 2
#define PAN_MOT_IN1__SLW CYREG_PRT5_SLW

/* PAN_MOT_IN2 */
#define PAN_MOT_IN2__0__MASK 0x08u
#define PAN_MOT_IN2__0__PC CYREG_PRT5_PC3
#define PAN_MOT_IN2__0__PORT 5u
#define PAN_MOT_IN2__0__SHIFT 3
#define PAN_MOT_IN2__AG CYREG_PRT5_AG
#define PAN_MOT_IN2__AMUX CYREG_PRT5_AMUX
#define PAN_MOT_IN2__BIE CYREG_PRT5_BIE
#define PAN_MOT_IN2__BIT_MASK CYREG_PRT5_BIT_MASK
#define PAN_MOT_IN2__BYP CYREG_PRT5_BYP
#define PAN_MOT_IN2__CTL CYREG_PRT5_CTL
#define PAN_MOT_IN2__DM0 CYREG_PRT5_DM0
#define PAN_MOT_IN2__DM1 CYREG_PRT5_DM1
#define PAN_MOT_IN2__DM2 CYREG_PRT5_DM2
#define PAN_MOT_IN2__DR CYREG_PRT5_DR
#define PAN_MOT_IN2__INP_DIS CYREG_PRT5_INP_DIS
#define PAN_MOT_IN2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PAN_MOT_IN2__LCD_EN CYREG_PRT5_LCD_EN
#define PAN_MOT_IN2__MASK 0x08u
#define PAN_MOT_IN2__PORT 5u
#define PAN_MOT_IN2__PRT CYREG_PRT5_PRT
#define PAN_MOT_IN2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PAN_MOT_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PAN_MOT_IN2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PAN_MOT_IN2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PAN_MOT_IN2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PAN_MOT_IN2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PAN_MOT_IN2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PAN_MOT_IN2__PS CYREG_PRT5_PS
#define PAN_MOT_IN2__SHIFT 3
#define PAN_MOT_IN2__SLW CYREG_PRT5_SLW

/* QuadDec_PAN_bQuadDec */
#define QuadDec_PAN_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_PAN_bQuadDec_Stsreg__0__POS 0
#define QuadDec_PAN_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_PAN_bQuadDec_Stsreg__1__POS 1
#define QuadDec_PAN_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec_PAN_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define QuadDec_PAN_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_PAN_bQuadDec_Stsreg__2__POS 2
#define QuadDec_PAN_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_PAN_bQuadDec_Stsreg__3__POS 3
#define QuadDec_PAN_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_PAN_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define QuadDec_PAN_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_PAN_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_PAN_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec_PAN_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_PAN_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_PAN_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* QuadDec_PAN_Cnt16_CounterUDB */
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* QuadDec_PAN_isr */
#define QuadDec_PAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_PAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_PAN_isr__INTC_MASK 0x01u
#define QuadDec_PAN_isr__INTC_NUMBER 0u
#define QuadDec_PAN_isr__INTC_PRIOR_NUM 7u
#define QuadDec_PAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec_PAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_PAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SENSE_ITILT */
#define SENSE_ITILT__0__MASK 0x04u
#define SENSE_ITILT__0__PC CYREG_PRT0_PC2
#define SENSE_ITILT__0__PORT 0u
#define SENSE_ITILT__0__SHIFT 2
#define SENSE_ITILT__AG CYREG_PRT0_AG
#define SENSE_ITILT__AMUX CYREG_PRT0_AMUX
#define SENSE_ITILT__BIE CYREG_PRT0_BIE
#define SENSE_ITILT__BIT_MASK CYREG_PRT0_BIT_MASK
#define SENSE_ITILT__BYP CYREG_PRT0_BYP
#define SENSE_ITILT__CTL CYREG_PRT0_CTL
#define SENSE_ITILT__DM0 CYREG_PRT0_DM0
#define SENSE_ITILT__DM1 CYREG_PRT0_DM1
#define SENSE_ITILT__DM2 CYREG_PRT0_DM2
#define SENSE_ITILT__DR CYREG_PRT0_DR
#define SENSE_ITILT__INP_DIS CYREG_PRT0_INP_DIS
#define SENSE_ITILT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SENSE_ITILT__LCD_EN CYREG_PRT0_LCD_EN
#define SENSE_ITILT__MASK 0x04u
#define SENSE_ITILT__PORT 0u
#define SENSE_ITILT__PRT CYREG_PRT0_PRT
#define SENSE_ITILT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SENSE_ITILT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SENSE_ITILT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SENSE_ITILT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SENSE_ITILT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SENSE_ITILT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SENSE_ITILT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SENSE_ITILT__PS CYREG_PRT0_PS
#define SENSE_ITILT__SHIFT 2
#define SENSE_ITILT__SLW CYREG_PRT0_SLW

/* TILT_MOT_FL */
#define TILT_MOT_FL__0__MASK 0x80u
#define TILT_MOT_FL__0__PC CYREG_PRT12_PC7
#define TILT_MOT_FL__0__PORT 12u
#define TILT_MOT_FL__0__SHIFT 7
#define TILT_MOT_FL__AG CYREG_PRT12_AG
#define TILT_MOT_FL__BIE CYREG_PRT12_BIE
#define TILT_MOT_FL__BIT_MASK CYREG_PRT12_BIT_MASK
#define TILT_MOT_FL__BYP CYREG_PRT12_BYP
#define TILT_MOT_FL__DM0 CYREG_PRT12_DM0
#define TILT_MOT_FL__DM1 CYREG_PRT12_DM1
#define TILT_MOT_FL__DM2 CYREG_PRT12_DM2
#define TILT_MOT_FL__DR CYREG_PRT12_DR
#define TILT_MOT_FL__INP_DIS CYREG_PRT12_INP_DIS
#define TILT_MOT_FL__MASK 0x80u
#define TILT_MOT_FL__PORT 12u
#define TILT_MOT_FL__PRT CYREG_PRT12_PRT
#define TILT_MOT_FL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TILT_MOT_FL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TILT_MOT_FL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TILT_MOT_FL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TILT_MOT_FL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TILT_MOT_FL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TILT_MOT_FL__PS CYREG_PRT12_PS
#define TILT_MOT_FL__SHIFT 7
#define TILT_MOT_FL__SIO_CFG CYREG_PRT12_SIO_CFG
#define TILT_MOT_FL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TILT_MOT_FL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TILT_MOT_FL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TILT_MOT_FL__SLW CYREG_PRT12_SLW

/* nBUTTON_CCW */
#define nBUTTON_CCW__0__MASK 0x80u
#define nBUTTON_CCW__0__PC CYREG_PRT4_PC7
#define nBUTTON_CCW__0__PORT 4u
#define nBUTTON_CCW__0__SHIFT 7
#define nBUTTON_CCW__AG CYREG_PRT4_AG
#define nBUTTON_CCW__AMUX CYREG_PRT4_AMUX
#define nBUTTON_CCW__BIE CYREG_PRT4_BIE
#define nBUTTON_CCW__BIT_MASK CYREG_PRT4_BIT_MASK
#define nBUTTON_CCW__BYP CYREG_PRT4_BYP
#define nBUTTON_CCW__CTL CYREG_PRT4_CTL
#define nBUTTON_CCW__DM0 CYREG_PRT4_DM0
#define nBUTTON_CCW__DM1 CYREG_PRT4_DM1
#define nBUTTON_CCW__DM2 CYREG_PRT4_DM2
#define nBUTTON_CCW__DR CYREG_PRT4_DR
#define nBUTTON_CCW__INP_DIS CYREG_PRT4_INP_DIS
#define nBUTTON_CCW__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define nBUTTON_CCW__LCD_EN CYREG_PRT4_LCD_EN
#define nBUTTON_CCW__MASK 0x80u
#define nBUTTON_CCW__PORT 4u
#define nBUTTON_CCW__PRT CYREG_PRT4_PRT
#define nBUTTON_CCW__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define nBUTTON_CCW__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define nBUTTON_CCW__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define nBUTTON_CCW__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define nBUTTON_CCW__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define nBUTTON_CCW__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define nBUTTON_CCW__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define nBUTTON_CCW__PS CYREG_PRT4_PS
#define nBUTTON_CCW__SHIFT 7
#define nBUTTON_CCW__SLW CYREG_PRT4_SLW

/* ASTIM_OUTPUT */
#define ASTIM_OUTPUT__0__MASK 0x04u
#define ASTIM_OUTPUT__0__PC CYREG_PRT6_PC2
#define ASTIM_OUTPUT__0__PORT 6u
#define ASTIM_OUTPUT__0__SHIFT 2
#define ASTIM_OUTPUT__AG CYREG_PRT6_AG
#define ASTIM_OUTPUT__AMUX CYREG_PRT6_AMUX
#define ASTIM_OUTPUT__BIE CYREG_PRT6_BIE
#define ASTIM_OUTPUT__BIT_MASK CYREG_PRT6_BIT_MASK
#define ASTIM_OUTPUT__BYP CYREG_PRT6_BYP
#define ASTIM_OUTPUT__CTL CYREG_PRT6_CTL
#define ASTIM_OUTPUT__DM0 CYREG_PRT6_DM0
#define ASTIM_OUTPUT__DM1 CYREG_PRT6_DM1
#define ASTIM_OUTPUT__DM2 CYREG_PRT6_DM2
#define ASTIM_OUTPUT__DR CYREG_PRT6_DR
#define ASTIM_OUTPUT__INP_DIS CYREG_PRT6_INP_DIS
#define ASTIM_OUTPUT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define ASTIM_OUTPUT__LCD_EN CYREG_PRT6_LCD_EN
#define ASTIM_OUTPUT__MASK 0x04u
#define ASTIM_OUTPUT__PORT 6u
#define ASTIM_OUTPUT__PRT CYREG_PRT6_PRT
#define ASTIM_OUTPUT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define ASTIM_OUTPUT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define ASTIM_OUTPUT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define ASTIM_OUTPUT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define ASTIM_OUTPUT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define ASTIM_OUTPUT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define ASTIM_OUTPUT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define ASTIM_OUTPUT__PS CYREG_PRT6_PS
#define ASTIM_OUTPUT__SHIFT 2
#define ASTIM_OUTPUT__SLW CYREG_PRT6_SLW

/* QuadDec_TILT_bQuadDec */
#define QuadDec_TILT_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_TILT_bQuadDec_Stsreg__0__POS 0
#define QuadDec_TILT_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_TILT_bQuadDec_Stsreg__1__POS 1
#define QuadDec_TILT_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_TILT_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define QuadDec_TILT_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_TILT_bQuadDec_Stsreg__2__POS 2
#define QuadDec_TILT_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_TILT_bQuadDec_Stsreg__3__POS 3
#define QuadDec_TILT_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_TILT_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define QuadDec_TILT_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_TILT_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_TILT_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_TILT_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define QuadDec_TILT_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define QuadDec_TILT_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB06_ST

/* QuadDec_TILT_Cnt16_CounterUDB */
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB04_ST

/* QuadDec_TILT_isr */
#define QuadDec_TILT_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_TILT_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_TILT_isr__INTC_MASK 0x02u
#define QuadDec_TILT_isr__INTC_NUMBER 1u
#define QuadDec_TILT_isr__INTC_PRIOR_NUM 7u
#define QuadDec_TILT_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_TILT_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_TILT_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TILT_MOT_IN1 */
#define TILT_MOT_IN1__0__MASK 0x10u
#define TILT_MOT_IN1__0__PC CYREG_PRT6_PC4
#define TILT_MOT_IN1__0__PORT 6u
#define TILT_MOT_IN1__0__SHIFT 4
#define TILT_MOT_IN1__AG CYREG_PRT6_AG
#define TILT_MOT_IN1__AMUX CYREG_PRT6_AMUX
#define TILT_MOT_IN1__BIE CYREG_PRT6_BIE
#define TILT_MOT_IN1__BIT_MASK CYREG_PRT6_BIT_MASK
#define TILT_MOT_IN1__BYP CYREG_PRT6_BYP
#define TILT_MOT_IN1__CTL CYREG_PRT6_CTL
#define TILT_MOT_IN1__DM0 CYREG_PRT6_DM0
#define TILT_MOT_IN1__DM1 CYREG_PRT6_DM1
#define TILT_MOT_IN1__DM2 CYREG_PRT6_DM2
#define TILT_MOT_IN1__DR CYREG_PRT6_DR
#define TILT_MOT_IN1__INP_DIS CYREG_PRT6_INP_DIS
#define TILT_MOT_IN1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TILT_MOT_IN1__LCD_EN CYREG_PRT6_LCD_EN
#define TILT_MOT_IN1__MASK 0x10u
#define TILT_MOT_IN1__PORT 6u
#define TILT_MOT_IN1__PRT CYREG_PRT6_PRT
#define TILT_MOT_IN1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TILT_MOT_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TILT_MOT_IN1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TILT_MOT_IN1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TILT_MOT_IN1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TILT_MOT_IN1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TILT_MOT_IN1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TILT_MOT_IN1__PS CYREG_PRT6_PS
#define TILT_MOT_IN1__SHIFT 4
#define TILT_MOT_IN1__SLW CYREG_PRT6_SLW

/* TILT_MOT_IN2 */
#define TILT_MOT_IN2__0__MASK 0x40u
#define TILT_MOT_IN2__0__PC CYREG_PRT6_PC6
#define TILT_MOT_IN2__0__PORT 6u
#define TILT_MOT_IN2__0__SHIFT 6
#define TILT_MOT_IN2__AG CYREG_PRT6_AG
#define TILT_MOT_IN2__AMUX CYREG_PRT6_AMUX
#define TILT_MOT_IN2__BIE CYREG_PRT6_BIE
#define TILT_MOT_IN2__BIT_MASK CYREG_PRT6_BIT_MASK
#define TILT_MOT_IN2__BYP CYREG_PRT6_BYP
#define TILT_MOT_IN2__CTL CYREG_PRT6_CTL
#define TILT_MOT_IN2__DM0 CYREG_PRT6_DM0
#define TILT_MOT_IN2__DM1 CYREG_PRT6_DM1
#define TILT_MOT_IN2__DM2 CYREG_PRT6_DM2
#define TILT_MOT_IN2__DR CYREG_PRT6_DR
#define TILT_MOT_IN2__INP_DIS CYREG_PRT6_INP_DIS
#define TILT_MOT_IN2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TILT_MOT_IN2__LCD_EN CYREG_PRT6_LCD_EN
#define TILT_MOT_IN2__MASK 0x40u
#define TILT_MOT_IN2__PORT 6u
#define TILT_MOT_IN2__PRT CYREG_PRT6_PRT
#define TILT_MOT_IN2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TILT_MOT_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TILT_MOT_IN2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TILT_MOT_IN2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TILT_MOT_IN2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TILT_MOT_IN2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TILT_MOT_IN2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TILT_MOT_IN2__PS CYREG_PRT6_PS
#define TILT_MOT_IN2__SHIFT 6
#define TILT_MOT_IN2__SLW CYREG_PRT6_SLW

/* VDAC8_ANAPOS_viDAC8 */
#define VDAC8_ANAPOS_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_ANAPOS_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_ANAPOS_viDAC8__D CYREG_DAC1_D
#define VDAC8_ANAPOS_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_ANAPOS_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_ANAPOS_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_ANAPOS_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_ANAPOS_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_ANAPOS_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_ANAPOS_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_ANAPOS_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_ANAPOS_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_ANAPOS_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_ANAPOS_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_ANAPOS_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_ANAPOS_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_ANAPOS_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_ANAPOS_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_ANAPOS_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_ANAPOS_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_ANAPOS_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_ANAPOS_viDAC8__TST CYREG_DAC1_TST

/* isr_CLU_EXEC */
#define isr_CLU_EXEC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_CLU_EXEC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_CLU_EXEC__INTC_MASK 0x08u
#define isr_CLU_EXEC__INTC_NUMBER 3u
#define isr_CLU_EXEC__INTC_PRIOR_NUM 7u
#define isr_CLU_EXEC__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_CLU_EXEC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_CLU_EXEC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* nBUTTON_PUSH */
#define nBUTTON_PUSH__0__MASK 0x40u
#define nBUTTON_PUSH__0__PC CYREG_PRT4_PC6
#define nBUTTON_PUSH__0__PORT 4u
#define nBUTTON_PUSH__0__SHIFT 6
#define nBUTTON_PUSH__AG CYREG_PRT4_AG
#define nBUTTON_PUSH__AMUX CYREG_PRT4_AMUX
#define nBUTTON_PUSH__BIE CYREG_PRT4_BIE
#define nBUTTON_PUSH__BIT_MASK CYREG_PRT4_BIT_MASK
#define nBUTTON_PUSH__BYP CYREG_PRT4_BYP
#define nBUTTON_PUSH__CTL CYREG_PRT4_CTL
#define nBUTTON_PUSH__DM0 CYREG_PRT4_DM0
#define nBUTTON_PUSH__DM1 CYREG_PRT4_DM1
#define nBUTTON_PUSH__DM2 CYREG_PRT4_DM2
#define nBUTTON_PUSH__DR CYREG_PRT4_DR
#define nBUTTON_PUSH__INP_DIS CYREG_PRT4_INP_DIS
#define nBUTTON_PUSH__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define nBUTTON_PUSH__LCD_EN CYREG_PRT4_LCD_EN
#define nBUTTON_PUSH__MASK 0x40u
#define nBUTTON_PUSH__PORT 4u
#define nBUTTON_PUSH__PRT CYREG_PRT4_PRT
#define nBUTTON_PUSH__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define nBUTTON_PUSH__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define nBUTTON_PUSH__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define nBUTTON_PUSH__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define nBUTTON_PUSH__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define nBUTTON_PUSH__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define nBUTTON_PUSH__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define nBUTTON_PUSH__PS CYREG_PRT4_PS
#define nBUTTON_PUSH__SHIFT 6
#define nBUTTON_PUSH__SLW CYREG_PRT4_SLW

/* ANAPOS_OUTPUT */
#define ANAPOS_OUTPUT__0__MASK 0x20u
#define ANAPOS_OUTPUT__0__PC CYREG_PRT1_PC5
#define ANAPOS_OUTPUT__0__PORT 1u
#define ANAPOS_OUTPUT__0__SHIFT 5
#define ANAPOS_OUTPUT__AG CYREG_PRT1_AG
#define ANAPOS_OUTPUT__AMUX CYREG_PRT1_AMUX
#define ANAPOS_OUTPUT__BIE CYREG_PRT1_BIE
#define ANAPOS_OUTPUT__BIT_MASK CYREG_PRT1_BIT_MASK
#define ANAPOS_OUTPUT__BYP CYREG_PRT1_BYP
#define ANAPOS_OUTPUT__CTL CYREG_PRT1_CTL
#define ANAPOS_OUTPUT__DM0 CYREG_PRT1_DM0
#define ANAPOS_OUTPUT__DM1 CYREG_PRT1_DM1
#define ANAPOS_OUTPUT__DM2 CYREG_PRT1_DM2
#define ANAPOS_OUTPUT__DR CYREG_PRT1_DR
#define ANAPOS_OUTPUT__INP_DIS CYREG_PRT1_INP_DIS
#define ANAPOS_OUTPUT__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ANAPOS_OUTPUT__LCD_EN CYREG_PRT1_LCD_EN
#define ANAPOS_OUTPUT__MASK 0x20u
#define ANAPOS_OUTPUT__PORT 1u
#define ANAPOS_OUTPUT__PRT CYREG_PRT1_PRT
#define ANAPOS_OUTPUT__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ANAPOS_OUTPUT__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ANAPOS_OUTPUT__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ANAPOS_OUTPUT__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ANAPOS_OUTPUT__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ANAPOS_OUTPUT__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ANAPOS_OUTPUT__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ANAPOS_OUTPUT__PS CYREG_PRT1_PS
#define ANAPOS_OUTPUT__SHIFT 5
#define ANAPOS_OUTPUT__SLW CYREG_PRT1_SLW

/* PWM_MOTOR_PAN_PWMHW */
#define PWM_MOTOR_PAN_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_MOTOR_PAN_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_MOTOR_PAN_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_MOTOR_PAN_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_MOTOR_PAN_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_MOTOR_PAN_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_MOTOR_PAN_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_MOTOR_PAN_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_MOTOR_PAN_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_MOTOR_PAN_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_MOTOR_PAN_PWMHW__PM_ACT_MSK 0x02u
#define PWM_MOTOR_PAN_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_MOTOR_PAN_PWMHW__PM_STBY_MSK 0x02u
#define PWM_MOTOR_PAN_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_MOTOR_PAN_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_MOTOR_PAN_PWMHW__SR0 CYREG_TMR1_SR0

/* V5_PHER_nSHDN */
#define V5_PHER_nSHDN__0__MASK 0x10u
#define V5_PHER_nSHDN__0__PC CYREG_PRT5_PC4
#define V5_PHER_nSHDN__0__PORT 5u
#define V5_PHER_nSHDN__0__SHIFT 4
#define V5_PHER_nSHDN__AG CYREG_PRT5_AG
#define V5_PHER_nSHDN__AMUX CYREG_PRT5_AMUX
#define V5_PHER_nSHDN__BIE CYREG_PRT5_BIE
#define V5_PHER_nSHDN__BIT_MASK CYREG_PRT5_BIT_MASK
#define V5_PHER_nSHDN__BYP CYREG_PRT5_BYP
#define V5_PHER_nSHDN__CTL CYREG_PRT5_CTL
#define V5_PHER_nSHDN__DM0 CYREG_PRT5_DM0
#define V5_PHER_nSHDN__DM1 CYREG_PRT5_DM1
#define V5_PHER_nSHDN__DM2 CYREG_PRT5_DM2
#define V5_PHER_nSHDN__DR CYREG_PRT5_DR
#define V5_PHER_nSHDN__INP_DIS CYREG_PRT5_INP_DIS
#define V5_PHER_nSHDN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define V5_PHER_nSHDN__LCD_EN CYREG_PRT5_LCD_EN
#define V5_PHER_nSHDN__MASK 0x10u
#define V5_PHER_nSHDN__PORT 5u
#define V5_PHER_nSHDN__PRT CYREG_PRT5_PRT
#define V5_PHER_nSHDN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define V5_PHER_nSHDN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define V5_PHER_nSHDN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define V5_PHER_nSHDN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define V5_PHER_nSHDN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define V5_PHER_nSHDN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define V5_PHER_nSHDN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define V5_PHER_nSHDN__PS CYREG_PRT5_PS
#define V5_PHER_nSHDN__SHIFT 4
#define V5_PHER_nSHDN__SLW CYREG_PRT5_SLW

/* Control_Reg_WS */
#define Control_Reg_WS_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_WS_Sync_ctrl_reg__0__POS 0
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_WS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_WS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_WS_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_WS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_WS_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_WS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_WS_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_WS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_WS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_WS_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* LED_WIFI_FAULT */
#define LED_WIFI_FAULT__0__MASK 0x01u
#define LED_WIFI_FAULT__0__PC CYREG_PRT2_PC0
#define LED_WIFI_FAULT__0__PORT 2u
#define LED_WIFI_FAULT__0__SHIFT 0
#define LED_WIFI_FAULT__AG CYREG_PRT2_AG
#define LED_WIFI_FAULT__AMUX CYREG_PRT2_AMUX
#define LED_WIFI_FAULT__BIE CYREG_PRT2_BIE
#define LED_WIFI_FAULT__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_WIFI_FAULT__BYP CYREG_PRT2_BYP
#define LED_WIFI_FAULT__CTL CYREG_PRT2_CTL
#define LED_WIFI_FAULT__DM0 CYREG_PRT2_DM0
#define LED_WIFI_FAULT__DM1 CYREG_PRT2_DM1
#define LED_WIFI_FAULT__DM2 CYREG_PRT2_DM2
#define LED_WIFI_FAULT__DR CYREG_PRT2_DR
#define LED_WIFI_FAULT__INP_DIS CYREG_PRT2_INP_DIS
#define LED_WIFI_FAULT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_WIFI_FAULT__LCD_EN CYREG_PRT2_LCD_EN
#define LED_WIFI_FAULT__MASK 0x01u
#define LED_WIFI_FAULT__PORT 2u
#define LED_WIFI_FAULT__PRT CYREG_PRT2_PRT
#define LED_WIFI_FAULT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_WIFI_FAULT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_WIFI_FAULT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_WIFI_FAULT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_WIFI_FAULT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_WIFI_FAULT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_WIFI_FAULT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_WIFI_FAULT__PS CYREG_PRT2_PS
#define LED_WIFI_FAULT__SHIFT 0
#define LED_WIFI_FAULT__SLW CYREG_PRT2_SLW

/* PWM_MOTOR_TILT_PWMHW */
#define PWM_MOTOR_TILT_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWM_MOTOR_TILT_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWM_MOTOR_TILT_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWM_MOTOR_TILT_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWM_MOTOR_TILT_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWM_MOTOR_TILT_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWM_MOTOR_TILT_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWM_MOTOR_TILT_PWMHW__PER0 CYREG_TMR2_PER0
#define PWM_MOTOR_TILT_PWMHW__PER1 CYREG_TMR2_PER1
#define PWM_MOTOR_TILT_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_MOTOR_TILT_PWMHW__PM_ACT_MSK 0x04u
#define PWM_MOTOR_TILT_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_MOTOR_TILT_PWMHW__PM_STBY_MSK 0x04u
#define PWM_MOTOR_TILT_PWMHW__RT0 CYREG_TMR2_RT0
#define PWM_MOTOR_TILT_PWMHW__RT1 CYREG_TMR2_RT1
#define PWM_MOTOR_TILT_PWMHW__SR0 CYREG_TMR2_SR0

/* Status_Reg_SYS */
#define Status_Reg_SYS_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_SYS_sts_sts_reg__0__POS 0
#define Status_Reg_SYS_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_SYS_sts_sts_reg__1__POS 1
#define Status_Reg_SYS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Status_Reg_SYS_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Status_Reg_SYS_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_SYS_sts_sts_reg__2__POS 2
#define Status_Reg_SYS_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_SYS_sts_sts_reg__3__POS 3
#define Status_Reg_SYS_sts_sts_reg__MASK 0x0Fu
#define Status_Reg_SYS_sts_sts_reg__MASK_REG CYREG_B0_UDB05_MSK
#define Status_Reg_SYS_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Status_Reg_SYS_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Status_Reg_SYS_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Status_Reg_SYS_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Status_Reg_SYS_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Status_Reg_SYS_sts_sts_reg__STATUS_REG CYREG_B0_UDB05_ST

/* isr_FAULT_CTRL */
#define isr_FAULT_CTRL__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_FAULT_CTRL__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_FAULT_CTRL__INTC_MASK 0x40u
#define isr_FAULT_CTRL__INTC_NUMBER 6u
#define isr_FAULT_CTRL__INTC_PRIOR_NUM 7u
#define isr_FAULT_CTRL__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_FAULT_CTRL__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_FAULT_CTRL__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_LIMIT_CTRL */
#define isr_LIMIT_CTRL__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_LIMIT_CTRL__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_LIMIT_CTRL__INTC_MASK 0x80u
#define isr_LIMIT_CTRL__INTC_NUMBER 7u
#define isr_LIMIT_CTRL__INTC_PRIOR_NUM 7u
#define isr_LIMIT_CTRL__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_LIMIT_CTRL__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_LIMIT_CTRL__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_TORQUESTAT */
#define isr_TORQUESTAT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_TORQUESTAT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_TORQUESTAT__INTC_MASK 0x100u
#define isr_TORQUESTAT__INTC_NUMBER 8u
#define isr_TORQUESTAT__INTC_PRIOR_NUM 7u
#define isr_TORQUESTAT__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_TORQUESTAT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_TORQUESTAT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Control_Reg_BUZ */
#define Control_Reg_BUZ_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_BUZ_Sync_ctrl_reg__0__POS 0
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_BUZ_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_BUZ_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_BUZ_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_BUZ_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_BUZ_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* Control_Reg_LED */
#define Control_Reg_LED_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_LED_Sync_ctrl_reg__0__POS 0
#define Control_Reg_LED_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_LED_Sync_ctrl_reg__1__POS 1
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_LED_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_LED_Sync_ctrl_reg__2__POS 2
#define Control_Reg_LED_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_LED_Sync_ctrl_reg__3__POS 3
#define Control_Reg_LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Control_Reg_LED_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Control_Reg_LED_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_LED_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Control_Reg_LED_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_LED_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_LED_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* Control_Reg_SYS */
#define Control_Reg_SYS_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_SYS_Sync_ctrl_reg__0__POS 0
#define Control_Reg_SYS_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_SYS_Sync_ctrl_reg__1__POS 1
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_SYS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_SYS_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_SYS_Sync_ctrl_reg__2__POS 2
#define Control_Reg_SYS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Control_Reg_SYS_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Control_Reg_SYS_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_SYS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Control_Reg_SYS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Control_Reg_SYS_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* LORA_RESET_SETB */
#define LORA_RESET_SETB__0__MASK 0x04u
#define LORA_RESET_SETB__0__PC CYREG_PRT4_PC2
#define LORA_RESET_SETB__0__PORT 4u
#define LORA_RESET_SETB__0__SHIFT 2
#define LORA_RESET_SETB__AG CYREG_PRT4_AG
#define LORA_RESET_SETB__AMUX CYREG_PRT4_AMUX
#define LORA_RESET_SETB__BIE CYREG_PRT4_BIE
#define LORA_RESET_SETB__BIT_MASK CYREG_PRT4_BIT_MASK
#define LORA_RESET_SETB__BYP CYREG_PRT4_BYP
#define LORA_RESET_SETB__CTL CYREG_PRT4_CTL
#define LORA_RESET_SETB__DM0 CYREG_PRT4_DM0
#define LORA_RESET_SETB__DM1 CYREG_PRT4_DM1
#define LORA_RESET_SETB__DM2 CYREG_PRT4_DM2
#define LORA_RESET_SETB__DR CYREG_PRT4_DR
#define LORA_RESET_SETB__INP_DIS CYREG_PRT4_INP_DIS
#define LORA_RESET_SETB__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LORA_RESET_SETB__LCD_EN CYREG_PRT4_LCD_EN
#define LORA_RESET_SETB__MASK 0x04u
#define LORA_RESET_SETB__PORT 4u
#define LORA_RESET_SETB__PRT CYREG_PRT4_PRT
#define LORA_RESET_SETB__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LORA_RESET_SETB__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LORA_RESET_SETB__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LORA_RESET_SETB__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LORA_RESET_SETB__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LORA_RESET_SETB__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LORA_RESET_SETB__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LORA_RESET_SETB__PS CYREG_PRT4_PS
#define LORA_RESET_SETB__SHIFT 2
#define LORA_RESET_SETB__SLW CYREG_PRT4_SLW

/* Control_Reg_LORA_RESET */
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__0__POS 0
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Reg_LORA_RESET_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Control_Reg_LORA_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_LORA_Sync_ctrl_reg__0__POS 0
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_LORA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_LORA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Control_Reg_LORA_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Control_Reg_LORA_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_LORA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Control_Reg_LORA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Control_Reg_LORA_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Control_Reg_MOTOR */
#define Control_Reg_MOTOR_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_MOTOR_Sync_ctrl_reg__0__POS 0
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_MOTOR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_Reg_MOTOR_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* Status_Reg_BUTTON */
#define Status_Reg_BUTTON_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_BUTTON_sts_sts_reg__0__POS 0
#define Status_Reg_BUTTON_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_BUTTON_sts_sts_reg__1__POS 1
#define Status_Reg_BUTTON_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Status_Reg_BUTTON_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Status_Reg_BUTTON_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_BUTTON_sts_sts_reg__2__POS 2
#define Status_Reg_BUTTON_sts_sts_reg__MASK 0x07u
#define Status_Reg_BUTTON_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define Status_Reg_BUTTON_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Status_Reg_BUTTON_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Status_Reg_BUTTON_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Status_Reg_BUTTON_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Status_Reg_BUTTON_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Status_Reg_BUTTON_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* Status_Reg_MOTORS */
#define Status_Reg_MOTORS_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_MOTORS_sts_sts_reg__0__POS 0
#define Status_Reg_MOTORS_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_MOTORS_sts_sts_reg__1__POS 1
#define Status_Reg_MOTORS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Status_Reg_MOTORS_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Status_Reg_MOTORS_sts_sts_reg__MASK 0x03u
#define Status_Reg_MOTORS_sts_sts_reg__MASK_REG CYREG_B0_UDB08_MSK
#define Status_Reg_MOTORS_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Status_Reg_MOTORS_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Status_Reg_MOTORS_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Status_Reg_MOTORS_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Status_Reg_MOTORS_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Status_Reg_MOTORS_sts_sts_reg__STATUS_REG CYREG_B0_UDB08_ST

/* isr_EVENTS_IDENTIF */
#define isr_EVENTS_IDENTIF__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_EVENTS_IDENTIF__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_EVENTS_IDENTIF__INTC_MASK 0x20u
#define isr_EVENTS_IDENTIF__INTC_NUMBER 5u
#define isr_EVENTS_IDENTIF__INTC_PRIOR_NUM 6u
#define isr_EVENTS_IDENTIF__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_EVENTS_IDENTIF__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_EVENTS_IDENTIF__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000083FFu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__MASK 0x01u
#define Dedicated_Output__PC CYREG_PRT0_PC0
#define Dedicated_Output__PORT 0u
#define Dedicated_Output__SHIFT 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
