{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 00:59:46 2017 " "Info: Processing started: Fri Nov 10 00:59:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifoLab4 -c sifoLab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifoLab4 -c sifoLab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init " "Info: Assuming node \"init\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init_control\[5\] " "Info: Assuming node \"init_control\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init_control\[6\] " "Info: Assuming node \"init_control\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init_control\[3\] " "Info: Assuming node \"init_control\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 45 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sum:inst9\|inst14 " "Info: Detected gated clock \"sum:inst9\|inst14\" as buffer" {  } { { "sum.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sum.bdf" { { -72 248 312 -24 "inst14" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sum:inst9\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sum:inst9\|inst15 " "Info: Detected gated clock \"sum:inst9\|inst15\" as buffer" {  } { { "sum.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sum.bdf" { { -16 240 304 32 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sum:inst9\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst15~0 " "Info: Detected gated clock \"registers:inst2\|inst15~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst9~0 " "Info: Detected gated clock \"registers:inst2\|inst9~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst12~0 " "Info: Detected gated clock \"registers:inst2\|inst12~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst6~0 " "Info: Detected gated clock \"registers:inst2\|inst6~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst41~0 " "Info: Detected gated clock \"control:inst\|inst41~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst41~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst40~0 " "Info: Detected gated clock \"control:inst\|inst40~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 440 1616 1680 488 "inst40" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control~0 " "Info: Detected gated clock \"control~0\" as buffer" {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control~1 " "Info: Detected gated clock \"control~1\" as buffer" {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode91w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode91w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 49 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode91w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 48 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] memory memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 58.83 MHz 16.998 ns Internal " "Info: Clock \"clock\" has Internal fmax of 58.83 MHz between source register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" and destination memory \"memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0\" (period= 16.998 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.497 ns + Longest register memory " "Info: + Longest register to memory delay is 1.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LCCOMB_X25_Y7_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y7_N4; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns registers:inst2\|inst21\[3\]~2 2 COMB LCCOMB_X25_Y7_N10 6 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X25_Y7_N10; Fanout = 6; COMB Node = 'registers:inst2\|inst21\[3\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~2 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.272 ns) 0.818 ns memory:inst1\|inst12\[3\]~0 3 COMB LCCOMB_X25_Y7_N22 1 " "Info: 3: + IC(0.263 ns) + CELL(0.272 ns) = 0.818 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 1; COMB Node = 'memory:inst1\|inst12\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { registers:inst2|inst21[3]~2 memory:inst1|inst12[3]~0 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/memory.bdf" { { 112 576 624 144 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.134 ns) 1.497 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 4 MEM M512_X24_Y6 1 " "Info: 4: + IC(0.545 ns) + CELL(0.134 ns) = 1.497 ns; Loc. = M512_X24_Y6; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.459 ns ( 30.66 % ) " "Info: Total cell delay = 0.459 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 69.34 % ) " "Info: Total interconnect delay = 1.038 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~2 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.497 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} registers:inst2|inst21[3]~2 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.230ns 0.263ns 0.545ns } { 0.000ns 0.053ns 0.272ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.980 ns - Smallest " "Info: - Smallest clock skew is -6.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.318 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.459 ns) 2.318 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M512_X24_Y6 1 " "Info: 3: + IC(0.662 ns) + CELL(0.459 ns) = 2.318 ns; Loc. = M512_X24_Y6; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.64 % ) " "Info: Total cell delay = 1.313 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.005 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.298 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 9.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.712 ns) 2.994 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X26_Y8_N5 30 " "Info: 2: + IC(1.428 ns) + CELL(0.712 ns) = 2.994 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.346 ns) 3.654 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X26_Y8_N16 3 " "Info: 3: + IC(0.314 ns) + CELL(0.346 ns) = 3.654 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 4.301 ns control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X25_Y7_N28 1 " "Info: 4: + IC(0.594 ns) + CELL(0.053 ns) = 4.301 ns; Loc. = LCCOMB_X25_Y7_N28; Fanout = 1; REG Node = 'control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.357 ns) 4.914 ns control:inst\|inst41~0 5 COMB LCCOMB_X25_Y7_N24 2 " "Info: 5: + IC(0.256 ns) + CELL(0.357 ns) = 4.914 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 5.359 ns control~0 6 COMB LCCOMB_X25_Y7_N12 14 " "Info: 6: + IC(0.220 ns) + CELL(0.225 ns) = 5.359 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.225 ns) 6.212 ns registers:inst2\|inst12~0 7 COMB LCCOMB_X25_Y4_N2 1 " "Info: 7: + IC(0.628 ns) + CELL(0.225 ns) = 6.212 ns; Loc. = LCCOMB_X25_Y4_N2; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.000 ns) 8.328 ns registers:inst2\|inst12~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(2.116 ns) + CELL(0.000 ns) = 8.328 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 9.298 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 9 REG LCCOMB_X25_Y7_N4 3 " "Info: 9: + IC(0.917 ns) + CELL(0.053 ns) = 9.298 ns; Loc. = LCCOMB_X25_Y7_N4; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.825 ns ( 30.38 % ) " "Info: Total cell delay = 2.825 ns ( 30.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 69.62 % ) " "Info: Total interconnect delay = 6.473 ns ( 69.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.298 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.298 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.628ns 2.116ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.298 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.298 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.628ns 2.116ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~2 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.497 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} registers:inst2|inst21[3]~2 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.230ns 0.263ns 0.545ns } { 0.000ns 0.053ns 0.272ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.298 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.298 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.628ns 2.116ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init register registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] register registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 295.68 MHz 3.382 ns Internal " "Info: Clock \"init\" has Internal fmax of 295.68 MHz between source register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" and destination register \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 3.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.086 ns + Longest register register " "Info: + Longest register to register delay is 1.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 1 REG LCCOMB_X23_Y7_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 0.531 ns registers:inst2\|inst21\[1\]~8 2 COMB LCCOMB_X23_Y7_N20 2 " "Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'registers:inst2\|inst21\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.806 ns registers:inst2\|inst21\[1\]~33 3 COMB LCCOMB_X23_Y7_N10 4 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 0.806 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[1\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.086 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N6 3 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.086 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 34.81 % ) " "Info: Total cell delay = 0.378 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 65.19 % ) " "Info: Total interconnect delay = 0.708 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.285 ns - Smallest " "Info: - Smallest clock skew is -1.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init destination 4.588 ns + Shortest register " "Info: + Shortest clock path from clock \"init\" to destination register is 4.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns init 1 CLK PIN_AB10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.366 ns) 2.126 ns registers:inst2\|inst15~0 2 COMB LCCOMB_X25_Y4_N10 1 " "Info: 2: + IC(0.988 ns) + CELL(0.366 ns) = 2.126 ns; Loc. = LCCOMB_X25_Y4_N10; Fanout = 1; COMB Node = 'registers:inst2\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { init registers:inst2|inst15~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.000 ns) 3.473 ns registers:inst2\|inst15~0clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(1.347 ns) + CELL(0.000 ns) = 3.473 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2\|inst15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.225 ns) 4.588 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N6 3 " "Info: 4: + IC(0.890 ns) + CELL(0.225 ns) = 4.588 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 29.71 % ) " "Info: Total cell delay = 1.363 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.225 ns ( 70.29 % ) " "Info: Total interconnect delay = 3.225 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { init registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { init {} init~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.988ns 1.347ns 0.890ns } { 0.000ns 0.772ns 0.366ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init source 5.873 ns - Longest register " "Info: - Longest clock path from clock \"init\" to source register is 5.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns init 1 CLK PIN_AB10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.225 ns) 2.145 ns control~1 2 COMB LCCOMB_X26_Y8_N30 22 " "Info: 2: + IC(1.148 ns) + CELL(0.225 ns) = 2.145 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 22; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { init control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.053 ns) 3.186 ns registers:inst2\|inst6~0 3 COMB LCCOMB_X25_Y4_N24 1 " "Info: 3: + IC(0.988 ns) + CELL(0.053 ns) = 3.186 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { control~1 registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.000 ns) 4.565 ns registers:inst2\|inst6~0clkctrl 4 COMB CLKCTRL_G5 4 " "Info: 4: + IC(1.379 ns) + CELL(0.000 ns) = 4.565 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.366 ns) 5.873 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 5 REG LCCOMB_X23_Y7_N30 4 " "Info: 5: + IC(0.942 ns) + CELL(0.366 ns) = 5.873 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.416 ns ( 24.11 % ) " "Info: Total cell delay = 1.416 ns ( 24.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 75.89 % ) " "Info: Total interconnect delay = 4.457 ns ( 75.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { init control~1 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { init {} init~combout {} control~1 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.148ns 0.988ns 1.379ns 0.942ns } { 0.000ns 0.772ns 0.225ns 0.053ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { init registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { init {} init~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.988ns 1.347ns 0.890ns } { 0.000ns 0.772ns 0.366ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { init control~1 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { init {} init~combout {} control~1 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.148ns 0.988ns 1.379ns 0.942ns } { 0.000ns 0.772ns 0.225ns 0.053ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.011 ns + " "Info: + Micro setup delay of destination is 1.011 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { init registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { init {} init~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.988ns 1.347ns 0.890ns } { 0.000ns 0.772ns 0.366ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { init control~1 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { init {} init~combout {} control~1 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.148ns 0.988ns 1.379ns 0.942ns } { 0.000ns 0.772ns 0.225ns 0.053ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init_control\[5\] register registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] register registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 431.41 MHz 2.318 ns Internal " "Info: Clock \"init_control\[5\]\" has Internal fmax of 431.41 MHz between source register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" and destination register \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 2.318 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.086 ns + Longest register register " "Info: + Longest register to register delay is 1.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 1 REG LCCOMB_X23_Y7_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 0.531 ns registers:inst2\|inst21\[1\]~8 2 COMB LCCOMB_X23_Y7_N20 2 " "Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'registers:inst2\|inst21\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.806 ns registers:inst2\|inst21\[1\]~33 3 COMB LCCOMB_X23_Y7_N10 4 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 0.806 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[1\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.086 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N6 3 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.086 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 34.81 % ) " "Info: Total cell delay = 0.378 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 65.19 % ) " "Info: Total interconnect delay = 0.708 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.221 ns - Smallest " "Info: - Smallest clock skew is -0.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[5\] destination 5.681 ns + Shortest register " "Info: + Shortest clock path from clock \"init_control\[5\]\" to destination register is 5.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns init_control\[5\] 1 CLK PIN_V9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 10; CLK Node = 'init_control\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[5] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.228 ns) 2.174 ns control~1 2 COMB LCCOMB_X26_Y8_N30 22 " "Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 2.174 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 22; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { init_control[5] control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.053 ns) 3.219 ns registers:inst2\|inst15~0 3 COMB LCCOMB_X25_Y4_N10 1 " "Info: 3: + IC(0.992 ns) + CELL(0.053 ns) = 3.219 ns; Loc. = LCCOMB_X25_Y4_N10; Fanout = 1; COMB Node = 'registers:inst2\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { control~1 registers:inst2|inst15~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.000 ns) 4.566 ns registers:inst2\|inst15~0clkctrl 4 COMB CLKCTRL_G7 4 " "Info: 4: + IC(1.347 ns) + CELL(0.000 ns) = 4.566 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2\|inst15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.225 ns) 5.681 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 5 REG LCCOMB_X23_Y7_N6 3 " "Info: 5: + IC(0.890 ns) + CELL(0.225 ns) = 5.681 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.305 ns ( 22.97 % ) " "Info: Total cell delay = 1.305 ns ( 22.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.376 ns ( 77.03 % ) " "Info: Total interconnect delay = 4.376 ns ( 77.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { init_control[5] control~1 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.147ns 0.992ns 1.347ns 0.890ns } { 0.000ns 0.799ns 0.228ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[5\] source 5.902 ns - Longest register " "Info: - Longest clock path from clock \"init_control\[5\]\" to source register is 5.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns init_control\[5\] 1 CLK PIN_V9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 10; CLK Node = 'init_control\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[5] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.228 ns) 2.174 ns control~1 2 COMB LCCOMB_X26_Y8_N30 22 " "Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 2.174 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 22; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { init_control[5] control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.053 ns) 3.215 ns registers:inst2\|inst6~0 3 COMB LCCOMB_X25_Y4_N24 1 " "Info: 3: + IC(0.988 ns) + CELL(0.053 ns) = 3.215 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { control~1 registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.000 ns) 4.594 ns registers:inst2\|inst6~0clkctrl 4 COMB CLKCTRL_G5 4 " "Info: 4: + IC(1.379 ns) + CELL(0.000 ns) = 4.594 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.366 ns) 5.902 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 5 REG LCCOMB_X23_Y7_N30 4 " "Info: 5: + IC(0.942 ns) + CELL(0.366 ns) = 5.902 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.446 ns ( 24.50 % ) " "Info: Total cell delay = 1.446 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 75.50 % ) " "Info: Total interconnect delay = 4.456 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.902 ns" { init_control[5] control~1 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.902 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.147ns 0.988ns 1.379ns 0.942ns } { 0.000ns 0.799ns 0.228ns 0.053ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { init_control[5] control~1 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.147ns 0.992ns 1.347ns 0.890ns } { 0.000ns 0.799ns 0.228ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.902 ns" { init_control[5] control~1 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.902 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.147ns 0.988ns 1.379ns 0.942ns } { 0.000ns 0.799ns 0.228ns 0.053ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.011 ns + " "Info: + Micro setup delay of destination is 1.011 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { init_control[5] control~1 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.147ns 0.992ns 1.347ns 0.890ns } { 0.000ns 0.799ns 0.228ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.902 ns" { init_control[5] control~1 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.902 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.147ns 0.988ns 1.379ns 0.942ns } { 0.000ns 0.799ns 0.228ns 0.053ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init_control\[6\] register registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] register registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 430.66 MHz 2.322 ns Internal " "Info: Clock \"init_control\[6\]\" has Internal fmax of 430.66 MHz between source register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" and destination register \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 2.322 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.086 ns + Longest register register " "Info: + Longest register to register delay is 1.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 1 REG LCCOMB_X23_Y7_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 0.531 ns registers:inst2\|inst21\[1\]~8 2 COMB LCCOMB_X23_Y7_N20 2 " "Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'registers:inst2\|inst21\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.806 ns registers:inst2\|inst21\[1\]~33 3 COMB LCCOMB_X23_Y7_N10 4 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 0.806 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[1\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.086 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N6 3 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.086 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 34.81 % ) " "Info: Total cell delay = 0.378 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 65.19 % ) " "Info: Total interconnect delay = 0.708 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.225 ns - Smallest " "Info: - Smallest clock skew is -0.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[6\] destination 5.386 ns + Shortest register " "Info: + Shortest clock path from clock \"init_control\[6\]\" to destination register is 5.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns init_control\[6\] 1 CLK PIN_T1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 11; CLK Node = 'init_control\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[6] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.912 ns control~0 2 COMB LCCOMB_X25_Y7_N12 14 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.912 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { init_control[6] control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.225 ns) 2.924 ns registers:inst2\|inst15~0 3 COMB LCCOMB_X25_Y4_N10 1 " "Info: 3: + IC(0.787 ns) + CELL(0.225 ns) = 2.924 ns; Loc. = LCCOMB_X25_Y4_N10; Fanout = 1; COMB Node = 'registers:inst2\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { control~0 registers:inst2|inst15~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.000 ns) 4.271 ns registers:inst2\|inst15~0clkctrl 4 COMB CLKCTRL_G7 4 " "Info: 4: + IC(1.347 ns) + CELL(0.000 ns) = 4.271 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2\|inst15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.225 ns) 5.386 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 5 REG LCCOMB_X23_Y7_N6 3 " "Info: 5: + IC(0.890 ns) + CELL(0.225 ns) = 5.386 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 24.75 % ) " "Info: Total cell delay = 1.333 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.053 ns ( 75.25 % ) " "Info: Total interconnect delay = 4.053 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { init_control[6] control~0 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.787ns 1.347ns 0.890ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[6\] source 5.611 ns - Longest register " "Info: - Longest clock path from clock \"init_control\[6\]\" to source register is 5.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns init_control\[6\] 1 CLK PIN_T1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 11; CLK Node = 'init_control\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[6] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.912 ns control~0 2 COMB LCCOMB_X25_Y7_N12 14 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.912 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { init_control[6] control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.225 ns) 2.924 ns registers:inst2\|inst6~0 3 COMB LCCOMB_X25_Y4_N24 1 " "Info: 3: + IC(0.787 ns) + CELL(0.225 ns) = 2.924 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { control~0 registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.000 ns) 4.303 ns registers:inst2\|inst6~0clkctrl 4 COMB CLKCTRL_G5 4 " "Info: 4: + IC(1.379 ns) + CELL(0.000 ns) = 4.303 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.366 ns) 5.611 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 5 REG LCCOMB_X23_Y7_N30 4 " "Info: 5: + IC(0.942 ns) + CELL(0.366 ns) = 5.611 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 26.27 % ) " "Info: Total cell delay = 1.474 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 73.73 % ) " "Info: Total interconnect delay = 4.137 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.611 ns" { init_control[6] control~0 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.611 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.787ns 1.379ns 0.942ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { init_control[6] control~0 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.787ns 1.347ns 0.890ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.611 ns" { init_control[6] control~0 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.611 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.787ns 1.379ns 0.942ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.011 ns + " "Info: + Micro setup delay of destination is 1.011 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { init_control[6] control~0 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.787ns 1.347ns 0.890ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.611 ns" { init_control[6] control~0 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.611 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.787ns 1.379ns 0.942ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init_control\[3\] register registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] register registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 432.15 MHz 2.314 ns Internal " "Info: Clock \"init_control\[3\]\" has Internal fmax of 432.15 MHz between source register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" and destination register \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 2.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.086 ns + Longest register register " "Info: + Longest register to register delay is 1.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 1 REG LCCOMB_X23_Y7_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 0.531 ns registers:inst2\|inst21\[1\]~8 2 COMB LCCOMB_X23_Y7_N20 2 " "Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'registers:inst2\|inst21\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.806 ns registers:inst2\|inst21\[1\]~33 3 COMB LCCOMB_X23_Y7_N10 4 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 0.806 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[1\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.086 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N6 3 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.086 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 34.81 % ) " "Info: Total cell delay = 0.378 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 65.19 % ) " "Info: Total interconnect delay = 0.708 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.217 ns - Smallest " "Info: - Smallest clock skew is -0.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[3\] destination 4.577 ns + Shortest register " "Info: + Shortest clock path from clock \"init_control\[3\]\" to destination register is 4.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns init_control\[3\] 1 CLK PIN_W9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 10; CLK Node = 'init_control\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[3] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.228 ns) 2.115 ns registers:inst2\|inst15~0 2 COMB LCCOMB_X25_Y4_N10 1 " "Info: 2: + IC(1.088 ns) + CELL(0.228 ns) = 2.115 ns; Loc. = LCCOMB_X25_Y4_N10; Fanout = 1; COMB Node = 'registers:inst2\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { init_control[3] registers:inst2|inst15~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.000 ns) 3.462 ns registers:inst2\|inst15~0clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(1.347 ns) + CELL(0.000 ns) = 3.462 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2\|inst15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.225 ns) 4.577 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N6 3 " "Info: 4: + IC(0.890 ns) + CELL(0.225 ns) = 4.577 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.252 ns ( 27.35 % ) " "Info: Total cell delay = 1.252 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.325 ns ( 72.65 % ) " "Info: Total interconnect delay = 3.325 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { init_control[3] registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.577 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.088ns 1.347ns 0.890ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[3\] source 4.794 ns - Longest register " "Info: - Longest clock path from clock \"init_control\[3\]\" to source register is 4.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns init_control\[3\] 1 CLK PIN_W9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 10; CLK Node = 'init_control\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[3] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.228 ns) 2.107 ns registers:inst2\|inst6~0 2 COMB LCCOMB_X25_Y4_N24 1 " "Info: 2: + IC(1.080 ns) + CELL(0.228 ns) = 2.107 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { init_control[3] registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.000 ns) 3.486 ns registers:inst2\|inst6~0clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.379 ns) + CELL(0.000 ns) = 3.486 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.366 ns) 4.794 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X23_Y7_N30 4 " "Info: 4: + IC(0.942 ns) + CELL(0.366 ns) = 4.794 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.393 ns ( 29.06 % ) " "Info: Total cell delay = 1.393 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.401 ns ( 70.94 % ) " "Info: Total interconnect delay = 3.401 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { init_control[3] registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.080ns 1.379ns 0.942ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { init_control[3] registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.577 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.088ns 1.347ns 0.890ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { init_control[3] registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.080ns 1.379ns 0.942ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.011 ns + " "Info: + Micro setup delay of destination is 1.011 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.259ns 0.222ns 0.227ns } { 0.000ns 0.272ns 0.053ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { init_control[3] registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.577 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.088ns 1.347ns 0.890ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { init_control[3] registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.080ns 1.379ns 0.942ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] clock 4.304 ns " "Info: Found hold time violation between source  pin or register \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]\" and destination pin or register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"clock\" (Hold time is 4.304 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.391 ns + Largest " "Info: + Largest clock skew is 6.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.291 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.712 ns) 2.994 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X26_Y8_N5 30 " "Info: 2: + IC(1.428 ns) + CELL(0.712 ns) = 2.994 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.346 ns) 3.654 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X26_Y8_N16 3 " "Info: 3: + IC(0.314 ns) + CELL(0.346 ns) = 3.654 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 4.301 ns control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X25_Y7_N28 1 " "Info: 4: + IC(0.594 ns) + CELL(0.053 ns) = 4.301 ns; Loc. = LCCOMB_X25_Y7_N28; Fanout = 1; REG Node = 'control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.357 ns) 4.914 ns control:inst\|inst41~0 5 COMB LCCOMB_X25_Y7_N24 2 " "Info: 5: + IC(0.256 ns) + CELL(0.357 ns) = 4.914 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 5.359 ns control~0 6 COMB LCCOMB_X25_Y7_N12 14 " "Info: 6: + IC(0.220 ns) + CELL(0.225 ns) = 5.359 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.225 ns) 6.212 ns registers:inst2\|inst12~0 7 COMB LCCOMB_X25_Y4_N2 1 " "Info: 7: + IC(0.628 ns) + CELL(0.225 ns) = 6.212 ns; Loc. = LCCOMB_X25_Y4_N2; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.000 ns) 8.328 ns registers:inst2\|inst12~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(2.116 ns) + CELL(0.000 ns) = 8.328 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.053 ns) 9.291 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] 9 REG LCCOMB_X26_Y7_N26 3 " "Info: 9: + IC(0.910 ns) + CELL(0.053 ns) = 9.291 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.825 ns ( 30.41 % ) " "Info: Total cell delay = 2.825 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.466 ns ( 69.59 % ) " "Info: Total interconnect delay = 6.466 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.291 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.291 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.628ns 2.116ns 0.910ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.618 ns) 2.900 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] 2 REG LCFF_X26_Y8_N7 29 " "Info: 2: + IC(1.428 ns) + CELL(0.618 ns) = 2.900 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 29; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.76 % ) " "Info: Total cell delay = 1.472 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.428 ns ( 49.24 % ) " "Info: Total interconnect delay = 1.428 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.428ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.291 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.291 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.628ns 2.116ns 0.910ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.428ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.993 ns - Shortest register register " "Info: - Shortest register to register delay is 1.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] 1 REG LCFF_X26_Y8_N7 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 29; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.053 ns) 0.390 ns control:inst\|inst28 2 COMB LCCOMB_X26_Y8_N26 4 " "Info: 2: + IC(0.337 ns) + CELL(0.053 ns) = 0.390 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 4; COMB Node = 'control:inst\|inst28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] control:inst|inst28 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 368 1536 1600 416 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.673 ns registers:inst2\|inst21\[3\]~0 3 COMB LCCOMB_X26_Y8_N8 21 " "Info: 3: + IC(0.230 ns) + CELL(0.053 ns) = 0.673 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 21; COMB Node = 'registers:inst2\|inst21\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { control:inst|inst28 registers:inst2|inst21[3]~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.225 ns) 1.501 ns registers:inst2\|inst21\[2\]~32 4 COMB LCCOMB_X26_Y7_N10 4 " "Info: 4: + IC(0.603 ns) + CELL(0.225 ns) = 1.501 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[2\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { registers:inst2|inst21[3]~0 registers:inst2|inst21[2]~32 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.228 ns) 1.993 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X26_Y7_N26 3 " "Info: 5: + IC(0.264 ns) + CELL(0.228 ns) = 1.993 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.559 ns ( 28.05 % ) " "Info: Total cell delay = 0.559 ns ( 28.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 71.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 71.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] control:inst|inst28 registers:inst2|inst21[3]~0 registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.993 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} control:inst|inst28 {} registers:inst2|inst21[3]~0 {} registers:inst2|inst21[2]~32 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.337ns 0.230ns 0.603ns 0.264ns } { 0.000ns 0.053ns 0.053ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.291 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.291 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.628ns 2.116ns 0.910ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.428ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] control:inst|inst28 registers:inst2|inst21[3]~0 registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.993 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} control:inst|inst28 {} registers:inst2|inst21[3]~0 {} registers:inst2|inst21[2]~32 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.337ns 0.230ns 0.603ns 0.264ns } { 0.000ns 0.053ns 0.053ns 0.225ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "init 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"init\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] init 251 ps " "Info: Found hold time violation between source  pin or register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" and destination pin or register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"init\" (Hold time is 251 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.384 ns + Largest " "Info: + Largest clock skew is 1.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init destination 6.038 ns + Longest register " "Info: + Longest clock path from clock \"init\" to destination register is 6.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns init 1 CLK PIN_AB10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.228 ns) 2.106 ns control~0 2 COMB LCCOMB_X25_Y7_N12 14 " "Info: 2: + IC(1.106 ns) + CELL(0.228 ns) = 2.106 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { init control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.225 ns) 2.959 ns registers:inst2\|inst12~0 3 COMB LCCOMB_X25_Y4_N2 1 " "Info: 3: + IC(0.628 ns) + CELL(0.225 ns) = 2.959 ns; Loc. = LCCOMB_X25_Y4_N2; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.000 ns) 5.075 ns registers:inst2\|inst12~0clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(2.116 ns) + CELL(0.000 ns) = 5.075 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.053 ns) 6.038 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X26_Y7_N26 3 " "Info: 5: + IC(0.910 ns) + CELL(0.053 ns) = 6.038 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 21.17 % ) " "Info: Total cell delay = 1.278 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 78.83 % ) " "Info: Total interconnect delay = 4.760 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { init control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { init {} init~combout {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.106ns 0.628ns 2.116ns 0.910ns } { 0.000ns 0.772ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init source 4.654 ns - Shortest register " "Info: - Shortest clock path from clock \"init\" to source register is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns init 1 CLK PIN_AB10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.366 ns) 2.123 ns registers:inst2\|inst6~0 2 COMB LCCOMB_X25_Y4_N24 1 " "Info: 2: + IC(0.985 ns) + CELL(0.366 ns) = 2.123 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { init registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.000 ns) 3.502 ns registers:inst2\|inst6~0clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.379 ns) + CELL(0.000 ns) = 3.502 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.228 ns) 4.654 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LCCOMB_X26_Y7_N28 3 " "Info: 4: + IC(0.924 ns) + CELL(0.228 ns) = 4.654 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.366 ns ( 29.35 % ) " "Info: Total cell delay = 1.366 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.288 ns ( 70.65 % ) " "Info: Total interconnect delay = 3.288 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { init registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { init {} init~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 0.985ns 1.379ns 0.924ns } { 0.000ns 0.772ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { init control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { init {} init~combout {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.106ns 0.628ns 2.116ns 0.910ns } { 0.000ns 0.772ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { init registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { init {} init~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 0.985ns 1.379ns 0.924ns } { 0.000ns 0.772ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.133 ns - Shortest register register " "Info: - Shortest register to register delay is 1.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LCCOMB_X26_Y7_N28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.154 ns) 0.376 ns registers:inst2\|inst21\[2\]~5 2 COMB LCCOMB_X26_Y7_N20 5 " "Info: 2: + IC(0.222 ns) + CELL(0.154 ns) = 0.376 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] registers:inst2|inst21[2]~5 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 0.641 ns registers:inst2\|inst21\[2\]~32 3 COMB LCCOMB_X26_Y7_N10 4 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.641 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[2\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { registers:inst2|inst21[2]~5 registers:inst2|inst21[2]~32 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.228 ns) 1.133 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LCCOMB_X26_Y7_N26 3 " "Info: 4: + IC(0.264 ns) + CELL(0.228 ns) = 1.133 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.435 ns ( 38.39 % ) " "Info: Total cell delay = 0.435 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.698 ns ( 61.61 % ) " "Info: Total interconnect delay = 0.698 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] registers:inst2|inst21[2]~5 registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.133 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] {} registers:inst2|inst21[2]~5 {} registers:inst2|inst21[2]~32 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.222ns 0.212ns 0.264ns } { 0.000ns 0.154ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { init control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { init {} init~combout {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.106ns 0.628ns 2.116ns 0.910ns } { 0.000ns 0.772ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { init registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { init {} init~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 0.985ns 1.379ns 0.924ns } { 0.000ns 0.772ns 0.366ns 0.000ns 0.228ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] registers:inst2|inst21[2]~5 registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.133 ns" { registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] {} registers:inst2|inst21[2]~5 {} registers:inst2|inst21[2]~32 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.222ns 0.212ns 0.264ns } { 0.000ns 0.154ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 init clock 5.268 ns memory " "Info: tsu for memory \"memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0\" (data pin = \"init\", clock pin = \"clock\") is 5.268 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.564 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns init 1 CLK PIN_AB10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.409 ns) + CELL(0.225 ns) 5.406 ns inst6\[4\]~0 2 COMB LCCOMB_X26_Y8_N22 27 " "Info: 2: + IC(4.409 ns) + CELL(0.225 ns) = 5.406 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 27; COMB Node = 'inst6\[4\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { init inst6[4]~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 72 520 568 104 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.228 ns) 6.253 ns registers:inst2\|inst21\[3\]~3 3 COMB LCCOMB_X25_Y7_N14 6 " "Info: 3: + IC(0.619 ns) + CELL(0.228 ns) = 6.253 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 6; COMB Node = 'registers:inst2\|inst21\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst6[4]~0 registers:inst2|inst21[3]~3 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.357 ns) 6.885 ns memory:inst1\|inst12\[3\]~0 4 COMB LCCOMB_X25_Y7_N22 1 " "Info: 4: + IC(0.275 ns) + CELL(0.357 ns) = 6.885 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 1; COMB Node = 'memory:inst1\|inst12\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/memory.bdf" { { 112 576 624 144 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.134 ns) 7.564 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 5 MEM M512_X24_Y6 1 " "Info: 5: + IC(0.545 ns) + CELL(0.134 ns) = 7.564 ns; Loc. = M512_X24_Y6; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 22.69 % ) " "Info: Total cell delay = 1.716 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.848 ns ( 77.31 % ) " "Info: Total interconnect delay = 5.848 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { init inst6[4]~0 registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { init {} init~combout {} inst6[4]~0 {} registers:inst2|inst21[3]~3 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.409ns 0.619ns 0.275ns 0.545ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.357ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.318 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.459 ns) 2.318 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M512_X24_Y6 1 " "Info: 3: + IC(0.662 ns) + CELL(0.459 ns) = 2.318 ns; Loc. = M512_X24_Y6; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.64 % ) " "Info: Total cell delay = 1.313 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.005 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { init inst6[4]~0 registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { init {} init~combout {} inst6[4]~0 {} registers:inst2|inst21[3]~3 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.409ns 0.619ns 0.275ns 0.545ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.357ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data\[0\] registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] 14.590 ns register " "Info: tco from clock \"clock\" to destination pin \"data\[0\]\" through register \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is 14.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.906 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.712 ns) 2.994 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X26_Y8_N5 30 " "Info: 2: + IC(1.428 ns) + CELL(0.712 ns) = 2.994 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.346 ns) 3.654 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X26_Y8_N16 3 " "Info: 3: + IC(0.314 ns) + CELL(0.346 ns) = 3.654 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 4.301 ns control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X25_Y7_N28 1 " "Info: 4: + IC(0.594 ns) + CELL(0.053 ns) = 4.301 ns; Loc. = LCCOMB_X25_Y7_N28; Fanout = 1; REG Node = 'control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.357 ns) 4.914 ns control:inst\|inst41~0 5 COMB LCCOMB_X25_Y7_N24 2 " "Info: 5: + IC(0.256 ns) + CELL(0.357 ns) = 4.914 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 5.359 ns control~0 6 COMB LCCOMB_X25_Y7_N12 14 " "Info: 6: + IC(0.220 ns) + CELL(0.225 ns) = 5.359 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.225 ns) 6.370 ns registers:inst2\|inst9~0 7 COMB LCCOMB_X25_Y4_N8 1 " "Info: 7: + IC(0.786 ns) + CELL(0.225 ns) = 6.370 ns; Loc. = LCCOMB_X25_Y4_N8; Fanout = 1; COMB Node = 'registers:inst2\|inst9~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { control~0 registers:inst2|inst9~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.000 ns) 7.795 ns registers:inst2\|inst9~0clkctrl 8 COMB CLKCTRL_G6 4 " "Info: 8: + IC(1.425 ns) + CELL(0.000 ns) = 7.795 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'registers:inst2\|inst9~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.225 ns) 8.906 ns registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] 9 REG LCCOMB_X22_Y7_N6 3 " "Info: 9: + IC(0.886 ns) + CELL(0.225 ns) = 8.906 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 33.65 % ) " "Info: Total cell delay = 2.997 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.909 ns ( 66.35 % ) " "Info: Total interconnect delay = 5.909 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.906 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.906 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.786ns 1.425ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.684 ns + Longest register pin " "Info: + Longest register to pin delay is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X22_Y7_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.228 ns) 0.494 ns registers:inst2\|inst21\[0\]~12 2 COMB LCCOMB_X22_Y7_N8 5 " "Info: 2: + IC(0.266 ns) + CELL(0.228 ns) = 0.494 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~12 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.228 ns) 1.415 ns registers:inst2\|inst22\[0\]~18 3 COMB LCCOMB_X22_Y7_N30 1 " "Info: 3: + IC(0.693 ns) + CELL(0.228 ns) = 1.415 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'registers:inst2\|inst22\[0\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { registers:inst2|inst21[0]~12 registers:inst2|inst22[0]~18 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 664 712 -160 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(2.046 ns) 5.684 ns data\[0\] 4 PIN PIN_C9 0 " "Info: 4: + IC(2.223 ns) + CELL(2.046 ns) = 5.684 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { registers:inst2|inst22[0]~18 data[0] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 280 1248 1424 296 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 44.02 % ) " "Info: Total cell delay = 2.502 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.182 ns ( 55.98 % ) " "Info: Total interconnect delay = 3.182 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~12 registers:inst2|inst22[0]~18 data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~12 {} registers:inst2|inst22[0]~18 {} data[0] {} } { 0.000ns 0.266ns 0.693ns 2.223ns } { 0.000ns 0.228ns 0.228ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.906 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.906 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.786ns 1.425ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~12 registers:inst2|inst22[0]~18 data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~12 {} registers:inst2|inst22[0]~18 {} data[0] {} } { 0.000ns 0.266ns 0.693ns 2.223ns } { 0.000ns 0.228ns 0.228ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "init data\[0\] 11.645 ns Longest " "Info: Longest tpd from source pin \"init\" to destination pin \"data\[0\]\" is 11.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns init 1 CLK PIN_AB10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.409 ns) + CELL(0.225 ns) 5.406 ns inst6\[4\]~0 2 COMB LCCOMB_X26_Y8_N22 27 " "Info: 2: + IC(4.409 ns) + CELL(0.225 ns) = 5.406 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 27; COMB Node = 'inst6\[4\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { init inst6[4]~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 72 520 568 104 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.225 ns) 6.455 ns registers:inst2\|inst21\[0\]~12 3 COMB LCCOMB_X22_Y7_N8 5 " "Info: 3: + IC(0.824 ns) + CELL(0.225 ns) = 6.455 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { inst6[4]~0 registers:inst2|inst21[0]~12 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.228 ns) 7.376 ns registers:inst2\|inst22\[0\]~18 4 COMB LCCOMB_X22_Y7_N30 1 " "Info: 4: + IC(0.693 ns) + CELL(0.228 ns) = 7.376 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'registers:inst2\|inst22\[0\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { registers:inst2|inst21[0]~12 registers:inst2|inst22[0]~18 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 664 712 -160 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(2.046 ns) 11.645 ns data\[0\] 5 PIN PIN_C9 0 " "Info: 5: + IC(2.223 ns) + CELL(2.046 ns) = 11.645 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { registers:inst2|inst22[0]~18 data[0] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 280 1248 1424 296 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.496 ns ( 30.02 % ) " "Info: Total cell delay = 3.496 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.149 ns ( 69.98 % ) " "Info: Total interconnect delay = 8.149 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.645 ns" { init inst6[4]~0 registers:inst2|inst21[0]~12 registers:inst2|inst22[0]~18 data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.645 ns" { init {} init~combout {} inst6[4]~0 {} registers:inst2|inst21[0]~12 {} registers:inst2|inst22[0]~18 {} data[0] {} } { 0.000ns 0.000ns 4.409ns 0.824ns 0.693ns 2.223ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.228ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] init_control\[6\] clock 5.905 ns register " "Info: th for register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" (data pin = \"init_control\[6\]\", clock pin = \"clock\") is 5.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.058 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -160 8 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.712 ns) 2.994 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X26_Y8_N5 30 " "Info: 2: + IC(1.428 ns) + CELL(0.712 ns) = 2.994 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.346 ns) 3.654 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X26_Y8_N16 3 " "Info: 3: + IC(0.314 ns) + CELL(0.346 ns) = 3.654 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 4.301 ns control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X25_Y7_N28 1 " "Info: 4: + IC(0.594 ns) + CELL(0.053 ns) = 4.301 ns; Loc. = LCCOMB_X25_Y7_N28; Fanout = 1; REG Node = 'control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.357 ns) 4.914 ns control:inst\|inst41~0 5 COMB LCCOMB_X25_Y7_N24 2 " "Info: 5: + IC(0.256 ns) + CELL(0.357 ns) = 4.914 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 5.359 ns control~0 6 COMB LCCOMB_X25_Y7_N12 14 " "Info: 6: + IC(0.220 ns) + CELL(0.225 ns) = 5.359 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.225 ns) 6.371 ns registers:inst2\|inst6~0 7 COMB LCCOMB_X25_Y4_N24 1 " "Info: 7: + IC(0.787 ns) + CELL(0.225 ns) = 6.371 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { control~0 registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.000 ns) 7.750 ns registers:inst2\|inst6~0clkctrl 8 COMB CLKCTRL_G5 4 " "Info: 8: + IC(1.379 ns) + CELL(0.000 ns) = 7.750 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.366 ns) 9.058 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 9 REG LCCOMB_X23_Y7_N30 4 " "Info: 9: + IC(0.942 ns) + CELL(0.366 ns) = 9.058 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.138 ns ( 34.64 % ) " "Info: Total cell delay = 3.138 ns ( 34.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.920 ns ( 65.36 % ) " "Info: Total interconnect delay = 5.920 ns ( 65.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.058 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.058 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.787ns 1.379ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.153 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns init_control\[6\] 1 CLK PIN_T1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 11; CLK Node = 'init_control\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[6] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.912 ns control~0 2 COMB LCCOMB_X25_Y7_N12 14 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.912 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 14; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { init_control[6] control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.154 ns) 2.595 ns registers:inst2\|inst21\[1\]~8 3 COMB LCCOMB_X23_Y7_N20 2 " "Info: 3: + IC(0.529 ns) + CELL(0.154 ns) = 2.595 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'registers:inst2\|inst21\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { control~0 registers:inst2|inst21[1]~8 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.870 ns registers:inst2\|inst21\[1\]~33 4 COMB LCCOMB_X23_Y7_N10 4 " "Info: 4: + IC(0.222 ns) + CELL(0.053 ns) = 2.870 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[1\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 3.153 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] 5 REG LCCOMB_X23_Y7_N30 4 " "Info: 5: + IC(0.230 ns) + CELL(0.053 ns) = 3.153 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.143 ns ( 36.25 % ) " "Info: Total cell delay = 1.143 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.010 ns ( 63.75 % ) " "Info: Total interconnect delay = 2.010 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { init_control[6] control~0 registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.529ns 0.222ns 0.230ns } { 0.000ns 0.830ns 0.053ns 0.154ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.058 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.058 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.428ns 0.314ns 0.594ns 0.256ns 0.220ns 0.787ns 1.379ns 0.942ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.357ns 0.225ns 0.225ns 0.000ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { init_control[6] control~0 registers:inst2|inst21[1]~8 registers:inst2|inst21[1]~33 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst21[1]~8 {} registers:inst2|inst21[1]~33 {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.029ns 0.529ns 0.222ns 0.230ns } { 0.000ns 0.830ns 0.053ns 0.154ns 0.053ns 0.053ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 51 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 00:59:46 2017 " "Info: Processing ended: Fri Nov 10 00:59:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
