

================================================================
== Vitis HLS Report for 'array_mult_Pipeline_MULT_ACC_LOOP'
================================================================
* Date:           Fri Jan 30 11:32:02 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MULT_ACC_LOOP  |       13|       13|         6|          2|          2|     5|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|      47|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      47|    106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U9  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln39_20_fu_150_p2  |         +|   0|  0|   7|           5|           5|
    |add_ln39_fu_156_p2     |         +|   0|  0|   7|           5|           5|
    |k_16_fu_124_p2         |         +|   0|  0|  11|           3|           1|
    |icmp_ln36_fu_118_p2    |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  38|          17|          16|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_15    |   9|          2|    3|          6|
    |k_fu_58                  |   9|          2|    3|          6|
    |mult_acc_data_fu_62      |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   26|         53|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_211                 |   1|   0|    1|          0|
    |icmp_ln36_reg_211_pp0_iter1_reg   |   1|   0|    1|          0|
    |in_a_store_data_load_reg_220      |  16|   0|   16|          0|
    |k_15_reg_205                      |   3|   0|    3|          0|
    |k_fu_58                           |   3|   0|    3|          0|
    |mult_acc_data_fu_62               |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  47|   0|   47|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_MULT_ACC_LOOP|  return value|
|j                         |   in|    5|     ap_none|                                  j|        scalar|
|in_a_store_data_address0  |  out|    5|   ap_memory|                    in_a_store_data|         array|
|in_a_store_data_ce0       |  out|    1|   ap_memory|                    in_a_store_data|         array|
|in_a_store_data_q0        |   in|   16|   ap_memory|                    in_a_store_data|         array|
|in_b_address0             |  out|    5|   ap_memory|                               in_b|         array|
|in_b_ce0                  |  out|    1|   ap_memory|                               in_b|         array|
|in_b_q0                   |   in|   16|   ap_memory|                               in_b|         array|
|mult_acc_data_out         |  out|   16|      ap_vld|                  mult_acc_data_out|       pointer|
|mult_acc_data_out_ap_vld  |  out|    1|      ap_vld|                  mult_acc_data_out|       pointer|
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

