<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>verilog on Y Violet Guo</title>
    <link>https://violetguos.github.io/tags/verilog/</link>
    <description>Recent content in verilog on Y Violet Guo</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <copyright>&amp;copy; 2019</copyright>
    <lastBuildDate>Sat, 02 Apr 2016 06:28:35 -0500</lastBuildDate>
    
	<atom:link href="https://violetguos.github.io/tags/verilog/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Program MIPS instruction in Verilog</title>
      <link>https://violetguos.github.io/post/cpu/</link>
      <pubDate>Sat, 02 Apr 2016 06:28:35 -0500</pubDate>
      
      <guid>https://violetguos.github.io/post/cpu/</guid>
      <description>Introduction In this project, I have built a multi-cycle processor&amp;rsquo;s instruction set from scratch.
Technical Details  Programmed a multicycle processor in Verilog on a Altera DE-1 FPGA Configured a new Assembly language instruction set with Verilog  Lessons Learned In processor or hardware design, unlike computer software, there is no room for uncertainty. For example, a software engineer may put a button in a not so convenient place for no good reason, but it does not hinder the functionality of the app, just harder to navigate.</description>
    </item>
    
  </channel>
</rss>