Version 4.0 HI-TECH Software Intermediate Code
"153 main.c
[; ;main.c: 153: void InitBBSPI(void);
[v _InitBBSPI `(v ~T0 @X0 0 ef ]
"6578 D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6578:     struct {
[s S242 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S242 . TRISF0 TRISF1 TRISF2 TRISF3 TRISF4 TRISF5 TRISF6 TRISF7 ]
"6588
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6588:     struct {
[s S243 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S243 . RF0 RF1 RF2 RF3 RF4 RF5 RF6 RF7 ]
"6577
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6577: typedef union {
[u S241 `S242 1 `S243 1 ]
[n S241 . . . ]
"6599
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6599: extern volatile TRISFbits_t TRISFbits __attribute__((address(0xF97)));
[v _TRISFbits `VS241 ~T0 @X0 0 e@3991 ]
"5045
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5045:     struct {
[s S200 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S200 . LATF0 LATF1 LATF2 LATF3 LATF4 LATF5 LATF6 LATF7 ]
"5055
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5055:     struct {
[s S201 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S201 . LF0 LF1 LF2 LF3 LF4 LF5 LF6 LF7 ]
"5044
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5044: typedef union {
[u S199 `S200 1 `S201 1 ]
[n S199 . . . ]
"5066
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5066: extern volatile LATFbits_t LATFbits __attribute__((address(0xF8E)));
[v _LATFbits `VS199 ~T0 @X0 0 e@3982 ]
[v F4536 `(v ~T0 @X0 1 tf1`ul ]
"187 D:\IDE\Micro_chip_compile\pic\include\pic18.h
[v __delay `JF4536 ~T0 @X0 0 e ]
[p i __delay ]
"171 main.c
[; ;main.c: 171: void Port_BBSPIInit(unsigned char port_dir);
[v _Port_BBSPIInit `(v ~T0 @X0 0 ef1`uc ]
"181
[; ;main.c: 181: void WritePort_BBSPI(unsigned char port_add, unsigned char a);
[v _WritePort_BBSPI `(v ~T0 @X0 0 ef2`uc`uc ]
"199
[; ;main.c: 199: void LCDPutInst(unsigned char);
[v _LCDPutInst `(v ~T0 @X0 0 ef1`uc ]
"5468 D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5468:     struct {
[s S212 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S212 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"5478
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5478:     struct {
[s S213 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S213 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"5467
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5467: typedef union {
[u S211 `S212 1 `S213 1 ]
[n S211 . . . ]
"5489
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5489: extern volatile TRISAbits_t TRISAbits __attribute__((address(0xF92)));
[v _TRISAbits `VS211 ~T0 @X0 0 e@3986 ]
"5912
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5912:     struct {
[s S224 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S224 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"5922
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5922:     struct {
[s S225 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S225 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"5911
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5911: typedef union {
[u S223 `S224 1 `S225 1 ]
[n S223 . . . ]
"5933
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5933: extern volatile TRISCbits_t TRISCbits __attribute__((address(0xF94)));
[v _TRISCbits `VS223 ~T0 @X0 0 e@3988 ]
"4485
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4485:     struct {
[s S185 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S185 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"4495
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4495:     struct {
[s S186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S186 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 LA7 ]
"4484
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4484: typedef union {
[u S184 `S185 1 `S186 1 ]
[n S184 . . . ]
"4506
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4506: extern volatile LATAbits_t LATAbits __attribute__((address(0xF89)));
[v _LATAbits `VS184 ~T0 @X0 0 e@3977 ]
"4709
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4709:     struct {
[s S191 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S191 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"4719
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4719:     struct {
[s S192 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S192 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"4708
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4708: typedef union {
[u S190 `S191 1 `S192 1 ]
[n S190 . . . ]
"4730
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4730: extern volatile LATCbits_t LATCbits __attribute__((address(0xF8B)));
[v _LATCbits `VS190 ~T0 @X0 0 e@3979 ]
"50 D:\IDE\Micro_chip_compile\pic\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
"12474 D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12474: extern volatile unsigned char OSCCON __attribute__((address(0xFD3)));
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"7383
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7383: extern volatile unsigned char OSCTUNE __attribute__((address(0xF9B)));
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3995 ]
"5690
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5690:     struct {
[s S218 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S218 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"5700
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5700:     struct {
[s S219 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S219 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"5689
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5689: typedef union {
[u S217 `S218 1 `S219 1 ]
[n S217 . . . ]
"5711
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5711: extern volatile TRISBbits_t TRISBbits __attribute__((address(0xF93)));
[v _TRISBbits `VS217 ~T0 @X0 0 e@3987 ]
"10180
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10180:     struct {
[s S379 :4 `uc 1 :2 `uc 1 ]
[n S379 . PCFG VCFG ]
"10184
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10184:     struct {
[s S380 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S380 . PCFG0 PCFG1 PCFG2 PCFG3 VCFG0 VCFG1 ]
"10192
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10192:     struct {
[s S381 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S381 . . CHSN3 VCFG01 VCFG11 ]
"10179
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10179: typedef union {
[u S378 `S379 1 `S380 1 `S381 1 ]
[n S378 . . . . ]
"10199
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10199: extern volatile ADCON1bits_t ADCON1bits __attribute__((address(0xFC1)));
[v _ADCON1bits `VS378 ~T0 @X0 0 e@4033 ]
"6134
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6134:     struct {
[s S230 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S230 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"6144
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6144:     struct {
[s S231 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S231 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"6133
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6133: typedef union {
[u S229 `S230 1 `S231 1 ]
[n S229 . . . ]
"6155
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6155: extern volatile TRISDbits_t TRISDbits __attribute__((address(0xF95)));
[v _TRISDbits `VS229 ~T0 @X0 0 e@3989 ]
"4815
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4815: extern volatile unsigned char LATD __attribute__((address(0xF8C)));
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"7454
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7454:     struct {
[s S269 :2 `uc 1 :2 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S269 . WM . WAIT . EBDIS ]
"7461
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7461:     struct {
[s S270 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S270 . WM0 WM1 . WAIT0 WAIT1 ]
"7453
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7453: typedef union {
[u S268 `S269 1 `S270 1 ]
[n S268 . . . ]
"7469
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7469: extern volatile MEMCONbits_t MEMCONbits __attribute__((address(0xF9C)));
[v _MEMCONbits `VS268 ~T0 @X0 0 e@3996 ]
[p mainexit ]
"2795
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2795:     struct {
[s S124 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S124 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2805
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2805:     struct {
[s S125 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S125 . INT0 INT1 INT2 INT3 KBI0 KBI1 KBI2 KBI3 ]
"2815
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2815:     struct {
[s S126 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S126 . FLT0 . ECCP2 ]
"2820
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2820:     struct {
[s S127 :3 `uc 1 :1 `uc 1 ]
[n S127 . . CCP2 ]
"2824
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2824:     struct {
[s S128 :3 `uc 1 :1 `uc 1 ]
[n S128 . . P2A ]
"2828
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2828:     struct {
[s S129 :3 `uc 1 :1 `uc 1 ]
[n S129 . . CCP2_PA2 ]
"2794
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2794: typedef union {
[u S123 `S124 1 `S125 1 `S126 1 `S127 1 `S128 1 `S129 1 ]
[n S123 . . . . . . . ]
"2833
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2833: extern volatile PORTBbits_t PORTBbits __attribute__((address(0xF81)));
[v _PORTBbits `VS123 ~T0 @X0 0 e@3969 ]
"2649
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2649:     struct {
[s S118 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S118 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"2659
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2659:     struct {
[s S119 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S119 . . VREFM VREFP T0CKI LVDIN ]
"2666
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2666:     struct {
[s S120 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S120 . AN0 AN1 AN2 AN3 . AN4 ]
"2674
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2674:     struct {
[s S121 :5 `uc 1 :1 `uc 1 ]
[n S121 . . HLVDIN ]
"2678
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2678:     struct {
[s S122 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S122 . ULPWUIN . RJPU ]
"2648
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2648: typedef union {
[u S117 `S118 1 `S119 1 `S120 1 `S121 1 `S122 1 ]
[n S117 . . . . . . ]
"2684
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2684: extern volatile PORTAbits_t PORTAbits __attribute__((address(0xF80)));
[v _PORTAbits `VS117 ~T0 @X0 0 e@3968 ]
"54 D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 54: __asm("SSP2CON2 equ 0F62h");
[; <" SSP2CON2 equ 0F62h ;# ">
"199
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 199: __asm("SSP2CON1 equ 0F63h");
[; <" SSP2CON1 equ 0F63h ;# ">
"319
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 319: __asm("SSP2STAT equ 0F64h");
[; <" SSP2STAT equ 0F64h ;# ">
"746
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 746: __asm("SSP2ADD equ 0F65h");
[; <" SSP2ADD equ 0F65h ;# ">
"808
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 808: __asm("SSP2BUF equ 0F66h");
[; <" SSP2BUF equ 0F66h ;# ">
"815
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 815: __asm("ECCP2DEL equ 0F67h");
[; <" ECCP2DEL equ 0F67h ;# ">
"935
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 935: __asm("ECCP2AS equ 0F68h");
[; <" ECCP2AS equ 0F68h ;# ">
"1067
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1067: __asm("ECCP3DEL equ 0F69h");
[; <" ECCP3DEL equ 0F69h ;# ">
"1187
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1187: __asm("ECCP3AS equ 0F6Ah");
[; <" ECCP3AS equ 0F6Ah ;# ">
"1319
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1319: __asm("RCSTA2 equ 0F6Bh");
[; <" RCSTA2 equ 0F6Bh ;# ">
"1497
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1497: __asm("TXSTA2 equ 0F6Ch");
[; <" TXSTA2 equ 0F6Ch ;# ">
"1657
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1657: __asm("TXREG2 equ 0F6Dh");
[; <" TXREG2 equ 0F6Dh ;# ">
"1664
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1664: __asm("RCREG2 equ 0F6Eh");
[; <" RCREG2 equ 0F6Eh ;# ">
"1671
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1671: __asm("SPBRG2 equ 0F6Fh");
[; <" SPBRG2 equ 0F6Fh ;# ">
"1678
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1678: __asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
"1757
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1757: __asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
"1764
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1764: __asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
"1771
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1771: __asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
"1778
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1778: __asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
"1857
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1857: __asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
"1864
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1864: __asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
"1871
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1871: __asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
"1878
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1878: __asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
"1949
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1949: __asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
"1956
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1956: __asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
"1963
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 1963: __asm("ECCP1DEL equ 0F79h");
[; <" ECCP1DEL equ 0F79h ;# ">
"2083
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2083: __asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
"2200
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2200: __asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
"2207
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2207: __asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
"2212
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2212: __asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
"2216
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2216: __asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
"2633
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2633: __asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
"2638
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2638: __asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
"2645
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2645: __asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
"2791
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2791: __asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
"2945
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 2945: __asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
"3197
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 3197: __asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
"3416
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 3416: __asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
"3758
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 3758: __asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
"3923
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 3923: __asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
"4082
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4082: __asm("PORTH equ 0F87h");
[; <" PORTH equ 0F87h ;# ">
"4275
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4275: __asm("PORTJ equ 0F88h");
[; <" PORTJ equ 0F88h ;# ">
"4481
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4481: __asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
"4593
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4593: __asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
"4705
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4705: __asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
"4817
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4817: __asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
"4929
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 4929: __asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
"5041
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5041: __asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
"5153
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5153: __asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
"5235
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5235: __asm("LATH equ 0F90h");
[; <" LATH equ 0F90h ;# ">
"5347
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5347: __asm("LATJ equ 0F91h");
[; <" LATJ equ 0F91h ;# ">
"5459
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5459: __asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
"5464
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5464: __asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
"5681
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5681: __asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
"5686
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5686: __asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
"5903
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5903: __asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
"5908
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 5908: __asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
"6125
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6125: __asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
"6130
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6130: __asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
"6347
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6347: __asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
"6352
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6352: __asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
"6569
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6569: __asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
"6574
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6574: __asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
"6791
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6791: __asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
"6796
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6796: __asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
"6941
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6941: __asm("TRISH equ 0F99h");
[; <" TRISH equ 0F99h ;# ">
"6946
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 6946: __asm("DDRH equ 0F99h");
[; <" DDRH equ 0F99h ;# ">
"7163
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7163: __asm("TRISJ equ 0F9Ah");
[; <" TRISJ equ 0F9Ah ;# ">
"7168
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7168: __asm("DDRJ equ 0F9Ah");
[; <" DDRJ equ 0F9Ah ;# ">
"7385
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7385: __asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
"7450
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7450: __asm("MEMCON equ 0F9Ch");
[; <" MEMCON equ 0F9Ch ;# ">
"7511
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7511: __asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
"7594
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7594: __asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
"7677
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7677: __asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
"7760
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7760: __asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
"7832
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7832: __asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
"7904
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7904: __asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
"7976
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 7976: __asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
"8086
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8086: __asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
"8164
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8164: __asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
"8242
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8242: __asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
"8308
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8308: __asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
"8315
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8315: __asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
"8322
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8322: __asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
"8329
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8329: __asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
"8336
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8336: __asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
"8341
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8341: __asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
"8660
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8660: __asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
"8665
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8665: __asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
"8948
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8948: __asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
"8953
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8953: __asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
"8960
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8960: __asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
"8965
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8965: __asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
"8972
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8972: __asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
"8977
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8977: __asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
"8984
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 8984: __asm("PSPCON equ 0FB0h");
[; <" PSPCON equ 0FB0h ;# ">
"9023
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9023: __asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
"9144
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9144: __asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
"9151
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9151: __asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
"9158
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9158: __asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
"9165
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9165: __asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
"9255
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9255: __asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
"9334
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9334: __asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
"9466
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9466: __asm("CCP3CON equ 0FB7h");
[; <" CCP3CON equ 0FB7h ;# ">
"9471
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9471: __asm("ECCP3CON equ 0FB7h");
[; <" ECCP3CON equ 0FB7h ;# ">
"9658
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9658: __asm("CCPR3 equ 0FB8h");
[; <" CCPR3 equ 0FB8h ;# ">
"9665
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9665: __asm("CCPR3L equ 0FB8h");
[; <" CCPR3L equ 0FB8h ;# ">
"9672
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9672: __asm("CCPR3H equ 0FB9h");
[; <" CCPR3H equ 0FB9h ;# ">
"9679
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9679: __asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
"9684
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9684: __asm("ECCP2CON equ 0FBAh");
[; <" ECCP2CON equ 0FBAh ;# ">
"9871
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9871: __asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
"9878
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9878: __asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
"9885
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9885: __asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
"9892
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9892: __asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
"9897
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 9897: __asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
"10084
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10084: __asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
"10091
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10091: __asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
"10098
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10098: __asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
"10105
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10105: __asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
"10176
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10176: __asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
"10261
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10261: __asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
"10380
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10380: __asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
"10387
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10387: __asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
"10394
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10394: __asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
"10401
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10401: __asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
"10406
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10406: __asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
"10755
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10755: __asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
"10760
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10760: __asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
"10993
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10993: __asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
"10998
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 10998: __asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
"11591
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11591: __asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
"11596
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11596: __asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
"11813
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11813: __asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
"11818
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11818: __asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
"11825
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11825: __asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
"11896
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11896: __asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
"11903
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11903: __asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
"11910
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 11910: __asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
"12022
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12022: __asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
"12029
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12029: __asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
"12036
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12036: __asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
"12043
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12043: __asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
"12176
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12176: __asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
"12204
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12204: __asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
"12209
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12209: __asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
"12476
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12476: __asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
"12559
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12559: __asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
"12635
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12635: __asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
"12642
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12642: __asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
"12649
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12649: __asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
"12656
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12656: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"12727
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12727: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"12734
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12734: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"12741
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12741: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"12748
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12748: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"12755
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12755: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"12762
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12762: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"12769
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12769: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"12776
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12776: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"12783
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12783: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"12790
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12790: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"12797
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12797: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"12804
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12804: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"12811
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12811: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"12818
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12818: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"12825
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12825: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"12832
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12832: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"12839
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12839: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"12846
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12846: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"12853
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12853: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"12860
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12860: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"12867
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12867: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"12874
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12874: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"12881
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12881: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"12888
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12888: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"12895
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12895: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"12902
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12902: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"12909
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 12909: __asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
"13021
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13021: __asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
"13114
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13114: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"13231
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13231: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"13238
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13238: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"13245
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13245: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"13252
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13252: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"13261
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13261: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"13268
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13268: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"13275
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13275: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"13282
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13282: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"13291
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13291: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"13298
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13298: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"13305
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13305: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"13312
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13312: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"13319
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13319: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"13326
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13326: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"13432
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13432: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"13439
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13439: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"13446
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13446: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"13453
[; ;D:\IDE\Micro_chip_compile\pic\include\pic18f8722.h: 13453: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"6 main.c
[p x OSC = INTIO7 ]
"7
[p x FCMEN = OFF ]
"8
[p x IESO = OFF ]
"11
[p x PWRT = OFF ]
"12
[p x BOREN = SBORDIS ]
"13
[p x BORV = 3 ]
"16
[p x WDT = OFF ]
"17
[p x WDTPS = 32768 ]
"20
[p x MODE = MC ]
"21
[p x ADDRBW = ADDR20BIT ]
"22
[p x DATABW = DATA16BIT ]
"23
[p x WAIT = OFF ]
"26
[p x CCP2MX = PORTC ]
"27
[p x ECCPMX = PORTE ]
"28
[p x LPT1OSC = OFF ]
"29
[p x MCLRE = ON ]
"32
[p x STVREN = ON ]
"33
[p x LVP = ON ]
"34
[p x BBSIZ = BB2K ]
"35
[p x XINST = OFF ]
"38
[p x CP0 = OFF ]
"39
[p x CP1 = OFF ]
"40
[p x CP2 = OFF ]
"41
[p x CP3 = OFF ]
"42
[p x CP4 = OFF ]
"43
[p x CP5 = OFF ]
"44
[p x CP6 = OFF ]
"45
[p x CP7 = OFF ]
"48
[p x CPB = OFF ]
"49
[p x CPD = OFF ]
"52
[p x WRT0 = OFF ]
"53
[p x WRT1 = OFF ]
"54
[p x WRT2 = OFF ]
"55
[p x WRT3 = OFF ]
"56
[p x WRT4 = OFF ]
"57
[p x WRT5 = OFF ]
"58
[p x WRT6 = OFF ]
"59
[p x WRT7 = OFF ]
"62
[p x WRTC = OFF ]
"63
[p x WRTB = OFF ]
"64
[p x WRTD = OFF ]
"67
[p x EBTR0 = OFF ]
"68
[p x EBTR1 = OFF ]
"69
[p x EBTR2 = OFF ]
"70
[p x EBTR3 = OFF ]
"71
[p x EBTR4 = OFF ]
"72
[p x EBTR5 = OFF ]
"73
[p x EBTR6 = OFF ]
"74
[p x EBTR7 = OFF ]
"77
[p x EBTRB = OFF ]
"260
[; ;main.c: 260: void LCDInit(void) {
[v _LCDInit `(v ~T0 @X0 1 ef ]
{
[e :U _LCDInit ]
[f ]
"261
[; ;main.c: 261:     InitBBSPI();
[e ( _InitBBSPI ..  ]
"262
[; ;main.c: 262:     TRISFbits.TRISF6 = 0;
[e = . . _TRISFbits 0 6 -> -> 0 `i `uc ]
"263
[; ;main.c: 263:     LATFbits.LATF6 = 0;
[e = . . _LATFbits 0 6 -> -> 0 `i `uc ]
"264
[; ;main.c: 264:     _delay((unsigned long)((5)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"265
[; ;main.c: 265:     LATFbits.LATF6 = 1;
[e = . . _LATFbits 0 6 -> -> 1 `i `uc ]
"266
[; ;main.c: 266:     Port_BBSPIInit(0x00);
[e ( _Port_BBSPIInit (1 -> -> 0 `i `uc ]
"267
[; ;main.c: 267:     Port_BBSPIInit(0x01);
[e ( _Port_BBSPIInit (1 -> -> 1 `i `uc ]
"268
[; ;main.c: 268:     WritePort_BBSPI(0x12, 0);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 0 `i `uc ]
"269
[; ;main.c: 269:     _delay((unsigned long)((15)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"270
[; ;main.c: 270:     LCDPutInst(0x32);
[e ( _LCDPutInst (1 -> -> 50 `i `uc ]
"271
[; ;main.c: 271:     LCDPutInst(0x3C);
[e ( _LCDPutInst (1 -> -> 60 `i `uc ]
"272
[; ;main.c: 272:     LCDPutInst(0x0C);
[e ( _LCDPutInst (1 -> -> 12 `i `uc ]
"273
[; ;main.c: 273:     LCDPutInst(0x01);
[e ( _LCDPutInst (1 -> -> 1 `i `uc ]
"274
[; ;main.c: 274:     LCDPutInst(0x06);
[e ( _LCDPutInst (1 -> -> 6 `i `uc ]
"275
[; ;main.c: 275: }
[e :UE 501 ]
}
"284
[; ;main.c: 284: void InitBBSPI(void) {
[v _InitBBSPI `(v ~T0 @X0 1 ef ]
{
[e :U _InitBBSPI ]
[f ]
"285
[; ;main.c: 285:     TRISAbits.TRISA2 = 0;
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
"286
[; ;main.c: 286:     TRISCbits.TRISC4 = 1;
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
"287
[; ;main.c: 287:     TRISCbits.TRISC5 = 0;
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
"288
[; ;main.c: 288:     TRISCbits.TRISC3 = 0;
[e = . . _TRISCbits 0 3 -> -> 0 `i `uc ]
"290
[; ;main.c: 290:     LATAbits.LATA2 = 1;
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
"291
[; ;main.c: 291:     LATCbits.LATC4 = 1;
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
"292
[; ;main.c: 292:     LATCbits.LATC5 = 0;
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"293
[; ;main.c: 293:     LATCbits.LATC3 = 0;
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"294
[; ;main.c: 294: }
[e :UE 502 ]
}
"304
[; ;main.c: 304: void SendByteBBSPI(unsigned char output) {
[v _SendByteBBSPI `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _SendByteBBSPI ]
[v _output `uc ~T0 @X0 1 r1 ]
[f ]
"305
[; ;main.c: 305:     unsigned char bitcount;
[v _bitcount `uc ~T0 @X0 1 a ]
"306
[; ;main.c: 306:     unsigned char input = output;
[v _input `uc ~T0 @X0 1 a ]
[e = _input _output ]
"308
[; ;main.c: 308:     for (bitcount = 0; bitcount < 8; bitcount++) {
{
[e = _bitcount -> -> 0 `i `uc ]
[e $ < -> _bitcount `i -> 8 `i 504  ]
[e $U 505  ]
[e :U 504 ]
{
"310
[; ;main.c: 310:         if (output & 0x80)
[e $ ! != & -> _output `i -> 128 `i -> 0 `i 507  ]
"311
[; ;main.c: 311:             LATCbits.LATC5 = 1;
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[e $U 508  ]
"312
[; ;main.c: 312:         else
[e :U 507 ]
"313
[; ;main.c: 313:             LATCbits.LATC5 = 0;
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[e :U 508 ]
"315
[; ;main.c: 315:         if (LATCbits.LATC4)
[e $ ! != -> . . _LATCbits 0 4 `i -> 0 `i 509  ]
"316
[; ;main.c: 316:             input = (input << 1) | 0x1;
[e = _input -> | << -> _input `i -> 1 `i -> 1 `i `uc ]
[e $U 510  ]
"317
[; ;main.c: 317:         else
[e :U 509 ]
"318
[; ;main.c: 318:             input = input << 1;
[e = _input -> << -> _input `i -> 1 `i `uc ]
[e :U 510 ]
"319
[; ;main.c: 319:         LATCbits.LATC3 = 1;
[e = . . _LATCbits 0 3 -> -> 1 `i `uc ]
"320
[; ;main.c: 320:         __nop();
[e ( ___nop ..  ]
"321
[; ;main.c: 321:         __nop();
[e ( ___nop ..  ]
"322
[; ;main.c: 322:         __nop();
[e ( ___nop ..  ]
"323
[; ;main.c: 323:         __nop();
[e ( ___nop ..  ]
"324
[; ;main.c: 324:         __nop();
[e ( ___nop ..  ]
"325
[; ;main.c: 325:         __nop();
[e ( ___nop ..  ]
"326
[; ;main.c: 326:         __nop();
[e ( ___nop ..  ]
"327
[; ;main.c: 327:         __nop();
[e ( ___nop ..  ]
"328
[; ;main.c: 328:         __nop();
[e ( ___nop ..  ]
"329
[; ;main.c: 329:         __nop();
[e ( ___nop ..  ]
"330
[; ;main.c: 330:         __nop();
[e ( ___nop ..  ]
"331
[; ;main.c: 331:         __nop();
[e ( ___nop ..  ]
"332
[; ;main.c: 332:         LATCbits.LATC3 = 0;
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"333
[; ;main.c: 333:         output <<= 1;
[e =<< _output -> -> 1 `i `uc ]
"334
[; ;main.c: 334:     }
}
[e ++ _bitcount -> -> 1 `i `uc ]
[e $ < -> _bitcount `i -> 8 `i 504  ]
[e :U 505 ]
}
"335
[; ;main.c: 335: }
[e :UE 503 ]
}
"344
[; ;main.c: 344: void Port_BBSPIInit(unsigned char port_dir) {
[v _Port_BBSPIInit `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _Port_BBSPIInit ]
[v _port_dir `uc ~T0 @X0 1 r1 ]
[f ]
"348
[; ;main.c: 348:     LATAbits.LATA2 = 0;
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"349
[; ;main.c: 349:     SendByteBBSPI(0x40);
[e ( _SendByteBBSPI (1 -> -> 64 `i `uc ]
"350
[; ;main.c: 350:     SendByteBBSPI(port_dir);
[e ( _SendByteBBSPI (1 _port_dir ]
"351
[; ;main.c: 351:     SendByteBBSPI(0x00);
[e ( _SendByteBBSPI (1 -> -> 0 `i `uc ]
"352
[; ;main.c: 352:     LATAbits.LATA2 = 1;
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
"353
[; ;main.c: 353: }
[e :UE 511 ]
}
"364
[; ;main.c: 364: void WritePort_BBSPI(unsigned char port_add, unsigned char a) {
[v _WritePort_BBSPI `(v ~T0 @X0 1 ef2`uc`uc ]
{
[e :U _WritePort_BBSPI ]
[v _port_add `uc ~T0 @X0 1 r1 ]
[v _a `uc ~T0 @X0 1 r2 ]
[f ]
"365
[; ;main.c: 365:     LATAbits.LATA2 = 0;
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"366
[; ;main.c: 366:     SendByteBBSPI(0x40);
[e ( _SendByteBBSPI (1 -> -> 64 `i `uc ]
"367
[; ;main.c: 367:     SendByteBBSPI(port_add);
[e ( _SendByteBBSPI (1 _port_add ]
"368
[; ;main.c: 368:     SendByteBBSPI(a);
[e ( _SendByteBBSPI (1 _a ]
"369
[; ;main.c: 369:     LATAbits.LATA2 = 1;
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
"370
[; ;main.c: 370: }
[e :UE 512 ]
}
"379
[; ;main.c: 379: void LCDPutChar(unsigned char ch) {
[v _LCDPutChar `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _LCDPutChar ]
[v _ch `uc ~T0 @X0 1 r1 ]
[f ]
"380
[; ;main.c: 380:     _delay((unsigned long)((5)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"381
[; ;main.c: 381:     WritePort_BBSPI(0x12, 0x80);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 128 `i `uc ]
"382
[; ;main.c: 382:     _delay((unsigned long)((1)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"383
[; ;main.c: 383:     WritePort_BBSPI(0x13, ch);
[e ( _WritePort_BBSPI (2 , -> -> 19 `i `uc _ch ]
"384
[; ;main.c: 384:     _delay((unsigned long)((1)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"385
[; ;main.c: 385:     WritePort_BBSPI(0x12, 0xC0);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 192 `i `uc ]
"386
[; ;main.c: 386:     _delay((unsigned long)((1)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"387
[; ;main.c: 387:     WritePort_BBSPI(0x12, 0x00);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 0 `i `uc ]
"388
[; ;main.c: 388: }
[e :UE 513 ]
}
"397
[; ;main.c: 397: void LCDPutInst(unsigned char ch) {
[v _LCDPutInst `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _LCDPutInst ]
[v _ch `uc ~T0 @X0 1 r1 ]
[f ]
"398
[; ;main.c: 398:     _delay((unsigned long)((5)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"399
[; ;main.c: 399:     WritePort_BBSPI(0x12, 0x00);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 0 `i `uc ]
"400
[; ;main.c: 400:     _delay((unsigned long)((1)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"401
[; ;main.c: 401:     WritePort_BBSPI(0x13, ch);
[e ( _WritePort_BBSPI (2 , -> -> 19 `i `uc _ch ]
"402
[; ;main.c: 402:     _delay((unsigned long)((1)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"403
[; ;main.c: 403:     WritePort_BBSPI(0x12, 0x40);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 64 `i `uc ]
"404
[; ;main.c: 404:     _delay((unsigned long)((1)*(10000000/4000.0)));
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"405
[; ;main.c: 405:     WritePort_BBSPI(0x12, 0x00);
[e ( _WritePort_BBSPI (2 , -> -> 18 `i `uc -> -> 0 `i `uc ]
"406
[; ;main.c: 406: }
[e :UE 514 ]
}
"415
[; ;main.c: 415: void LCDPutStr(const char *ptr) {
[v _LCDPutStr `(v ~T0 @X0 1 ef1`*Cuc ]
{
[e :U _LCDPutStr ]
[v _ptr `*Cuc ~T0 @X0 1 r1 ]
[f ]
"416
[; ;main.c: 416:     while (*ptr) LCDPutChar(*(ptr++));
[e $U 516  ]
[e :U 517 ]
[e ( _LCDPutChar (1 -> *U ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x `uc ]
[e :U 516 ]
[e $ != -> *U _ptr `i -> 0 `i 517  ]
[e :U 518 ]
"417
[; ;main.c: 417: }
[e :UE 515 ]
}
"419
[; ;main.c: 419: void LCDMoveCursor(unsigned char line, unsigned char pos) {
[v _LCDMoveCursor `(v ~T0 @X0 1 ef2`uc`uc ]
{
[e :U _LCDMoveCursor ]
[v _line `uc ~T0 @X0 1 r1 ]
[v _pos `uc ~T0 @X0 1 r2 ]
[f ]
"420
[; ;main.c: 420:     unsigned char position;
[v _position `uc ~T0 @X0 1 a ]
"421
[; ;main.c: 421:     if (line == 0) {
[e $ ! == -> _line `i -> 0 `i 520  ]
{
"422
[; ;main.c: 422:         position = (128 + pos);
[e = _position -> + -> 128 `i -> _pos `i `uc ]
"423
[; ;main.c: 423:     } else
}
[e $U 521  ]
[e :U 520 ]
"424
[; ;main.c: 424:         position = (192 + pos);
[e = _position -> + -> 192 `i -> _pos `i `uc ]
[e :U 521 ]
"426
[; ;main.c: 426:     LCDPutInst(position);
[e ( _LCDPutInst (1 _position ]
"427
[; ;main.c: 427: }
[e :UE 519 ]
}
"429
[; ;main.c: 429: void LCDPrint(unsigned char line, unsigned char pos, const char *ptr) {
[v _LCDPrint `(v ~T0 @X0 1 ef3`uc`uc`*Cuc ]
{
[e :U _LCDPrint ]
[v _line `uc ~T0 @X0 1 r1 ]
[v _pos `uc ~T0 @X0 1 r2 ]
[v _ptr `*Cuc ~T0 @X0 1 r3 ]
[f ]
"430
[; ;main.c: 430:     if (line < 0 || line > 2 || pos < 0 || pos > 15)
[e $ ! || || || < -> _line `i -> 0 `i > -> _line `i -> 2 `i < -> _pos `i -> 0 `i > -> _pos `i -> 15 `i 523  ]
"431
[; ;main.c: 431:         return;
[e $UE 522  ]
[e :U 523 ]
"432
[; ;main.c: 432:     LCDMoveCursor(line, pos);
[e ( _LCDMoveCursor (2 , _line _pos ]
"433
[; ;main.c: 433:     LCDPutStr(ptr);
[e ( _LCDPutStr (1 _ptr ]
"434
[; ;main.c: 434: }
[e :UE 522 ]
}
"436
[; ;main.c: 436: void OSCILLATOR_Initialize(void) {
[v _OSCILLATOR_Initialize `(v ~T0 @X0 1 ef ]
{
[e :U _OSCILLATOR_Initialize ]
[f ]
"438
[; ;main.c: 438:     OSCCON = 0b11110111;
[e = _OSCCON -> -> 247 `i `uc ]
"439
[; ;main.c: 439:     OSCTUNE = 0b00001111;
[e = _OSCTUNE -> -> 15 `i `uc ]
"440
[; ;main.c: 440: }
[e :UE 524 ]
}
"442
[; ;main.c: 442: void setup_BUTTON_LEDS() {
[v _setup_BUTTON_LEDS `(v ~T0 @X0 1 ef ]
{
[e :U _setup_BUTTON_LEDS ]
[f ]
"443
[; ;main.c: 443:     TRISBbits.TRISB0 = 1;
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
"444
[; ;main.c: 444:     TRISAbits.TRISA5 = 1;
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
"446
[; ;main.c: 446:     ADCON1bits.PCFG0 = 1;
[e = . . _ADCON1bits 1 0 -> -> 1 `i `uc ]
"447
[; ;main.c: 447:     ADCON1bits.PCFG1 = 1;
[e = . . _ADCON1bits 1 1 -> -> 1 `i `uc ]
"448
[; ;main.c: 448:     ADCON1bits.PCFG2 = 1;
[e = . . _ADCON1bits 1 2 -> -> 1 `i `uc ]
"449
[; ;main.c: 449:     ADCON1bits.PCFG3 = 1;
[e = . . _ADCON1bits 1 3 -> -> 1 `i `uc ]
"451
[; ;main.c: 451:     TRISDbits.TRISD0 = 0;
[e = . . _TRISDbits 0 0 -> -> 0 `i `uc ]
"452
[; ;main.c: 452:     TRISDbits.TRISD1 = 0;
[e = . . _TRISDbits 0 1 -> -> 0 `i `uc ]
"453
[; ;main.c: 453:     TRISDbits.TRISD2 = 0;
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
"454
[; ;main.c: 454:     TRISDbits.TRISD3 = 0;
[e = . . _TRISDbits 0 3 -> -> 0 `i `uc ]
"455
[; ;main.c: 455:     TRISDbits.TRISD4 = 0;
[e = . . _TRISDbits 0 4 -> -> 0 `i `uc ]
"456
[; ;main.c: 456:     TRISDbits.TRISD5 = 0;
[e = . . _TRISDbits 0 5 -> -> 0 `i `uc ]
"457
[; ;main.c: 457:     TRISDbits.TRISD6 = 0;
[e = . . _TRISDbits 0 6 -> -> 0 `i `uc ]
"458
[; ;main.c: 458:     TRISDbits.TRISD7 = 0;
[e = . . _TRISDbits 0 7 -> -> 0 `i `uc ]
"460
[; ;main.c: 460:     LATD = 0b00000000;
[e = _LATD -> -> 0 `i `uc ]
"462
[; ;main.c: 462:     MEMCONbits.EBDIS = 1;
[e = . . _MEMCONbits 0 4 -> -> 1 `i `uc ]
"464
[; ;main.c: 464: }
[e :UE 525 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"466
[; ;main.c: 466: void main(void) {
[v _main `(v ~T0 @X0 1 ef ]
{
[e :U _main ]
[f ]
"467
[; ;main.c: 467:     OSCILLATOR_Initialize();
[e ( _OSCILLATOR_Initialize ..  ]
"468
[; ;main.c: 468:     setup_BUTTON_LEDS();
[e ( _setup_BUTTON_LEDS ..  ]
"469
[; ;main.c: 469:     LCDInit();
[e ( _LCDInit ..  ]
"472
[; ;main.c: 472:     while (1) {
[e :U 528 ]
{
"473
[; ;main.c: 473:         if (PORTBbits.RB0 == 0) {
[e $ ! == -> . . _PORTBbits 0 0 `i -> 0 `i 530  ]
{
"474
[; ;main.c: 474:             LCDPutInst(0x01);
[e ( _LCDPutInst (1 -> -> 1 `i `uc ]
"475
[; ;main.c: 475:             LCDPrint(0, 0, "Hello");
[e ( _LCDPrint (3 , , -> -> 0 `i `uc -> -> 0 `i `uc :s 1C ]
"476
[; ;main.c: 476:             LCDPutInst(0x0F);
[e ( _LCDPutInst (1 -> -> 15 `i `uc ]
"477
[; ;main.c: 477:             LCDMoveCursor(0, 1);
[e ( _LCDMoveCursor (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
"480
[; ;main.c: 480:         } else if (PORTAbits.RA5 == 0) {
}
[e $U 531  ]
[e :U 530 ]
[e $ ! == -> . . _PORTAbits 0 5 `i -> 0 `i 532  ]
{
"481
[; ;main.c: 481:             LCDPutInst(0x01);
[e ( _LCDPutInst (1 -> -> 1 `i `uc ]
"482
[; ;main.c: 482:             LCDPrint(0, 0, "salut");
[e ( _LCDPrint (3 , , -> -> 0 `i `uc -> -> 0 `i `uc :s 2C ]
"483
[; ;main.c: 483:             LCDPutInst(0x14);
[e ( _LCDPutInst (1 -> -> 20 `i `uc ]
"484
[; ;main.c: 484:         }
}
[e :U 532 ]
[e :U 531 ]
"486
[; ;main.c: 486:     }
}
[e :U 527 ]
[e $U 528  ]
[e :U 529 ]
"488
[; ;main.c: 488:     return;
[e $UE 526  ]
"489
[; ;main.c: 489: }
[e :UE 526 ]
}
[a 2C 115 97 108 117 116 0 ]
[a 1C 72 101 108 108 111 0 ]
