<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G511X Driver Library: Inter-Integrated Circuit Sound (I2S)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G511X Driver Library
   &#160;<span id="projectnumber">2.08.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Inter-Integrated Circuit Sound (I2S)</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Inter-Integrated Circuit Sound (I2S):</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___i2_s.png" border="0" alt="" usemap="#group______i2__s"/>
<map name="group______i2__s" id="group______i2__s">
<area shape="rect" id="node1" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html" title="DL_I2S_INTERRUPT" alt="" coords="243,5,390,32"/>
<area shape="rect" id="node2" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html" title="DL_I2S_DMA_INTERRUPT" alt="" coords="224,56,409,83"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___d_l___i2_s___i_n_t_e_r_r_u_p_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___i2_s.html#ga12c3ab65db530c98b725dffd5c1a6e69">DL_I2S_setClockConfig</a>.  <a href="struct_d_l___i2_s___clock_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___i2_s___config.html">DL_I2S_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d">DL_I2S_init</a>.  <a href="struct_d_l___i2_s___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga45b8b9e91d96775c7b95339925da6fc7"><td class="memItemLeft" align="right" valign="top"><a id="ga45b8b9e91d96775c7b95339925da6fc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga45b8b9e91d96775c7b95339925da6fc7">DEVICE_HAS_MULTIPLE_DATA_PIN</a></td></tr>
<tr class="memdesc:ga45b8b9e91d96775c7b95339925da6fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device supports multiple data pins. <br /></td></tr>
<tr class="separator:ga45b8b9e91d96775c7b95339925da6fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875b367a5a5c818307e581b4a40cc906"><td class="memItemLeft" align="right" valign="top"><a id="ga875b367a5a5c818307e581b4a40cc906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga875b367a5a5c818307e581b4a40cc906">DL_I2S_MDIV_MINIMUM</a>&#160;&#160;&#160;((uint32_t)2U)</td></tr>
<tr class="memdesc:ga875b367a5a5c818307e581b4a40cc906"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Minimum factor of the division ratio used to generate the controller clock (MCLK). The minimum is 2, since 0 is evaluated as 1024, which is the maximum factor, and 1 is invalid. <br /></td></tr>
<tr class="separator:ga875b367a5a5c818307e581b4a40cc906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360d135d0917235cbac031c3471a781d"><td class="memItemLeft" align="right" valign="top"><a id="ga360d135d0917235cbac031c3471a781d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga360d135d0917235cbac031c3471a781d">DL_I2S_MDIV_MAXIMUM</a>&#160;&#160;&#160;((uint32_t)0U)</td></tr>
<tr class="memdesc:ga360d135d0917235cbac031c3471a781d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Maximum factor of the division ratio used to generate the controller clock (MCLK). The maximum is 0, which is interpreted as 1024. <br /></td></tr>
<tr class="separator:ga360d135d0917235cbac031c3471a781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1345bad194536bba78ca0d29dfc56177"><td class="memItemLeft" align="right" valign="top"><a id="ga1345bad194536bba78ca0d29dfc56177"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1345bad194536bba78ca0d29dfc56177">DL_I2S_MDIV_INVALID</a>&#160;&#160;&#160;((uint32_t)1U)</td></tr>
<tr class="memdesc:ga1345bad194536bba78ca0d29dfc56177"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Invalid factor of the division ratio used to generate the controller clock (MCLK). This is 1. <br /></td></tr>
<tr class="separator:ga1345bad194536bba78ca0d29dfc56177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38565e5e27e4e582960814c862f798e"><td class="memItemLeft" align="right" valign="top"><a id="gab38565e5e27e4e582960814c862f798e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab38565e5e27e4e582960814c862f798e">DL_I2S_BDIV_MINIMUM</a>&#160;&#160;&#160;((uint32_t)2U)</td></tr>
<tr class="memdesc:gab38565e5e27e4e582960814c862f798e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Minimum factor of the division ratio used to generate BCLK. The minimum is 2, since the 0 is interpreted as 1024, which is the maximum factor, and 1 is invalid. <br /></td></tr>
<tr class="separator:gab38565e5e27e4e582960814c862f798e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7692dba40e324679aee7f225bf9623"><td class="memItemLeft" align="right" valign="top"><a id="gaca7692dba40e324679aee7f225bf9623"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaca7692dba40e324679aee7f225bf9623">DL_I2S_BDIV_MAXIMUM</a>&#160;&#160;&#160;((uint32_t)0U)</td></tr>
<tr class="memdesc:gaca7692dba40e324679aee7f225bf9623"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Maximum factor of the division ratio used to generate BCLK. The maximum is 0, which is interpreted as 1024. <br /></td></tr>
<tr class="separator:gaca7692dba40e324679aee7f225bf9623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787d9a483684fd3295dc9fd23affac82"><td class="memItemLeft" align="right" valign="top"><a id="ga787d9a483684fd3295dc9fd23affac82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga787d9a483684fd3295dc9fd23affac82">DL_I2S_BDIV_INVALID</a>&#160;&#160;&#160;((uint32_t)1U)</td></tr>
<tr class="memdesc:ga787d9a483684fd3295dc9fd23affac82"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Invalid factor of the division ratio used to generate BCLK. This is 1. <br /></td></tr>
<tr class="separator:ga787d9a483684fd3295dc9fd23affac82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga61a022fedd408d6ca8141422b8d87742"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga61a022fedd408d6ca8141422b8d87742aefa93ed7a835eaf8cc03a6a967b8f584">DL_I2S_WORD_BAUD_CLOCK_SOURCE_NONE</a> = I2S_WCLKSRC_WBCLKSRC_NONE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga61a022fedd408d6ca8141422b8d87742a4dac1eff7ae51c65e42adcfc4ed6f438">DL_I2S_WORD_BAUD_CLOCK_SOURCE_EXTERNAL</a> = I2S_WCLKSRC_WBCLKSRC_EXT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga61a022fedd408d6ca8141422b8d87742a68acef6f42509928885e499ed454ee75">DL_I2S_WORD_BAUD_CLOCK_SOURCE_INTERNAL</a> = I2S_WCLKSRC_WBCLKSRC_INT
<br />
 }</td></tr>
<tr class="separator:ga61a022fedd408d6ca8141422b8d87742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a003d13a9e28047b3ba3c27ba52c3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1e5a003d13a9e28047b3ba3c27ba52c3a5ef5ed34611d822db0fa6dc1612acbf9">DL_I2S_CLOCK_SOURCE_SYSOSC</a> = I2S_CLKCFG_DAICLK_SYSOSC, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1e5a003d13a9e28047b3ba3c27ba52c3aa848136510ed00ccf39dcc5c552593b1">DL_I2S_CLOCK_SOURCE_HFXT</a> = I2S_CLKCFG_DAICLK_HFXT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1e5a003d13a9e28047b3ba3c27ba52c3a047e3d645cf677e689587092fbeaa385">DL_I2S_CLOCK_SOURCE_PLL</a> = I2S_CLKCFG_DAICLK_PLL
<br />
 }</td></tr>
<tr class="separator:ga1e5a003d13a9e28047b3ba3c27ba52c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48dd14901488db8d88bef4a4bfa01b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf48dd14901488db8d88bef4a4bfa01b1a5d151d94f83e375388cd17b91db14728">DL_I2S_WCLK_INVERSION_DISABLED</a> = I2S_WCLKSRC_WCLKINV_NOT_INVERTED, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf48dd14901488db8d88bef4a4bfa01b1a287bc9b7db1188fccaf556687dbac8a0">DL_I2S_WCLK_INVERSION_ENABLED</a> = I2S_WCLKSRC_WCLKINV_INVERTED
<br />
 }</td></tr>
<tr class="separator:gaf48dd14901488db8d88bef4a4bfa01b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6b69e2087a159fc190970dd5caa5b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7f6b69e2087a159fc190970dd5caa5b1a14ea2a03230d4adcb509e621672058ca">DL_I2S_PHASE_SINGLE</a> = I2S_FMTCFG_DUALPHASE_SINGLEPHASE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7f6b69e2087a159fc190970dd5caa5b1a1ff4493a8534100f093977debd4a6979">DL_I2S_PHASE_DUAL</a> = I2S_FMTCFG_DUALPHASE_DUALPHASE
<br />
 }</td></tr>
<tr class="separator:ga7f6b69e2087a159fc190970dd5caa5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ad84667262220a01d6080f1f4b9211"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga84ad84667262220a01d6080f1f4b9211a1a3109bcfe272787258cdb283ae68f0e">DL_I2S_SAMPLE_EDGE_NEG</a> = I2S_FMTCFG_SMPLEDGE_NEGEDGE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga84ad84667262220a01d6080f1f4b9211a6aba9c44fb64eac83a1138aa1799a4d1">DL_I2S_SAMPLE_EDGE_POS</a> = I2S_FMTCFG_SMPLEDGE_POSEDGE
<br />
 }</td></tr>
<tr class="separator:ga84ad84667262220a01d6080f1f4b9211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465589e9f7465911f726e7ee72d7ed58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga465589e9f7465911f726e7ee72d7ed58ad1e8da6aac77bda394091223eb285e5f">DL_I2S_MEMORY_LENGTH_16_BIT</a> = I2S_FMTCFG_MEMLEN32_16BIT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga465589e9f7465911f726e7ee72d7ed58a22aaaef4df1a6bb2c22e6dddaadaafc9">DL_I2S_MEMORY_LENGTH_32_BIT</a> = I2S_FMTCFG_MEMLEN32_32BIT
<br />
 }</td></tr>
<tr class="separator:ga465589e9f7465911f726e7ee72d7ed58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf144c8d0eeb4cd577c5744b458f9d61f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61fa4189d4e5ba0acbf045767776badbda97">DL_I2S_DATA_DELAY_ZERO</a> = I2S_FMTCFG_DATADLY_ZERO, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61faa7f7ae8d772af901ffd0175c8df02a75">DL_I2S_DATA_DELAY_ONE</a> = I2S_FMTCFG_DATADLY_ONE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61fae9396fb9f12bc3bd8304743aa373fbe3">DL_I2S_DATA_DELAY_TWO</a> = I2S_FMTCFG_DATADLY_TWO, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61faba6a7439694059f83a7ef5738e367fbc">DL_I2S_DATA_DELAY_MAX</a> = I2S_FMTCFG_DATADLY_MAX
<br />
 }</td></tr>
<tr class="separator:gaf144c8d0eeb4cd577c5744b458f9d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dced00675c0d77b676153b01be8edc6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1dced00675c0d77b676153b01be8edc6a8ee3cd56c914380cc1a2eab857875940">DL_I2S_EMPTY_SLOT_OUTPUT_ZERO</a> = I2S_FMTCFG_EMPTYSLOTOUTPUT_ZERO, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1dced00675c0d77b676153b01be8edc6a96ad2cdcbd62846cd265cae04ac8d678">DL_I2S_EMPTY_SLOT_OUTPUT_ONE</a> = I2S_FMTCFG_EMPTYSLOTOUTPUT_ONE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1dced00675c0d77b676153b01be8edc6adb481a17d5cb1e8e02c85e36723ca33c">DL_I2S_EMPTY_SLOT_OUTPUT_TRISTATE</a> = I2S_FMTCFG_EMPTYSLOTOUTPUT_TRISTATE
<br />
 }</td></tr>
<tr class="separator:ga1dced00675c0d77b676153b01be8edc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dacffb45eb3ca75fedb9c32e012eb2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga26dacffb45eb3ca75fedb9c32e012eb2a83404b5e3a63332b7091059dfc959af2">DL_I2S_WCLK_PHASE_SINGLE</a> = (0U &lt;&lt; I2S_CLKCTL_WCLKPHASE_OFS), 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga26dacffb45eb3ca75fedb9c32e012eb2a4e783bf96ddbd6c9a24411e88f60d110">DL_I2S_WCLK_PHASE_DUAL</a> = (1U &lt;&lt; I2S_CLKCTL_WCLKPHASE_OFS), 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga26dacffb45eb3ca75fedb9c32e012eb2aca34c5834d3a18055927106aa195a66b">DL_I2S_WCLK_PHASE_CUSTOM</a> = (2U &lt;&lt; I2S_CLKCTL_WCLKPHASE_OFS)
<br />
 }</td></tr>
<tr class="separator:ga26dacffb45eb3ca75fedb9c32e012eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545b2ffc3c7069de7f8dfb5d17c05528"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga545b2ffc3c7069de7f8dfb5d17c05528a7592385d5d6b0f17828c4130ebac2e86">DL_I2S_MODE_CONTROLLER</a> = 0U, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga545b2ffc3c7069de7f8dfb5d17c05528adeee7f1d5ae9a4ac25613b233fab1d63">DL_I2S_MODE_TARGET</a> = 1U
<br />
 }</td></tr>
<tr class="separator:ga545b2ffc3c7069de7f8dfb5d17c05528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a9d4e66c64318ae98c11baee41f94e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga13a9d4e66c64318ae98c11baee41f94ea72e5b5e41516cc86abbbaf4b7efed178">DL_I2S_DATA_PIN_DIRECTION_UNUSED</a> = 0U, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga13a9d4e66c64318ae98c11baee41f94ea7a6bceb2172e51921e2bb20df2119d42">DL_I2S_DATA_PIN_DIRECTION_INPUT</a> = 1U, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga13a9d4e66c64318ae98c11baee41f94ea55fbaf3f12e3731095a8b6dffab6e7a0">DL_I2S_DATA_PIN_DIRECTION_OUTPUT</a> = 2U
<br />
 }</td></tr>
<tr class="separator:ga13a9d4e66c64318ae98c11baee41f94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ee27e02558c3efbac9388f8008486f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fa63a797495a261477b5becc266c89be91">DL_I2S_TX_FIFO_LEVEL_3_4_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fa4b69c10cb4eacd1a5c86357091b111d5">DL_I2S_TX_FIFO_LEVEL_1_2_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fadf2b1136f67380863c6730227da2c1cd">DL_I2S_TX_FIFO_LEVEL_1_4_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fa5e115234886dfe0e10f054c8686467ef">DL_I2S_TX_FIFO_LEVEL_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486faf181705d1a4800a999055d612893a689">DL_I2S_TX_FIFO_LEVEL_ONE_ENTRY</a> = I2S_IFLS_TXIFLSEL_LVL_ALMOST_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486faa919dc99e48778e93b17e0cbb742023e">DL_I2S_TX_FIFO_LEVEL_ALMOST_FULL</a> = I2S_IFLS_TXIFLSEL_LVL_ALMOST_FULL
<br />
 }</td></tr>
<tr class="separator:gab8ee27e02558c3efbac9388f8008486f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34ef1a70b2ffe9a7fea734fa560892b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892bae72b2f3408c6bc28fb3370fc32f3cd28">DL_I2S_RX_FIFO_LEVEL_1_4_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892ba68e99ddeed31cdfe5b3b44a052b518b6">DL_I2S_RX_FIFO_LEVEL_1_2_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892ba989f20ff00a7712f9bd3648a58b16aff">DL_I2S_RX_FIFO_LEVEL_3_4_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892ba62cd4e311ce0c14cc587bce7259aa598">DL_I2S_RX_FIFO_LEVEL_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_FULL, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892baff54e83066426b46d35c668a516d78ee">DL_I2S_RX_FIFO_LEVEL_ALMOST_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_ALMOST_FULL, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892babb70b1c8645962fbdad405a5253c3d25">DL_I2S_RX_FIFO_LEVEL_ONE_ENTRY</a> = I2S_IFLS_RXIFLSEL_LVL_ALMOST_EMPTY
<br />
 }</td></tr>
<tr class="separator:gae34ef1a70b2ffe9a7fea734fa560892b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0cdcf043a98530d19f495777575c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a4fc39567c661af39fe64e2d7c92bd273">DL_I2S_IIDX_NO_INT</a> = I2S_IIDX_STAT_NO_INTR, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a490cf1fbe3615d9b81a58168532499d1">DL_I2S_IIDX_WCLK_ERR</a> = I2S_IIDX_STAT_WCLKERR, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a89b8a90b627a6615cda421442c9fa0f0">DL_I2S_IIDX_RX_DONE</a> = I2S_IIDX_STAT_RXIFG, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a4327ef09b7670ea8af2fb40fd7227c8f">DL_I2S_IIDX_TX_DONE</a> = I2S_IIDX_STAT_TXIFG, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0acc31c02e0b89223585b272053cd99edc">DL_I2S_IIDX_RXFIFO_OVERFLOW</a> = I2S_IIDX_STAT_RXFIFO_OVF_EVT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a7884710ef4141b1af12c324b34dc4f7b">DL_I2S_IIDX_TXFIFO_UNDERFLOW</a> = I2S_IIDX_STAT_TXFIFO_UNF_EVT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a66cdabc9cd9c950ec3492ea8b827ff7c">DL_I2S_IIDX_DMA_DONE_RX</a> = I2S_IIDX_STAT_DMA_DONE_RX, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a9248a947446833377017cc219b7455dd">DL_I2S_IIDX_DMA_DONE_TX</a> = I2S_IIDX_STAT_DMA_DONE_TX
<br />
 }</td></tr>
<tr class="separator:ga7af0cdcf043a98530d19f495777575c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga12c3ab65db530c98b725dffd5c1a6e69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga12c3ab65db530c98b725dffd5c1a6e69">DL_I2S_setClockConfig</a> (I2S_Regs *i2s, const <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga12c3ab65db530c98b725dffd5c1a6e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2S audio clocks (WCLK and BCLK)  <a href="#ga12c3ab65db530c98b725dffd5c1a6e69">More...</a><br /></td></tr>
<tr class="separator:ga12c3ab65db530c98b725dffd5c1a6e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cda356613aa8c2e9011bd39410c2f41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2cda356613aa8c2e9011bd39410c2f41">DL_I2S_getClockConfig</a> (const I2S_Regs *i2s, <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga2cda356613aa8c2e9011bd39410c2f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S audio clocks configuration (WCLK and BCLK)  <a href="#ga2cda356613aa8c2e9011bd39410c2f41">More...</a><br /></td></tr>
<tr class="separator:ga2cda356613aa8c2e9011bd39410c2f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35cdd223c7e17a1e8762e210ec3b12d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d">DL_I2S_init</a> (I2S_Regs *i2s, const <a class="el" href="struct_d_l___i2_s___config.html">DL_I2S_Config</a> *config)</td></tr>
<tr class="memdesc:gab35cdd223c7e17a1e8762e210ec3b12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the I2S peripheral.  <a href="#gab35cdd223c7e17a1e8762e210ec3b12d">More...</a><br /></td></tr>
<tr class="separator:gab35cdd223c7e17a1e8762e210ec3b12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e1d94bdf7d8441af9c466da1b4a18c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad5e1d94bdf7d8441af9c466da1b4a18c">DL_I2S_transmitData8</a> (I2S_Regs *i2s, uint8_t data)</td></tr>
<tr class="memdesc:gad5e1d94bdf7d8441af9c466da1b4a18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8-bit data into the TX FIFO for transmit.  <a href="#gad5e1d94bdf7d8441af9c466da1b4a18c">More...</a><br /></td></tr>
<tr class="separator:gad5e1d94bdf7d8441af9c466da1b4a18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbed0edb128d2a97963104b3b62ac18b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gafbed0edb128d2a97963104b3b62ac18b">DL_I2S_transmitData16</a> (I2S_Regs *i2s, uint16_t data)</td></tr>
<tr class="memdesc:gafbed0edb128d2a97963104b3b62ac18b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16-bit data into the TX FIFO for transmit.  <a href="#gafbed0edb128d2a97963104b3b62ac18b">More...</a><br /></td></tr>
<tr class="separator:gafbed0edb128d2a97963104b3b62ac18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ef93678278cbcac3cdc30897aedf3a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab5ef93678278cbcac3cdc30897aedf3a">DL_I2S_transmitData32</a> (I2S_Regs *i2s, uint32_t data)</td></tr>
<tr class="memdesc:gab5ef93678278cbcac3cdc30897aedf3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 32-bit data into the TX FIFO for transmit.  <a href="#gab5ef93678278cbcac3cdc30897aedf3a">More...</a><br /></td></tr>
<tr class="separator:gab5ef93678278cbcac3cdc30897aedf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1326a9f0473ca64004db4003c907a5cb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1326a9f0473ca64004db4003c907a5cb">DL_I2S_receiveData8</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga1326a9f0473ca64004db4003c907a5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 8-bit data from the RX FIFO.  <a href="#ga1326a9f0473ca64004db4003c907a5cb">More...</a><br /></td></tr>
<tr class="separator:ga1326a9f0473ca64004db4003c907a5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec333bdbe35c2d99f88f1ec3f5a0866b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaec333bdbe35c2d99f88f1ec3f5a0866b">DL_I2S_receiveData16</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaec333bdbe35c2d99f88f1ec3f5a0866b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 16-bit data from the RX FIFO.  <a href="#gaec333bdbe35c2d99f88f1ec3f5a0866b">More...</a><br /></td></tr>
<tr class="separator:gaec333bdbe35c2d99f88f1ec3f5a0866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6649f67a7e3667bbe504a05990fa9c4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga6649f67a7e3667bbe504a05990fa9c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 32-bit data from the RX FIFO.  <a href="#ga6649f67a7e3667bbe504a05990fa9c4e">More...</a><br /></td></tr>
<tr class="separator:ga6649f67a7e3667bbe504a05990fa9c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced97e655ce31fc4fd67a6f0b1d19bc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaced97e655ce31fc4fd67a6f0b1d19bc2">DL_I2S_transmitDataBlocking8</a> (I2S_Regs *i2s, uint8_t data)</td></tr>
<tr class="memdesc:gaced97e655ce31fc4fd67a6f0b1d19bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="#gaced97e655ce31fc4fd67a6f0b1d19bc2">More...</a><br /></td></tr>
<tr class="separator:gaced97e655ce31fc4fd67a6f0b1d19bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1361325f855501d1162fe7cdf4e431b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad1361325f855501d1162fe7cdf4e431b">DL_I2S_transmitDataBlocking16</a> (I2S_Regs *i2s, uint16_t data)</td></tr>
<tr class="memdesc:gad1361325f855501d1162fe7cdf4e431b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="#gad1361325f855501d1162fe7cdf4e431b">More...</a><br /></td></tr>
<tr class="separator:gad1361325f855501d1162fe7cdf4e431b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf3cafe7a35f7c4ec983b2a8c140c5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gabcf3cafe7a35f7c4ec983b2a8c140c5d">DL_I2S_transmitDataBlocking32</a> (I2S_Regs *i2s, uint32_t data)</td></tr>
<tr class="memdesc:gabcf3cafe7a35f7c4ec983b2a8c140c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="#gabcf3cafe7a35f7c4ec983b2a8c140c5d">More...</a><br /></td></tr>
<tr class="separator:gabcf3cafe7a35f7c4ec983b2a8c140c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8208964056055c3c81040d52ded4a3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaff8208964056055c3c81040d52ded4a3">DL_I2S_receiveDataBlocking8</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaff8208964056055c3c81040d52ded4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="#gaff8208964056055c3c81040d52ded4a3">More...</a><br /></td></tr>
<tr class="separator:gaff8208964056055c3c81040d52ded4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbdb01fb8cad23316e2edd6f6a26583"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga5dbdb01fb8cad23316e2edd6f6a26583">DL_I2S_receiveDataBlocking16</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga5dbdb01fb8cad23316e2edd6f6a26583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="#ga5dbdb01fb8cad23316e2edd6f6a26583">More...</a><br /></td></tr>
<tr class="separator:ga5dbdb01fb8cad23316e2edd6f6a26583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8571c4d5184275d8247063a4d46063"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga9b8571c4d5184275d8247063a4d46063">DL_I2S_receiveDataBlocking32</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga9b8571c4d5184275d8247063a4d46063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="#ga9b8571c4d5184275d8247063a4d46063">More...</a><br /></td></tr>
<tr class="separator:ga9b8571c4d5184275d8247063a4d46063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc87df603778ccc3094c05ae6389b329"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gadc87df603778ccc3094c05ae6389b329">DL_I2S_transmitDataCheck8</a> (I2S_Regs *i2s, uint8_t data)</td></tr>
<tr class="memdesc:gadc87df603778ccc3094c05ae6389b329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="#gadc87df603778ccc3094c05ae6389b329">More...</a><br /></td></tr>
<tr class="separator:gadc87df603778ccc3094c05ae6389b329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a1efd606af5c1714df45b36d1ea1e9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad9a1efd606af5c1714df45b36d1ea1e9">DL_I2S_transmitDataCheck16</a> (I2S_Regs *i2s, uint16_t data)</td></tr>
<tr class="memdesc:gad9a1efd606af5c1714df45b36d1ea1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="#gad9a1efd606af5c1714df45b36d1ea1e9">More...</a><br /></td></tr>
<tr class="separator:gad9a1efd606af5c1714df45b36d1ea1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa48280812e74301b1e8546a488573"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa4fa48280812e74301b1e8546a488573">DL_I2S_transmitDataCheck32</a> (I2S_Regs *i2s, uint32_t data)</td></tr>
<tr class="memdesc:gaa4fa48280812e74301b1e8546a488573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="#gaa4fa48280812e74301b1e8546a488573">More...</a><br /></td></tr>
<tr class="separator:gaa4fa48280812e74301b1e8546a488573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d292c31c1a6ff18dc535aba4334d3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad42d292c31c1a6ff18dc535aba4334d3">DL_I2S_receiveDataCheck8</a> (const I2S_Regs *i2s, uint8_t *buffer)</td></tr>
<tr class="memdesc:gad42d292c31c1a6ff18dc535aba4334d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to receive data.  <a href="#gad42d292c31c1a6ff18dc535aba4334d3">More...</a><br /></td></tr>
<tr class="separator:gad42d292c31c1a6ff18dc535aba4334d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6bb545a11ed6375331009a704fcfbf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf">DL_I2S_receiveDataCheck16</a> (const I2S_Regs *i2s, uint16_t *buffer)</td></tr>
<tr class="memdesc:ga6d6bb545a11ed6375331009a704fcfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to receive data.  <a href="#ga6d6bb545a11ed6375331009a704fcfbf">More...</a><br /></td></tr>
<tr class="separator:ga6d6bb545a11ed6375331009a704fcfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad046c7a7fa9772df14d59d4de121feb2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad046c7a7fa9772df14d59d4de121feb2">DL_I2S_receiveDataCheck32</a> (const I2S_Regs *i2s, uint32_t *buffer)</td></tr>
<tr class="memdesc:gad046c7a7fa9772df14d59d4de121feb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to receive data.  <a href="#gad046c7a7fa9772df14d59d4de121feb2">More...</a><br /></td></tr>
<tr class="separator:gad046c7a7fa9772df14d59d4de121feb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae300a500882a94ffab0ec44c620e3098"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae300a500882a94ffab0ec44c620e3098">DL_I2S_drainRXFIFO8</a> (const I2S_Regs *i2s, uint8_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gae300a500882a94ffab0ec44c620e3098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 8 bit access.  <a href="#gae300a500882a94ffab0ec44c620e3098">More...</a><br /></td></tr>
<tr class="separator:gae300a500882a94ffab0ec44c620e3098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f66a17671b5e4e2e25df610c00b33b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga36f66a17671b5e4e2e25df610c00b33b">DL_I2S_drainRXFIFO16</a> (const I2S_Regs *i2s, uint16_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:ga36f66a17671b5e4e2e25df610c00b33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 16 bit access.  <a href="#ga36f66a17671b5e4e2e25df610c00b33b">More...</a><br /></td></tr>
<tr class="separator:ga36f66a17671b5e4e2e25df610c00b33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81c19bf94a26eebdf23ea9a993e0e9f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa81c19bf94a26eebdf23ea9a993e0e9f">DL_I2S_drainRXFIFO32</a> (const I2S_Regs *i2s, uint32_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gaa81c19bf94a26eebdf23ea9a993e0e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 32 bit access.  <a href="#gaa81c19bf94a26eebdf23ea9a993e0e9f">More...</a><br /></td></tr>
<tr class="separator:gaa81c19bf94a26eebdf23ea9a993e0e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fb1d3149c34eb94b9f47449def64f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga08fb1d3149c34eb94b9f47449def64f5">DL_I2S_fillTXFIFO8</a> (I2S_Regs *i2s, const uint8_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:ga08fb1d3149c34eb94b9f47449def64f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 8 bit access.  <a href="#ga08fb1d3149c34eb94b9f47449def64f5">More...</a><br /></td></tr>
<tr class="separator:ga08fb1d3149c34eb94b9f47449def64f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab673a95b68dad28667aa01e2f0c6472a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab673a95b68dad28667aa01e2f0c6472a">DL_I2S_fillTXFIFO16</a> (I2S_Regs *i2s, const uint16_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gab673a95b68dad28667aa01e2f0c6472a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 16 bit access.  <a href="#gab673a95b68dad28667aa01e2f0c6472a">More...</a><br /></td></tr>
<tr class="separator:gab673a95b68dad28667aa01e2f0c6472a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf217971e703db61f16909a600a21650f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf217971e703db61f16909a600a21650f">DL_I2S_fillTXFIFO32</a> (I2S_Regs *i2s, const uint32_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gaf217971e703db61f16909a600a21650f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 32 bit access.  <a href="#gaf217971e703db61f16909a600a21650f">More...</a><br /></td></tr>
<tr class="separator:gaf217971e703db61f16909a600a21650f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbff4c1fb1609cea252f16121222869"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga4fbff4c1fb1609cea252f16121222869">DL_I2S_clearTXFIFO</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga4fbff4c1fb1609cea252f16121222869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears contents of TX FIFO.  <a href="#ga4fbff4c1fb1609cea252f16121222869">More...</a><br /></td></tr>
<tr class="separator:ga4fbff4c1fb1609cea252f16121222869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3af6f9851da21b5ae814b1bfab3fcf9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab3af6f9851da21b5ae814b1bfab3fcf9">DL_I2S_clearRXFIFO</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab3af6f9851da21b5ae814b1bfab3fcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears contents of RX FIFO.  <a href="#gab3af6f9851da21b5ae814b1bfab3fcf9">More...</a><br /></td></tr>
<tr class="separator:gab3af6f9851da21b5ae814b1bfab3fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fbf2f2889f7378ab4c2a137a391d97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa6fbf2f2889f7378ab4c2a137a391d97">DL_I2S_isTXFIFOFull</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaa6fbf2f2889f7378ab4c2a137a391d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if TX FIFO is full.  <a href="#gaa6fbf2f2889f7378ab4c2a137a391d97">More...</a><br /></td></tr>
<tr class="separator:gaa6fbf2f2889f7378ab4c2a137a391d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef16279b41ab58f933a257c0fb62e35a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaef16279b41ab58f933a257c0fb62e35a">DL_I2S_isTXFIFOEmpty</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaef16279b41ab58f933a257c0fb62e35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if TX FIFO is empty.  <a href="#gaef16279b41ab58f933a257c0fb62e35a">More...</a><br /></td></tr>
<tr class="separator:gaef16279b41ab58f933a257c0fb62e35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5c0858911215440593422e5f51b09e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaec5c0858911215440593422e5f51b09e">DL_I2S_isRXFIFOFull</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaec5c0858911215440593422e5f51b09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if RX FIFO is full.  <a href="#gaec5c0858911215440593422e5f51b09e">More...</a><br /></td></tr>
<tr class="separator:gaec5c0858911215440593422e5f51b09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba343413ab680d97126921405b535fc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga8ba343413ab680d97126921405b535fc">DL_I2S_isRXFIFOEmpty</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga8ba343413ab680d97126921405b535fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if RX FIFO is empty.  <a href="#ga8ba343413ab680d97126921405b535fc">More...</a><br /></td></tr>
<tr class="separator:ga8ba343413ab680d97126921405b535fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aa4fa85c840b9da1b4dfb8cb97b07d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga54aa4fa85c840b9da1b4dfb8cb97b07d">DL_I2S_enablePower</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga54aa4fa85c840b9da1b4dfb8cb97b07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Peripheral Write Enable (PWREN) register for the I2S.  <a href="#ga54aa4fa85c840b9da1b4dfb8cb97b07d">More...</a><br /></td></tr>
<tr class="separator:ga54aa4fa85c840b9da1b4dfb8cb97b07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f1a6a0d05270c57d740aa87e7d8e9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga29f1a6a0d05270c57d740aa87e7d8e9f">DL_I2S_disablePower</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga29f1a6a0d05270c57d740aa87e7d8e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Peripheral Write Enable (PWREN) register for the I2S.  <a href="#ga29f1a6a0d05270c57d740aa87e7d8e9f">More...</a><br /></td></tr>
<tr class="separator:ga29f1a6a0d05270c57d740aa87e7d8e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b95c986826378befcc81bf8ed017c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gac14b95c986826378befcc81bf8ed017c">DL_I2S_isPowerEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gac14b95c986826378befcc81bf8ed017c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if the Peripheral Write Enable (PWREN) register for the I2S is enabled.  <a href="#gac14b95c986826378befcc81bf8ed017c">More...</a><br /></td></tr>
<tr class="separator:gac14b95c986826378befcc81bf8ed017c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac84f96b28e4c4d7b259faa51b54529"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gafac84f96b28e4c4d7b259faa51b54529">DL_I2S_reset</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gafac84f96b28e4c4d7b259faa51b54529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets I2S peripheral.  <a href="#gafac84f96b28e4c4d7b259faa51b54529">More...</a><br /></td></tr>
<tr class="separator:gafac84f96b28e4c4d7b259faa51b54529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f25b2160d108bfa5e325ec04eed457a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga7f25b2160d108bfa5e325ec04eed457a">DL_I2S_isReset</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga7f25b2160d108bfa5e325ec04eed457a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if I2S peripheral was reset.  <a href="#ga7f25b2160d108bfa5e325ec04eed457a">More...</a><br /></td></tr>
<tr class="separator:ga7f25b2160d108bfa5e325ec04eed457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0354fbeafce73234475a5d14d0960c7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0354fbeafce73234475a5d14d0960c7b">DL_I2S_enable</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga0354fbeafce73234475a5d14d0960c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the I2S peripheral.  <a href="#ga0354fbeafce73234475a5d14d0960c7b">More...</a><br /></td></tr>
<tr class="separator:ga0354fbeafce73234475a5d14d0960c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf671df59cc1aa760ed9bbf452a48a1f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf671df59cc1aa760ed9bbf452a48a1f5">DL_I2S_disable</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaf671df59cc1aa760ed9bbf452a48a1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I2S peripheral.  <a href="#gaf671df59cc1aa760ed9bbf452a48a1f5">More...</a><br /></td></tr>
<tr class="separator:gaf671df59cc1aa760ed9bbf452a48a1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e5001f746f2deede0f11ff5abb30e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab7e5001f746f2deede0f11ff5abb30e4">DL_I2S_isEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab7e5001f746f2deede0f11ff5abb30e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the I2S peripheral is enabled.  <a href="#gab7e5001f746f2deede0f11ff5abb30e4">More...</a><br /></td></tr>
<tr class="separator:gab7e5001f746f2deede0f11ff5abb30e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953fb9dc7ae04ff35ab1f3b5aa05ccff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga953fb9dc7ae04ff35ab1f3b5aa05ccff">DL_I2S_enableFreeRun</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga953fb9dc7ae04ff35ab1f3b5aa05ccff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable free run control.  <a href="#ga953fb9dc7ae04ff35ab1f3b5aa05ccff">More...</a><br /></td></tr>
<tr class="separator:ga953fb9dc7ae04ff35ab1f3b5aa05ccff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3a96820e5a8fc8bd3b1e0a5bd2016a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gade3a96820e5a8fc8bd3b1e0a5bd2016a">DL_I2S_disableFreeRun</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gade3a96820e5a8fc8bd3b1e0a5bd2016a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable free run control.  <a href="#gade3a96820e5a8fc8bd3b1e0a5bd2016a">More...</a><br /></td></tr>
<tr class="separator:gade3a96820e5a8fc8bd3b1e0a5bd2016a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cdd1718c47ad8d2a6525afb4d42f7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae8cdd1718c47ad8d2a6525afb4d42f7c">DL_I2S_isFreeRunEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gae8cdd1718c47ad8d2a6525afb4d42f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if free run control is enabled.  <a href="#gae8cdd1718c47ad8d2a6525afb4d42f7c">More...</a><br /></td></tr>
<tr class="separator:gae8cdd1718c47ad8d2a6525afb4d42f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9babd0390b5f3bf44f16612bd22ae3cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga9babd0390b5f3bf44f16612bd22ae3cd">DL_I2S_getMode</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga9babd0390b5f3bf44f16612bd22ae3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current mode for the I2S (controller/target)  <a href="#ga9babd0390b5f3bf44f16612bd22ae3cd">More...</a><br /></td></tr>
<tr class="separator:ga9babd0390b5f3bf44f16612bd22ae3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714028eba6d72ebd59a3c5896fc2f7a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga714028eba6d72ebd59a3c5896fc2f7a3">DL_I2S_setMode</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a> mode)</td></tr>
<tr class="memdesc:ga714028eba6d72ebd59a3c5896fc2f7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set whether the device should be in controller/target mode.  <a href="#ga714028eba6d72ebd59a3c5896fc2f7a3">More...</a><br /></td></tr>
<tr class="separator:ga714028eba6d72ebd59a3c5896fc2f7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f652699752d62be02b3e36db96434f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga55f652699752d62be02b3e36db96434f">DL_I2S_enableWBCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga55f652699752d62be02b3e36db96434f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable WCLK and BCLK generation.  <a href="#ga55f652699752d62be02b3e36db96434f">More...</a><br /></td></tr>
<tr class="separator:ga55f652699752d62be02b3e36db96434f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabcc029bf96b72f90ee337c79ff3064"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gadabcc029bf96b72f90ee337c79ff3064">DL_I2S_disableWBCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gadabcc029bf96b72f90ee337c79ff3064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable WCLK and BCLK generation.  <a href="#gadabcc029bf96b72f90ee337c79ff3064">More...</a><br /></td></tr>
<tr class="separator:gadabcc029bf96b72f90ee337c79ff3064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebc2ed2814b8f1f2d5ec01e860efec7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0ebc2ed2814b8f1f2d5ec01e860efec7">DL_I2S_isWBCLKGenerationEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga0ebc2ed2814b8f1f2d5ec01e860efec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if WCLK and BCLK generation is enabled.  <a href="#ga0ebc2ed2814b8f1f2d5ec01e860efec7">More...</a><br /></td></tr>
<tr class="separator:ga0ebc2ed2814b8f1f2d5ec01e860efec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e20cc681f3498acb0d18a1e1bd2d1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga15e20cc681f3498acb0d18a1e1bd2d1c">DL_I2S_enableMCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga15e20cc681f3498acb0d18a1e1bd2d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCLK generation.  <a href="#ga15e20cc681f3498acb0d18a1e1bd2d1c">More...</a><br /></td></tr>
<tr class="separator:ga15e20cc681f3498acb0d18a1e1bd2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef20988a3bad742ba3aa5ae54271943"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2ef20988a3bad742ba3aa5ae54271943">DL_I2S_disableMCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga2ef20988a3bad742ba3aa5ae54271943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCLK generation.  <a href="#ga2ef20988a3bad742ba3aa5ae54271943">More...</a><br /></td></tr>
<tr class="separator:ga2ef20988a3bad742ba3aa5ae54271943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683666c3d8cbe9d5f2a9a3dc8da2243"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad683666c3d8cbe9d5f2a9a3dc8da2243">DL_I2S_isMCLKGenerationEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad683666c3d8cbe9d5f2a9a3dc8da2243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if MCLK generation is enabled.  <a href="#gad683666c3d8cbe9d5f2a9a3dc8da2243">More...</a><br /></td></tr>
<tr class="separator:gad683666c3d8cbe9d5f2a9a3dc8da2243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccaba1b393ecc09fdc04ef7c0a339f4a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaccaba1b393ecc09fdc04ef7c0a339f4a">DL_I2S_getWBCLKSource</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaccaba1b393ecc09fdc04ef7c0a339f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get source of WCLK and BCLK.  <a href="#gaccaba1b393ecc09fdc04ef7c0a339f4a">More...</a><br /></td></tr>
<tr class="separator:gaccaba1b393ecc09fdc04ef7c0a339f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382c57ba732c70b54a207460ab04a12f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga382c57ba732c70b54a207460ab04a12f">DL_I2S_setWBCLKSource</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a> clockSource)</td></tr>
<tr class="memdesc:ga382c57ba732c70b54a207460ab04a12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set source of WCLK and BCLK.  <a href="#ga382c57ba732c70b54a207460ab04a12f">More...</a><br /></td></tr>
<tr class="separator:ga382c57ba732c70b54a207460ab04a12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dce5ade1462106a7ef7d27a573cec3b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6dce5ade1462106a7ef7d27a573cec3b">DL_I2S_getWCLKInversion</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga6dce5ade1462106a7ef7d27a573cec3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get WCLK inversion status.  <a href="#ga6dce5ade1462106a7ef7d27a573cec3b">More...</a><br /></td></tr>
<tr class="separator:ga6dce5ade1462106a7ef7d27a573cec3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5777abf408215d0852b936ff10f09e16"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga5777abf408215d0852b936ff10f09e16">DL_I2S_setWCLKInversion</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a> wclkInversion)</td></tr>
<tr class="memdesc:ga5777abf408215d0852b936ff10f09e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert WCLK.  <a href="#ga5777abf408215d0852b936ff10f09e16">More...</a><br /></td></tr>
<tr class="separator:ga5777abf408215d0852b936ff10f09e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81a9d67fff7ce70e04f4b9b0e73270d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab81a9d67fff7ce70e04f4b9b0e73270d">DL_I2S_getWCLKPhase</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab81a9d67fff7ce70e04f4b9b0e73270d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get WCLK phase.  <a href="#gab81a9d67fff7ce70e04f4b9b0e73270d">More...</a><br /></td></tr>
<tr class="separator:gab81a9d67fff7ce70e04f4b9b0e73270d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323fa4d5db792e93adb8cc41c24dd447"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga323fa4d5db792e93adb8cc41c24dd447">DL_I2S_setWCLKPhase</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a> wclkPhase)</td></tr>
<tr class="memdesc:ga323fa4d5db792e93adb8cc41c24dd447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set WCLK phase.  <a href="#ga323fa4d5db792e93adb8cc41c24dd447">More...</a><br /></td></tr>
<tr class="separator:ga323fa4d5db792e93adb8cc41c24dd447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a14524972d18258b2e20b26a87c73cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga3a14524972d18258b2e20b26a87c73cc">DL_I2S_setMCLKDivider</a> (I2S_Regs *i2s, uint32_t mclkDivider)</td></tr>
<tr class="memdesc:ga3a14524972d18258b2e20b26a87c73cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MCLK divider.  <a href="#ga3a14524972d18258b2e20b26a87c73cc">More...</a><br /></td></tr>
<tr class="separator:ga3a14524972d18258b2e20b26a87c73cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93203444672c0fbea1b96c5d88555b0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga93203444672c0fbea1b96c5d88555b0d">DL_I2S_getMCLKDivider</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga93203444672c0fbea1b96c5d88555b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MCLK divider.  <a href="#ga93203444672c0fbea1b96c5d88555b0d">More...</a><br /></td></tr>
<tr class="separator:ga93203444672c0fbea1b96c5d88555b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1edf37c73ea1e5db1a59490418349a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gafb1edf37c73ea1e5db1a59490418349a">DL_I2S_setWCLKDivider</a> (I2S_Regs *i2s, uint32_t wclkDivider)</td></tr>
<tr class="memdesc:gafb1edf37c73ea1e5db1a59490418349a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set WCLK divider.  <a href="#gafb1edf37c73ea1e5db1a59490418349a">More...</a><br /></td></tr>
<tr class="separator:gafb1edf37c73ea1e5db1a59490418349a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a181fe54274ab15aba7cf71b8081c09"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga8a181fe54274ab15aba7cf71b8081c09">DL_I2S_getWCLKDivider</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga8a181fe54274ab15aba7cf71b8081c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get WCLK divider.  <a href="#ga8a181fe54274ab15aba7cf71b8081c09">More...</a><br /></td></tr>
<tr class="separator:ga8a181fe54274ab15aba7cf71b8081c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3219ad3b32977492f9ac8c012e1d6ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae3219ad3b32977492f9ac8c012e1d6ac">DL_I2S_setBCLKDivider</a> (I2S_Regs *i2s, uint32_t bclkDivider)</td></tr>
<tr class="memdesc:gae3219ad3b32977492f9ac8c012e1d6ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set BCLK divider.  <a href="#gae3219ad3b32977492f9ac8c012e1d6ac">More...</a><br /></td></tr>
<tr class="separator:gae3219ad3b32977492f9ac8c012e1d6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa217d5db2a2d750a51db47dc9ca27537"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa217d5db2a2d750a51db47dc9ca27537">DL_I2S_getBCLKDivider</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaa217d5db2a2d750a51db47dc9ca27537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get BCLK divider.  <a href="#gaa217d5db2a2d750a51db47dc9ca27537">More...</a><br /></td></tr>
<tr class="separator:gaa217d5db2a2d750a51db47dc9ca27537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfb1021cdf1001a096eb1cee4737e1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6bfb1021cdf1001a096eb1cee4737e1d">DL_I2S_setSampleWordLength</a> (I2S_Regs *i2s, uint32_t sampleWordLength)</td></tr>
<tr class="memdesc:ga6bfb1021cdf1001a096eb1cee4737e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the sample word length in bits. In single-phase format, this is the exact number of bits per word. In dual-phase format, this is the maximum number of bits per word.  <a href="#ga6bfb1021cdf1001a096eb1cee4737e1d">More...</a><br /></td></tr>
<tr class="separator:ga6bfb1021cdf1001a096eb1cee4737e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876a86688f33f0dd6a4981b827a441b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga876a86688f33f0dd6a4981b827a441b5">DL_I2S_getSampleWordLength</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga876a86688f33f0dd6a4981b827a441b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sample word length in bits.  <a href="#ga876a86688f33f0dd6a4981b827a441b5">More...</a><br /></td></tr>
<tr class="separator:ga876a86688f33f0dd6a4981b827a441b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ba8150a08436cefd48b4391bb6badb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf4ba8150a08436cefd48b4391bb6badb">DL_I2S_setFormatPhase</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> phase)</td></tr>
<tr class="memdesc:gaf4ba8150a08436cefd48b4391bb6badb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set between single or dual-phase format.  <a href="#gaf4ba8150a08436cefd48b4391bb6badb">More...</a><br /></td></tr>
<tr class="separator:gaf4ba8150a08436cefd48b4391bb6badb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5e23298c9e4515dff95ba9c1177cc0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga5c5e23298c9e4515dff95ba9c1177cc0">DL_I2S_getFormatPhase</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga5c5e23298c9e4515dff95ba9c1177cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sampling phase being used.  <a href="#ga5c5e23298c9e4515dff95ba9c1177cc0">More...</a><br /></td></tr>
<tr class="separator:ga5c5e23298c9e4515dff95ba9c1177cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa083c53bcc5d4c4d98bdc3744398cedc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa083c53bcc5d4c4d98bdc3744398cedc">DL_I2S_setSampleEdge</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> edge)</td></tr>
<tr class="memdesc:gaa083c53bcc5d4c4d98bdc3744398cedc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the sample edge of data on BCLK.  <a href="#gaa083c53bcc5d4c4d98bdc3744398cedc">More...</a><br /></td></tr>
<tr class="separator:gaa083c53bcc5d4c4d98bdc3744398cedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c71834b9dabeb6da5f2b8d26e284acc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6c71834b9dabeb6da5f2b8d26e284acc">DL_I2S_getSampleEdge</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga6c71834b9dabeb6da5f2b8d26e284acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the sample edge being used.  <a href="#ga6c71834b9dabeb6da5f2b8d26e284acc">More...</a><br /></td></tr>
<tr class="separator:ga6c71834b9dabeb6da5f2b8d26e284acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813a7f43b228cb03a1349b7b93a7a5c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga813a7f43b228cb03a1349b7b93a7a5c6">DL_I2S_setMemoryLength</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> length)</td></tr>
<tr class="memdesc:ga813a7f43b228cb03a1349b7b93a7a5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size of each sample word stored to or loaded from memory.  <a href="#ga813a7f43b228cb03a1349b7b93a7a5c6">More...</a><br /></td></tr>
<tr class="separator:ga813a7f43b228cb03a1349b7b93a7a5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0b9d5927090b21bf5611c948def9f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga4e0b9d5927090b21bf5611c948def9f6">DL_I2S_getMemoryLength</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga4e0b9d5927090b21bf5611c948def9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of sample words stored to or loaded from memory.  <a href="#ga4e0b9d5927090b21bf5611c948def9f6">More...</a><br /></td></tr>
<tr class="separator:ga4e0b9d5927090b21bf5611c948def9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad3ffa0fca64e5abe9febe4b379a0e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2ad3ffa0fca64e5abe9febe4b379a0e3">DL_I2S_setDataDelay</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> dataDelay)</td></tr>
<tr class="memdesc:ga2ad3ffa0fca64e5abe9febe4b379a0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of BCLK periods to wait between a WCLK edge and the MSB of the first word in a phase.  <a href="#ga2ad3ffa0fca64e5abe9febe4b379a0e3">More...</a><br /></td></tr>
<tr class="separator:ga2ad3ffa0fca64e5abe9febe4b379a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad680807c643567dc1b924fef289c6253"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad680807c643567dc1b924fef289c6253">DL_I2S_getDataDelay</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad680807c643567dc1b924fef289c6253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the data delay being used.  <a href="#gad680807c643567dc1b924fef289c6253">More...</a><br /></td></tr>
<tr class="separator:gad680807c643567dc1b924fef289c6253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410694c1a260839ab49c52e7a8216483"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga410694c1a260839ab49c52e7a8216483">DL_I2S_setEmptySlotOutput</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> output)</td></tr>
<tr class="memdesc:ga410694c1a260839ab49c52e7a8216483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data pin behavior during empty slots.  <a href="#ga410694c1a260839ab49c52e7a8216483">More...</a><br /></td></tr>
<tr class="separator:ga410694c1a260839ab49c52e7a8216483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908b190e085de5498ddc0edd3c9ef2d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga908b190e085de5498ddc0edd3c9ef2d1">DL_I2S_getEmptySlotOutput</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga908b190e085de5498ddc0edd3c9ef2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data pin behavior during empty slots.  <a href="#ga908b190e085de5498ddc0edd3c9ef2d1">More...</a><br /></td></tr>
<tr class="separator:ga908b190e085de5498ddc0edd3c9ef2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ba84f142fe41403d9bbca37bc6e0b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga18ba84f142fe41403d9bbca37bc6e0b5">DL_I2S_setDataPinsDirection</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> dataPin0Direction, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> dataPin1Direction)</td></tr>
<tr class="memdesc:ga18ba84f142fe41403d9bbca37bc6e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of the data pins.  <a href="#ga18ba84f142fe41403d9bbca37bc6e0b5">More...</a><br /></td></tr>
<tr class="separator:ga18ba84f142fe41403d9bbca37bc6e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f335407ea22ad1bffe33a898452dbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga81f335407ea22ad1bffe33a898452dbf">DL_I2S_setDataPin0Direction</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> direction)</td></tr>
<tr class="memdesc:ga81f335407ea22ad1bffe33a898452dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of data pin 0.  <a href="#ga81f335407ea22ad1bffe33a898452dbf">More...</a><br /></td></tr>
<tr class="separator:ga81f335407ea22ad1bffe33a898452dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93474502557b7d2f3223418e91bacfb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga93474502557b7d2f3223418e91bacfb9">DL_I2S_setDataPin1Direction</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> direction)</td></tr>
<tr class="memdesc:ga93474502557b7d2f3223418e91bacfb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of data pin 1.  <a href="#ga93474502557b7d2f3223418e91bacfb9">More...</a><br /></td></tr>
<tr class="separator:ga93474502557b7d2f3223418e91bacfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21901eac820995abcdc490e6bdff7467"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga21901eac820995abcdc490e6bdff7467">DL_I2S_getDataPin0Direction</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga21901eac820995abcdc490e6bdff7467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the direction of data pin 0.  <a href="#ga21901eac820995abcdc490e6bdff7467">More...</a><br /></td></tr>
<tr class="separator:ga21901eac820995abcdc490e6bdff7467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4105c07b0b85923a560575743440f5ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga4105c07b0b85923a560575743440f5ce">DL_I2S_getDataPin1Direction</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga4105c07b0b85923a560575743440f5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the direction of data pin 1.  <a href="#ga4105c07b0b85923a560575743440f5ce">More...</a><br /></td></tr>
<tr class="separator:ga4105c07b0b85923a560575743440f5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be307fb46cd01b91ca8a90a40f1a5c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0be307fb46cd01b91ca8a90a40f1a5c1">DL_I2S_setDataPin0ChannelMask</a> (I2S_Regs *i2s, uint32_t channelMask)</td></tr>
<tr class="memdesc:ga0be307fb46cd01b91ca8a90a40f1a5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the valid channel mask of data pin 0.  <a href="#ga0be307fb46cd01b91ca8a90a40f1a5c1">More...</a><br /></td></tr>
<tr class="separator:ga0be307fb46cd01b91ca8a90a40f1a5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5">DL_I2S_setDataPin1ChannelMask</a> (I2S_Regs *i2s, uint32_t channelMask)</td></tr>
<tr class="memdesc:ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the valid channel mask of data pin 1.  <a href="#ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5">More...</a><br /></td></tr>
<tr class="separator:ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb60e843cccb1bbb5c880430b9a119"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gabfbb60e843cccb1bbb5c880430b9a119">DL_I2S_getDataPin0ChannelMask</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gabfbb60e843cccb1bbb5c880430b9a119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the valid channel mask of data pin 0.  <a href="#gabfbb60e843cccb1bbb5c880430b9a119">More...</a><br /></td></tr>
<tr class="separator:gabfbb60e843cccb1bbb5c880430b9a119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4ab6c26baaf0512b6a346f1ffda72b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1d4ab6c26baaf0512b6a346f1ffda72b">DL_I2S_getDataPin1ChannelMask</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga1d4ab6c26baaf0512b6a346f1ffda72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the valid channel mask of data pin 1.  <a href="#ga1d4ab6c26baaf0512b6a346f1ffda72b">More...</a><br /></td></tr>
<tr class="separator:ga1d4ab6c26baaf0512b6a346f1ffda72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11cb9c5f8898bb863e32db1847fb298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gac11cb9c5f8898bb863e32db1847fb298">DL_I2S_getTXFIFOThreshold</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gac11cb9c5f8898bb863e32db1847fb298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get TX FIFO threshold level.  <a href="#gac11cb9c5f8898bb863e32db1847fb298">More...</a><br /></td></tr>
<tr class="separator:gac11cb9c5f8898bb863e32db1847fb298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272302c60e321298d6823dfa443d42b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga272302c60e321298d6823dfa443d42b5">DL_I2S_setTXFIFOThreshold</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a> level)</td></tr>
<tr class="memdesc:ga272302c60e321298d6823dfa443d42b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX FIFO threshold level.  <a href="#ga272302c60e321298d6823dfa443d42b5">More...</a><br /></td></tr>
<tr class="separator:ga272302c60e321298d6823dfa443d42b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1683fd2e89edc675fea91335289e84d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1683fd2e89edc675fea91335289e84d5">DL_I2S_getRXFIFOThreshold</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga1683fd2e89edc675fea91335289e84d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RX FIFO threshold level.  <a href="#ga1683fd2e89edc675fea91335289e84d5">More...</a><br /></td></tr>
<tr class="separator:ga1683fd2e89edc675fea91335289e84d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91454a912d5c2f70b906b373e3d6dbe6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga91454a912d5c2f70b906b373e3d6dbe6">DL_I2S_setRXFIFOThreshold</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a> level)</td></tr>
<tr class="memdesc:ga91454a912d5c2f70b906b373e3d6dbe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX FIFO threshold level.  <a href="#ga91454a912d5c2f70b906b373e3d6dbe6">More...</a><br /></td></tr>
<tr class="separator:ga91454a912d5c2f70b906b373e3d6dbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c911562b9663d269fd744504ddee55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad5c911562b9663d269fd744504ddee55">DL_I2S_isRXFIFOClearComplete</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad5c911562b9663d269fd744504ddee55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if RX FIFO clear is complete.  <a href="#gad5c911562b9663d269fd744504ddee55">More...</a><br /></td></tr>
<tr class="separator:gad5c911562b9663d269fd744504ddee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce9fe8fc0db6c515d2716fe779b27b0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gadce9fe8fc0db6c515d2716fe779b27b0">DL_I2S_isTXFIFOClearComplete</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gadce9fe8fc0db6c515d2716fe779b27b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if TX FIFO clear is complete.  <a href="#gadce9fe8fc0db6c515d2716fe779b27b0">More...</a><br /></td></tr>
<tr class="separator:gadce9fe8fc0db6c515d2716fe779b27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086ca32ede32ce0f1f88494df4d750fc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga086ca32ede32ce0f1f88494df4d750fc">DL_I2S_enableInterrupt</a> (I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga086ca32ede32ce0f1f88494df4d750fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S interrupts.  <a href="#ga086ca32ede32ce0f1f88494df4d750fc">More...</a><br /></td></tr>
<tr class="separator:ga086ca32ede32ce0f1f88494df4d750fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7711f0f27a92a9f607e3e5a1d7198e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga9b7711f0f27a92a9f607e3e5a1d7198e">DL_I2S_disableInterrupt</a> (I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga9b7711f0f27a92a9f607e3e5a1d7198e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S interrupts.  <a href="#ga9b7711f0f27a92a9f607e3e5a1d7198e">More...</a><br /></td></tr>
<tr class="separator:ga9b7711f0f27a92a9f607e3e5a1d7198e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2cc13ccfa4c39bff84242e2d2f34b83"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab2cc13ccfa4c39bff84242e2d2f34b83">DL_I2S_getEnabledInterrupts</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gab2cc13ccfa4c39bff84242e2d2f34b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which I2S interrupts are enabled.  <a href="#gab2cc13ccfa4c39bff84242e2d2f34b83">More...</a><br /></td></tr>
<tr class="separator:gab2cc13ccfa4c39bff84242e2d2f34b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731ff0c314ad0caacca41dec17fc87e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga731ff0c314ad0caacca41dec17fc87e3">DL_I2S_getEnabledInterruptStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga731ff0c314ad0caacca41dec17fc87e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled I2S interrupts.  <a href="#ga731ff0c314ad0caacca41dec17fc87e3">More...</a><br /></td></tr>
<tr class="separator:ga731ff0c314ad0caacca41dec17fc87e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d4cc571ac858fb7cb64b88135a2f3f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga01d4cc571ac858fb7cb64b88135a2f3f">DL_I2S_getRawInterruptStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga01d4cc571ac858fb7cb64b88135a2f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any I2S interrupt.  <a href="#ga01d4cc571ac858fb7cb64b88135a2f3f">More...</a><br /></td></tr>
<tr class="separator:ga01d4cc571ac858fb7cb64b88135a2f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00faa23a6277addb1e142d2ae5cb91e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad00faa23a6277addb1e142d2ae5cb91e">DL_I2S_getPendingInterrupt</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad00faa23a6277addb1e142d2ae5cb91e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending I2S interrupt.  <a href="#gad00faa23a6277addb1e142d2ae5cb91e">More...</a><br /></td></tr>
<tr class="separator:gad00faa23a6277addb1e142d2ae5cb91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cbabf612ebd4241f7aadcf628414db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gac1cbabf612ebd4241f7aadcf628414db">DL_I2S_clearInterruptStatus</a> (I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gac1cbabf612ebd4241f7aadcf628414db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending I2S interrupts.  <a href="#gac1cbabf612ebd4241f7aadcf628414db">More...</a><br /></td></tr>
<tr class="separator:gac1cbabf612ebd4241f7aadcf628414db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e69eddbeeef5436a3e07c9a464b248"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga87e69eddbeeef5436a3e07c9a464b248">DL_I2S_enableDMAReceiveEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga87e69eddbeeef5436a3e07c9a464b248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables I2S interrupt for triggering the DMA receive event.  <a href="#ga87e69eddbeeef5436a3e07c9a464b248">More...</a><br /></td></tr>
<tr class="separator:ga87e69eddbeeef5436a3e07c9a464b248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268220f291a426f8720c76f315a1e995"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga268220f291a426f8720c76f315a1e995">DL_I2S_enableDMATransmitEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga268220f291a426f8720c76f315a1e995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables I2S interrupt for triggering the DMA transmit event.  <a href="#ga268220f291a426f8720c76f315a1e995">More...</a><br /></td></tr>
<tr class="separator:ga268220f291a426f8720c76f315a1e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c35814c6c200ac0845482271516a4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga58c35814c6c200ac0845482271516a4d">DL_I2S_disableDMAReceiveEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga58c35814c6c200ac0845482271516a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables I2S interrupt from triggering the DMA receive event.  <a href="#ga58c35814c6c200ac0845482271516a4d">More...</a><br /></td></tr>
<tr class="separator:ga58c35814c6c200ac0845482271516a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7ac5c5c787bc31502c496bf7ab70d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2e7ac5c5c787bc31502c496bf7ab70d7">DL_I2S_disableDMATransmitEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga2e7ac5c5c787bc31502c496bf7ab70d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables I2S interrupt from triggering the DMA transmit event.  <a href="#ga2e7ac5c5c787bc31502c496bf7ab70d7">More...</a><br /></td></tr>
<tr class="separator:ga2e7ac5c5c787bc31502c496bf7ab70d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6a52405287bdf516d020a98c310908"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gacb6a52405287bdf516d020a98c310908">DL_I2S_getEnabledDMAReceiveEvent</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gacb6a52405287bdf516d020a98c310908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which I2S interrupt for DMA receive events is enabled.  <a href="#gacb6a52405287bdf516d020a98c310908">More...</a><br /></td></tr>
<tr class="separator:gacb6a52405287bdf516d020a98c310908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017840cb46343b6632feb6b6001a4265"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga017840cb46343b6632feb6b6001a4265">DL_I2S_getEnabledDMATransmitEvent</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga017840cb46343b6632feb6b6001a4265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which I2S interrupt for DMA transmit events is enabled.  <a href="#ga017840cb46343b6632feb6b6001a4265">More...</a><br /></td></tr>
<tr class="separator:ga017840cb46343b6632feb6b6001a4265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b14574462b694072b6370cd833a06a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa1b14574462b694072b6370cd833a06a">DL_I2S_getEnabledDMAReceiveEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaa1b14574462b694072b6370cd833a06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled I2S interrupt for DMA receive event.  <a href="#gaa1b14574462b694072b6370cd833a06a">More...</a><br /></td></tr>
<tr class="separator:gaa1b14574462b694072b6370cd833a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce334d5618b70699c0104e399824399"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0ce334d5618b70699c0104e399824399">DL_I2S_getEnabledDMATransmitEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga0ce334d5618b70699c0104e399824399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled I2S interrupt for DMA transmit event.  <a href="#ga0ce334d5618b70699c0104e399824399">More...</a><br /></td></tr>
<tr class="separator:ga0ce334d5618b70699c0104e399824399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae807bb0ecf82a6a84b9e04b81eb79b37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae807bb0ecf82a6a84b9e04b81eb79b37">DL_I2S_getRawDMAReceiveEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gae807bb0ecf82a6a84b9e04b81eb79b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any I2S interrupt for DMA receive event.  <a href="#gae807bb0ecf82a6a84b9e04b81eb79b37">More...</a><br /></td></tr>
<tr class="separator:gae807bb0ecf82a6a84b9e04b81eb79b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad751fd3367b3e0b69f845ebe3d3bbadd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad751fd3367b3e0b69f845ebe3d3bbadd">DL_I2S_getRawDMATransmitEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gad751fd3367b3e0b69f845ebe3d3bbadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any I2S interrupt for DMA transmit event.  <a href="#gad751fd3367b3e0b69f845ebe3d3bbadd">More...</a><br /></td></tr>
<tr class="separator:gad751fd3367b3e0b69f845ebe3d3bbadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01654dfd9a48253462525f4f39fa992"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab01654dfd9a48253462525f4f39fa992">DL_I2S_suspend</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab01654dfd9a48253462525f4f39fa992"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend external communication.  <a href="#gab01654dfd9a48253462525f4f39fa992">More...</a><br /></td></tr>
<tr class="separator:gab01654dfd9a48253462525f4f39fa992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6477bb56237c019b3e5fa74a70c3ccf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf6477bb56237c019b3e5fa74a70c3ccf">DL_I2S_resume</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaf6477bb56237c019b3e5fa74a70c3ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume functional mode.  <a href="#gaf6477bb56237c019b3e5fa74a70c3ccf">More...</a><br /></td></tr>
<tr class="separator:gaf6477bb56237c019b3e5fa74a70c3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f76bbb43d54a4fd0e922c8f2188f01c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga3f76bbb43d54a4fd0e922c8f2188f01c">DL_I2S_setClockSource</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a> clockSource)</td></tr>
<tr class="memdesc:ga3f76bbb43d54a4fd0e922c8f2188f01c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock source for the I2S peripheral.  <a href="#ga3f76bbb43d54a4fd0e922c8f2188f01c">More...</a><br /></td></tr>
<tr class="separator:ga3f76bbb43d54a4fd0e922c8f2188f01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbdbf5fe2e48aa5af29aaca1a419570"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0fbdbf5fe2e48aa5af29aaca1a419570">DL_I2S_getClockSource</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga0fbdbf5fe2e48aa5af29aaca1a419570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S audio clock configuration.  <a href="#ga0fbdbf5fe2e48aa5af29aaca1a419570">More...</a><br /></td></tr>
<tr class="separator:ga0fbdbf5fe2e48aa5af29aaca1a419570"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><a class="anchor" id="ti_dl_dl_i2s_Overview"></a></p><h1>Overview</h1>
<p>The I2S Library allows full configuration of the MSPM0 I2S module. The I2S module provides a standardized serial interface to transfer audio data between MSP devices and other external devices (such as an audio amplifier).</p>
<hr/>
 <h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga61a022fedd408d6ca8141422b8d87742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61a022fedd408d6ca8141422b8d87742">&sect;&nbsp;</a></span>DL_I2S_WORD_BAUD_CLOCK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga61a022fedd408d6ca8141422b8d87742aefa93ed7a835eaf8cc03a6a967b8f584"></a>DL_I2S_WORD_BAUD_CLOCK_SOURCE_NONE&#160;</td><td class="fielddoc"><p>No source for audio clocks WCLK and BCLK </p>
</td></tr>
<tr><td class="fieldname"><a id="gga61a022fedd408d6ca8141422b8d87742a4dac1eff7ae51c65e42adcfc4ed6f438"></a>DL_I2S_WORD_BAUD_CLOCK_SOURCE_EXTERNAL&#160;</td><td class="fielddoc"><p>External source for audio clocks WCLK and BCLK from pin </p>
</td></tr>
<tr><td class="fieldname"><a id="gga61a022fedd408d6ca8141422b8d87742a68acef6f42509928885e499ed454ee75"></a>DL_I2S_WORD_BAUD_CLOCK_SOURCE_INTERNAL&#160;</td><td class="fielddoc"><p>Internal source for audio clocks WCLK and BCLK from module PRCM </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1e5a003d13a9e28047b3ba3c27ba52c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5a003d13a9e28047b3ba3c27ba52c3">&sect;&nbsp;</a></span>DL_I2S_CLOCK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1e5a003d13a9e28047b3ba3c27ba52c3a5ef5ed34611d822db0fa6dc1612acbf9"></a>DL_I2S_CLOCK_SOURCE_SYSOSC&#160;</td><td class="fielddoc"><p>Select SYSOSC as the clock source for I2S </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e5a003d13a9e28047b3ba3c27ba52c3aa848136510ed00ccf39dcc5c552593b1"></a>DL_I2S_CLOCK_SOURCE_HFXT&#160;</td><td class="fielddoc"><p>Select HFXT as the clock source for I2S </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e5a003d13a9e28047b3ba3c27ba52c3a047e3d645cf677e689587092fbeaa385"></a>DL_I2S_CLOCK_SOURCE_PLL&#160;</td><td class="fielddoc"><p>Select PLL as the clock source for I2S </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf48dd14901488db8d88bef4a4bfa01b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf48dd14901488db8d88bef4a4bfa01b1">&sect;&nbsp;</a></span>DL_I2S_WCLK_INVERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf48dd14901488db8d88bef4a4bfa01b1a5d151d94f83e375388cd17b91db14728"></a>DL_I2S_WCLK_INVERSION_DISABLED&#160;</td><td class="fielddoc"><p>WCLK is not inverted </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf48dd14901488db8d88bef4a4bfa01b1a287bc9b7db1188fccaf556687dbac8a0"></a>DL_I2S_WCLK_INVERSION_ENABLED&#160;</td><td class="fielddoc"><p>WCLK is inverted </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7f6b69e2087a159fc190970dd5caa5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6b69e2087a159fc190970dd5caa5b1">&sect;&nbsp;</a></span>DL_I2S_PHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7f6b69e2087a159fc190970dd5caa5b1a14ea2a03230d4adcb509e621672058ca"></a>DL_I2S_PHASE_SINGLE&#160;</td><td class="fielddoc"><p>I2S Single-Phase (DSP format) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7f6b69e2087a159fc190970dd5caa5b1a1ff4493a8534100f093977debd4a6979"></a>DL_I2S_PHASE_DUAL&#160;</td><td class="fielddoc"><p>I2S Dual-Phase (I2S, LJF and RJF) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga84ad84667262220a01d6080f1f4b9211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84ad84667262220a01d6080f1f4b9211">&sect;&nbsp;</a></span>DL_I2S_SAMPLE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga84ad84667262220a01d6080f1f4b9211a1a3109bcfe272787258cdb283ae68f0e"></a>DL_I2S_SAMPLE_EDGE_NEG&#160;</td><td class="fielddoc"><p>Data sampled on negative edge, clocked out on positive edge </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84ad84667262220a01d6080f1f4b9211a6aba9c44fb64eac83a1138aa1799a4d1"></a>DL_I2S_SAMPLE_EDGE_POS&#160;</td><td class="fielddoc"><p>Data sampled on positive edge, clocked out on negative edge </p>
</td></tr>
</table>

</div>
</div>
<a id="ga465589e9f7465911f726e7ee72d7ed58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga465589e9f7465911f726e7ee72d7ed58">&sect;&nbsp;</a></span>DL_I2S_MEMORY_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga465589e9f7465911f726e7ee72d7ed58ad1e8da6aac77bda394091223eb285e5f"></a>DL_I2S_MEMORY_LENGTH_16_BIT&#160;</td><td class="fielddoc"><p>16-bit memory access per sample </p>
</td></tr>
<tr><td class="fieldname"><a id="gga465589e9f7465911f726e7ee72d7ed58a22aaaef4df1a6bb2c22e6dddaadaafc9"></a>DL_I2S_MEMORY_LENGTH_32_BIT&#160;</td><td class="fielddoc"><p>32-bit memory access per sample </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf144c8d0eeb4cd577c5744b458f9d61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf144c8d0eeb4cd577c5744b458f9d61f">&sect;&nbsp;</a></span>DL_I2S_DATA_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf144c8d0eeb4cd577c5744b458f9d61fa4189d4e5ba0acbf045767776badbda97"></a>DL_I2S_DATA_DELAY_ZERO&#160;</td><td class="fielddoc"><p>Zero BCLK period delay between WCLK edge and MSB of first word </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf144c8d0eeb4cd577c5744b458f9d61faa7f7ae8d772af901ffd0175c8df02a75"></a>DL_I2S_DATA_DELAY_ONE&#160;</td><td class="fielddoc"><p>One BCLK period delay between WCLK edge and MSB of first word </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf144c8d0eeb4cd577c5744b458f9d61fae9396fb9f12bc3bd8304743aa373fbe3"></a>DL_I2S_DATA_DELAY_TWO&#160;</td><td class="fielddoc"><p>Two BCLK periods delay between WCLK edge and MSB of first word </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf144c8d0eeb4cd577c5744b458f9d61faba6a7439694059f83a7ef5738e367fbc"></a>DL_I2S_DATA_DELAY_MAX&#160;</td><td class="fielddoc"><p>Max BCLK periods delay between WCLK edge and MSB of first word </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1dced00675c0d77b676153b01be8edc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dced00675c0d77b676153b01be8edc6">&sect;&nbsp;</a></span>DL_I2S_EMPTY_SLOT_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1dced00675c0d77b676153b01be8edc6a8ee3cd56c914380cc1a2eab857875940"></a>DL_I2S_EMPTY_SLOT_OUTPUT_ZERO&#160;</td><td class="fielddoc"><p>Send out zeroes in empty slots </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dced00675c0d77b676153b01be8edc6a96ad2cdcbd62846cd265cae04ac8d678"></a>DL_I2S_EMPTY_SLOT_OUTPUT_ONE&#160;</td><td class="fielddoc"><p>Send out ones in empty slots </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dced00675c0d77b676153b01be8edc6adb481a17d5cb1e8e02c85e36723ca33c"></a>DL_I2S_EMPTY_SLOT_OUTPUT_TRISTATE&#160;</td><td class="fielddoc"><p>Tristate data pin line during empty slot </p>
</td></tr>
</table>

</div>
</div>
<a id="ga26dacffb45eb3ca75fedb9c32e012eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26dacffb45eb3ca75fedb9c32e012eb2">&sect;&nbsp;</a></span>DL_I2S_WCLK_PHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga26dacffb45eb3ca75fedb9c32e012eb2a83404b5e3a63332b7091059dfc959af2"></a>DL_I2S_WCLK_PHASE_SINGLE&#160;</td><td class="fielddoc"><p>Calculate WCLK division ratio for single phase operation </p>
</td></tr>
<tr><td class="fieldname"><a id="gga26dacffb45eb3ca75fedb9c32e012eb2a4e783bf96ddbd6c9a24411e88f60d110"></a>DL_I2S_WCLK_PHASE_DUAL&#160;</td><td class="fielddoc"><p>Calculate WCLK division ratio for dual phase operation </p>
</td></tr>
<tr><td class="fieldname"><a id="gga26dacffb45eb3ca75fedb9c32e012eb2aca34c5834d3a18055927106aa195a66b"></a>DL_I2S_WCLK_PHASE_CUSTOM&#160;</td><td class="fielddoc"><p>Calculate user-defined custom WCLK division ratio </p>
</td></tr>
</table>

</div>
</div>
<a id="ga545b2ffc3c7069de7f8dfb5d17c05528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga545b2ffc3c7069de7f8dfb5d17c05528">&sect;&nbsp;</a></span>DL_I2S_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga545b2ffc3c7069de7f8dfb5d17c05528a7592385d5d6b0f17828c4130ebac2e86"></a>DL_I2S_MODE_CONTROLLER&#160;</td><td class="fielddoc"><p>I2S controller mode. Module outputs audio clock signals (WCLK, BCLK) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga545b2ffc3c7069de7f8dfb5d17c05528adeee7f1d5ae9a4ac25613b233fab1d63"></a>DL_I2S_MODE_TARGET&#160;</td><td class="fielddoc"><p>I2S target mode. Audio clock signals are inputs (WCLK, BCLK) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga13a9d4e66c64318ae98c11baee41f94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13a9d4e66c64318ae98c11baee41f94e">&sect;&nbsp;</a></span>DL_I2S_DATA_PIN_DIRECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga13a9d4e66c64318ae98c11baee41f94ea72e5b5e41516cc86abbbaf4b7efed178"></a>DL_I2S_DATA_PIN_DIRECTION_UNUSED&#160;</td><td class="fielddoc"><p>Data pin not in use (disabled) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga13a9d4e66c64318ae98c11baee41f94ea7a6bceb2172e51921e2bb20df2119d42"></a>DL_I2S_DATA_PIN_DIRECTION_INPUT&#160;</td><td class="fielddoc"><p>Data pin acts as input </p>
</td></tr>
<tr><td class="fieldname"><a id="gga13a9d4e66c64318ae98c11baee41f94ea55fbaf3f12e3731095a8b6dffab6e7a0"></a>DL_I2S_DATA_PIN_DIRECTION_OUTPUT&#160;</td><td class="fielddoc"><p>Data pin acts as output </p>
</td></tr>
</table>

</div>
</div>
<a id="gab8ee27e02558c3efbac9388f8008486f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ee27e02558c3efbac9388f8008486f">&sect;&nbsp;</a></span>DL_I2S_TX_FIFO_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab8ee27e02558c3efbac9388f8008486fa63a797495a261477b5becc266c89be91"></a>DL_I2S_TX_FIFO_LEVEL_3_4_EMPTY&#160;</td><td class="fielddoc"><p>Trigger when the TX FIFO &lt;= 3/4 empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab8ee27e02558c3efbac9388f8008486fa4b69c10cb4eacd1a5c86357091b111d5"></a>DL_I2S_TX_FIFO_LEVEL_1_2_EMPTY&#160;</td><td class="fielddoc"><p>Trigger when TX FIFO &lt;= 1/2 empty (default) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab8ee27e02558c3efbac9388f8008486fadf2b1136f67380863c6730227da2c1cd"></a>DL_I2S_TX_FIFO_LEVEL_1_4_EMPTY&#160;</td><td class="fielddoc"><p>Trigger when TX FIFO &lt;= 1/4 empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab8ee27e02558c3efbac9388f8008486fa5e115234886dfe0e10f054c8686467ef"></a>DL_I2S_TX_FIFO_LEVEL_EMPTY&#160;</td><td class="fielddoc"><p>Trigger when TX FIFO is empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab8ee27e02558c3efbac9388f8008486faf181705d1a4800a999055d612893a689"></a>DL_I2S_TX_FIFO_LEVEL_ONE_ENTRY&#160;</td><td class="fielddoc"><p>Trigger when TX FIFO &lt;= 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab8ee27e02558c3efbac9388f8008486faa919dc99e48778e93b17e0cbb742023e"></a>DL_I2S_TX_FIFO_LEVEL_ALMOST_FULL&#160;</td><td class="fielddoc"><p>Trigger when TX FIFO &gt;= (MAX_FIFO_LEN - 1) </p>
</td></tr>
</table>

</div>
</div>
<a id="gae34ef1a70b2ffe9a7fea734fa560892b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34ef1a70b2ffe9a7fea734fa560892b">&sect;&nbsp;</a></span>DL_I2S_RX_FIFO_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae34ef1a70b2ffe9a7fea734fa560892bae72b2f3408c6bc28fb3370fc32f3cd28"></a>DL_I2S_RX_FIFO_LEVEL_1_4_FULL&#160;</td><td class="fielddoc"><p>Trigger when RX FIFO &gt;= 1/4 full </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae34ef1a70b2ffe9a7fea734fa560892ba68e99ddeed31cdfe5b3b44a052b518b6"></a>DL_I2S_RX_FIFO_LEVEL_1_2_FULL&#160;</td><td class="fielddoc"><p>Trigger when RX FIFO &gt;= 1/2 full (default) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae34ef1a70b2ffe9a7fea734fa560892ba989f20ff00a7712f9bd3648a58b16aff"></a>DL_I2S_RX_FIFO_LEVEL_3_4_FULL&#160;</td><td class="fielddoc"><p>Trigger when RX FIFO &gt;= 3/4 full </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae34ef1a70b2ffe9a7fea734fa560892ba62cd4e311ce0c14cc587bce7259aa598"></a>DL_I2S_RX_FIFO_LEVEL_FULL&#160;</td><td class="fielddoc"><p>Trigger when RX FIFO is full </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae34ef1a70b2ffe9a7fea734fa560892baff54e83066426b46d35c668a516d78ee"></a>DL_I2S_RX_FIFO_LEVEL_ALMOST_FULL&#160;</td><td class="fielddoc"><p>Trigger when RX FIFO &gt;= (MAX_FIFO_LEN - 1) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae34ef1a70b2ffe9a7fea734fa560892babb70b1c8645962fbdad405a5253c3d25"></a>DL_I2S_RX_FIFO_LEVEL_ONE_ENTRY&#160;</td><td class="fielddoc"><p>Trigger when RX FIFO &lt;= 1 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7af0cdcf043a98530d19f495777575c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7af0cdcf043a98530d19f495777575c0">&sect;&nbsp;</a></span>DL_I2S_IIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a4fc39567c661af39fe64e2d7c92bd273"></a>DL_I2S_IIDX_NO_INT&#160;</td><td class="fielddoc"><p>Interrupt index for I2S if no interrupt is pending </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a490cf1fbe3615d9b81a58168532499d1"></a>DL_I2S_IIDX_WCLK_ERR&#160;</td><td class="fielddoc"><p>Interrupt index for I2S WCLK Error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a89b8a90b627a6615cda421442c9fa0f0"></a>DL_I2S_IIDX_RX_DONE&#160;</td><td class="fielddoc"><p>Interrupt index for I2S Receive Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a4327ef09b7670ea8af2fb40fd7227c8f"></a>DL_I2S_IIDX_TX_DONE&#160;</td><td class="fielddoc"><p>Interrupt index for I2S Transmit Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0acc31c02e0b89223585b272053cd99edc"></a>DL_I2S_IIDX_RXFIFO_OVERFLOW&#160;</td><td class="fielddoc"><p>Interrupt index for I2S RXFIFO Overflow Event </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a7884710ef4141b1af12c324b34dc4f7b"></a>DL_I2S_IIDX_TXFIFO_UNDERFLOW&#160;</td><td class="fielddoc"><p>Interrupt index for I2S TXFIFO Underflow Event </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a66cdabc9cd9c950ec3492ea8b827ff7c"></a>DL_I2S_IIDX_DMA_DONE_RX&#160;</td><td class="fielddoc"><p>Interrupt index for DMA Done on RX </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7af0cdcf043a98530d19f495777575c0a9248a947446833377017cc219b7455dd"></a>DL_I2S_IIDX_DMA_DONE_TX&#160;</td><td class="fielddoc"><p>Interrupt index for DMA Done on TX </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga12c3ab65db530c98b725dffd5c1a6e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c3ab65db530c98b725dffd5c1a6e69">&sect;&nbsp;</a></span>DL_I2S_setClockConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_setClockConfig </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure I2S audio clocks (WCLK and BCLK) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the clock configuration struct <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2cda356613aa8c2e9011bd39410c2f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cda356613aa8c2e9011bd39410c2f41">&sect;&nbsp;</a></span>DL_I2S_getClockConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_getClockConfig </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get I2S audio clocks configuration (WCLK and BCLK) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">config</td><td>Pointer to the clock configuration struct <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab35cdd223c7e17a1e8762e210ec3b12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35cdd223c7e17a1e8762e210ec3b12d">&sect;&nbsp;</a></span>DL_I2S_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_init </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_d_l___i2_s___config.html">DL_I2S_Config</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the I2S peripheral. </p>
<p>Initializes all the common configurable options for the I2S peripheral. Any other custom configuration can be done after calling this API. The I2S is not enabled in this API.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Configuration for I2S peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad5e1d94bdf7d8441af9c466da1b4a18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e1d94bdf7d8441af9c466da1b4a18c">&sect;&nbsp;</a></span>DL_I2S_transmitData8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_transmitData8 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes 8-bit data into the TX FIFO for transmit. </p>
<p>Puts the data into the TX FIFO without checking its status. Use if already sure the TX FIFO has space for the write. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 8 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gaced97e655ce31fc4fd67a6f0b1d19bc2" title="Blocks to ensure transmit is ready before sending data. ">DL_I2S_transmitDataBlocking8</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gadc87df603778ccc3094c05ae6389b329" title="Checks the TX FIFO before trying to transmit data. ">DL_I2S_transmitDataCheck8</a> </dd></dl>

</div>
</div>
<a id="gafbed0edb128d2a97963104b3b62ac18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbed0edb128d2a97963104b3b62ac18b">&sect;&nbsp;</a></span>DL_I2S_transmitData16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_transmitData16 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes 16-bit data into the TX FIFO for transmit. </p>
<p>Puts the data into the TX FIFO without checking its status. Use if already sure the TX FIFO has space for the write. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gad1361325f855501d1162fe7cdf4e431b" title="Blocks to ensure transmit is ready before sending data. ">DL_I2S_transmitDataBlocking16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gad9a1efd606af5c1714df45b36d1ea1e9" title="Checks the TX FIFO before trying to transmit data. ">DL_I2S_transmitDataCheck16</a> </dd></dl>

</div>
</div>
<a id="gab5ef93678278cbcac3cdc30897aedf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ef93678278cbcac3cdc30897aedf3a">&sect;&nbsp;</a></span>DL_I2S_transmitData32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_transmitData32 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes 32-bit data into the TX FIFO for transmit. </p>
<p>Puts the data into the TX FIFO without checking its status. Use if already sure the TX FIFO has space for the write. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 32 bits.</p>
<p>NOTE: A 32-bit write will be written as one FIFO entry. The application can choose to pack two 16-bit frames into one word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gabcf3cafe7a35f7c4ec983b2a8c140c5d" title="Blocks to ensure transmit is ready before sending data. ">DL_I2S_transmitDataBlocking32</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gaa4fa48280812e74301b1e8546a488573" title="Checks the TX FIFO before trying to transmit data. ">DL_I2S_transmitDataCheck32</a> </dd></dl>

</div>
</div>
<a id="ga1326a9f0473ca64004db4003c907a5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1326a9f0473ca64004db4003c907a5cb">&sect;&nbsp;</a></span>DL_I2S_receiveData8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t DL_I2S_receiveData8 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads 8-bit data from the RX FIFO. </p>
<p>Reads the data from the RX FIFO without checking its status. Use if already sure the RX FIFO has data available. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 8 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data in the RX FIFO</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gaff8208964056055c3c81040d52ded4a3" title="Blocks to ensure receive is ready before reading data. ">DL_I2S_receiveDataBlocking8</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gad42d292c31c1a6ff18dc535aba4334d3" title="Checks the RX FIFO before trying to receive data. ">DL_I2S_receiveDataCheck8</a> </dd></dl>

</div>
</div>
<a id="gaec333bdbe35c2d99f88f1ec3f5a0866b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec333bdbe35c2d99f88f1ec3f5a0866b">&sect;&nbsp;</a></span>DL_I2S_receiveData16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint16_t DL_I2S_receiveData16 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads 16-bit data from the RX FIFO. </p>
<p>Reads the data from the RX FIFO without checking its status. Use if already sure the RX FIFO has data available. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data in the RX FIFO</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga5dbdb01fb8cad23316e2edd6f6a26583" title="Blocks to ensure receive is ready before reading data. ">DL_I2S_receiveDataBlocking16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf" title="Checks the RX FIFO before trying to receive data. ">DL_I2S_receiveDataCheck16</a> </dd></dl>

</div>
</div>
<a id="ga6649f67a7e3667bbe504a05990fa9c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6649f67a7e3667bbe504a05990fa9c4e">&sect;&nbsp;</a></span>DL_I2S_receiveData32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_receiveData32 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads 32-bit data from the RX FIFO. </p>
<p>Reads the data from the RX FIFO without checking its status. Use if already sure the RX FIFO has data available. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 32 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data in the RX FIFO</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga9b8571c4d5184275d8247063a4d46063" title="Blocks to ensure receive is ready before reading data. ">DL_I2S_receiveDataBlocking32</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gad046c7a7fa9772df14d59d4de121feb2" title="Checks the RX FIFO before trying to receive data. ">DL_I2S_receiveDataCheck32</a> </dd></dl>

<p>References <a class="el" href="group___i2_s.html#gab3af6f9851da21b5ae814b1bfab3fcf9">DL_I2S_clearRXFIFO()</a>, <a class="el" href="group___i2_s.html#ga4fbff4c1fb1609cea252f16121222869">DL_I2S_clearTXFIFO()</a>, <a class="el" href="group___i2_s.html#ga36f66a17671b5e4e2e25df610c00b33b">DL_I2S_drainRXFIFO16()</a>, <a class="el" href="group___i2_s.html#gaa81c19bf94a26eebdf23ea9a993e0e9f">DL_I2S_drainRXFIFO32()</a>, <a class="el" href="group___i2_s.html#gae300a500882a94ffab0ec44c620e3098">DL_I2S_drainRXFIFO8()</a>, <a class="el" href="group___i2_s.html#gab673a95b68dad28667aa01e2f0c6472a">DL_I2S_fillTXFIFO16()</a>, <a class="el" href="group___i2_s.html#gaf217971e703db61f16909a600a21650f">DL_I2S_fillTXFIFO32()</a>, <a class="el" href="group___i2_s.html#ga08fb1d3149c34eb94b9f47449def64f5">DL_I2S_fillTXFIFO8()</a>, <a class="el" href="group___i2_s.html#ga5dbdb01fb8cad23316e2edd6f6a26583">DL_I2S_receiveDataBlocking16()</a>, <a class="el" href="group___i2_s.html#ga9b8571c4d5184275d8247063a4d46063">DL_I2S_receiveDataBlocking32()</a>, <a class="el" href="group___i2_s.html#gaff8208964056055c3c81040d52ded4a3">DL_I2S_receiveDataBlocking8()</a>, <a class="el" href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf">DL_I2S_receiveDataCheck16()</a>, <a class="el" href="group___i2_s.html#gad046c7a7fa9772df14d59d4de121feb2">DL_I2S_receiveDataCheck32()</a>, <a class="el" href="group___i2_s.html#gad42d292c31c1a6ff18dc535aba4334d3">DL_I2S_receiveDataCheck8()</a>, <a class="el" href="group___i2_s.html#gad1361325f855501d1162fe7cdf4e431b">DL_I2S_transmitDataBlocking16()</a>, <a class="el" href="group___i2_s.html#gabcf3cafe7a35f7c4ec983b2a8c140c5d">DL_I2S_transmitDataBlocking32()</a>, <a class="el" href="group___i2_s.html#gaced97e655ce31fc4fd67a6f0b1d19bc2">DL_I2S_transmitDataBlocking8()</a>, <a class="el" href="group___i2_s.html#gad9a1efd606af5c1714df45b36d1ea1e9">DL_I2S_transmitDataCheck16()</a>, <a class="el" href="group___i2_s.html#gaa4fa48280812e74301b1e8546a488573">DL_I2S_transmitDataCheck32()</a>, and <a class="el" href="group___i2_s.html#gadc87df603778ccc3094c05ae6389b329">DL_I2S_transmitDataCheck8()</a>.</p>

</div>
</div>
<a id="gaced97e655ce31fc4fd67a6f0b1d19bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced97e655ce31fc4fd67a6f0b1d19bc2">&sect;&nbsp;</a></span>DL_I2S_transmitDataBlocking8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_transmitDataBlocking8 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Blocks to ensure transmit is ready before sending data. </p>
<p>Puts the data into the TX FIFO after blocking to ensure the TX FIFO is not full. Will wait indefinitely until there is space in the TX FIFO. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 8 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gad5e1d94bdf7d8441af9c466da1b4a18c" title="Writes 8-bit data into the TX FIFO for transmit. ">DL_I2S_transmitData8</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gadc87df603778ccc3094c05ae6389b329" title="Checks the TX FIFO before trying to transmit data. ">DL_I2S_transmitDataCheck8</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gad1361325f855501d1162fe7cdf4e431b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1361325f855501d1162fe7cdf4e431b">&sect;&nbsp;</a></span>DL_I2S_transmitDataBlocking16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_transmitDataBlocking16 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Blocks to ensure transmit is ready before sending data. </p>
<p>Puts the data into the TX FIFO after blocking to ensure the TX FIFO is not full. Will wait indefinitely until there is space in the TX FIFO. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gafbed0edb128d2a97963104b3b62ac18b" title="Writes 16-bit data into the TX FIFO for transmit. ">DL_I2S_transmitData16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gad9a1efd606af5c1714df45b36d1ea1e9" title="Checks the TX FIFO before trying to transmit data. ">DL_I2S_transmitDataCheck16</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gabcf3cafe7a35f7c4ec983b2a8c140c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf3cafe7a35f7c4ec983b2a8c140c5d">&sect;&nbsp;</a></span>DL_I2S_transmitDataBlocking32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_transmitDataBlocking32 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Blocks to ensure transmit is ready before sending data. </p>
<p>Puts the data into the TX FIFO after blocking to ensure the TX FIFO is not full. Will wait indefinitely until there is space in the TX FIFO. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 32 bits.</p>
<p>NOTE: A 32-bit write will be written as one FIFO entry. The application can choose to pack two 16-bit frames into one word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gab5ef93678278cbcac3cdc30897aedf3a" title="Writes 32-bit data into the TX FIFO for transmit. ">DL_I2S_transmitData32</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gaa4fa48280812e74301b1e8546a488573" title="Checks the TX FIFO before trying to transmit data. ">DL_I2S_transmitDataCheck32</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gaff8208964056055c3c81040d52ded4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8208964056055c3c81040d52ded4a3">&sect;&nbsp;</a></span>DL_I2S_receiveDataBlocking8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DL_I2S_receiveDataBlocking8 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Blocks to ensure receive is ready before reading data. </p>
<p>Reads the data from the RX FIFO after blocking to ensure the RX FIFO is not empty. Will wait indefinitely until there is data in the RX FIFO. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 8 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data in the RX FIFO</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gaec333bdbe35c2d99f88f1ec3f5a0866b" title="Reads 16-bit data from the RX FIFO. ">DL_I2S_receiveData16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf" title="Checks the RX FIFO before trying to receive data. ">DL_I2S_receiveDataCheck16</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="ga5dbdb01fb8cad23316e2edd6f6a26583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbdb01fb8cad23316e2edd6f6a26583">&sect;&nbsp;</a></span>DL_I2S_receiveDataBlocking16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DL_I2S_receiveDataBlocking16 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Blocks to ensure receive is ready before reading data. </p>
<p>Reads the data from the RX FIFO after blocking to ensure the RX FIFO is not empty. Will wait indefinitely until there is data in the RX FIFO. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data in the RX FIFO</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gaec333bdbe35c2d99f88f1ec3f5a0866b" title="Reads 16-bit data from the RX FIFO. ">DL_I2S_receiveData16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf" title="Checks the RX FIFO before trying to receive data. ">DL_I2S_receiveDataCheck16</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="ga9b8571c4d5184275d8247063a4d46063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b8571c4d5184275d8247063a4d46063">&sect;&nbsp;</a></span>DL_I2S_receiveDataBlocking32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_receiveDataBlocking32 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Blocks to ensure receive is ready before reading data. </p>
<p>Reads the data from the RX FIFO after blocking to ensure the RX FIFO is not empty. Will wait indefinitely until there is data in the RX FIFO. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 32 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data in the RX FIFO</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e" title="Reads 32-bit data from the RX FIFO. ">DL_I2S_receiveData32</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gad046c7a7fa9772df14d59d4de121feb2" title="Checks the RX FIFO before trying to receive data. ">DL_I2S_receiveDataCheck32</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gadc87df603778ccc3094c05ae6389b329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc87df603778ccc3094c05ae6389b329">&sect;&nbsp;</a></span>DL_I2S_transmitDataCheck8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DL_I2S_transmitDataCheck8 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks the TX FIFO before trying to transmit data. </p>
<p>Checks if the TX FIFO is already full before trying to add new data to the FIFO. Exits immediately if full rather than trying to block. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 8 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the transmit occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if data was added to the TX FIFO </td></tr>
    <tr><td class="paramname">false</td><td>if the TX FIFO was full and data was not added</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gad5e1d94bdf7d8441af9c466da1b4a18c" title="Writes 8-bit data into the TX FIFO for transmit. ">DL_I2S_transmitData8</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gaced97e655ce31fc4fd67a6f0b1d19bc2" title="Blocks to ensure transmit is ready before sending data. ">DL_I2S_transmitDataBlocking8</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gad9a1efd606af5c1714df45b36d1ea1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a1efd606af5c1714df45b36d1ea1e9">&sect;&nbsp;</a></span>DL_I2S_transmitDataCheck16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DL_I2S_transmitDataCheck16 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks the TX FIFO before trying to transmit data. </p>
<p>Checks if the TX FIFO is already full before trying to add new data to the FIFO. Exits immediately if full rather than trying to block. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the transmit occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if data was added to the TX FIFO </td></tr>
    <tr><td class="paramname">false</td><td>if the TX FIFO was full and data was not added</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gafbed0edb128d2a97963104b3b62ac18b" title="Writes 16-bit data into the TX FIFO for transmit. ">DL_I2S_transmitData16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gad1361325f855501d1162fe7cdf4e431b" title="Blocks to ensure transmit is ready before sending data. ">DL_I2S_transmitDataBlocking16</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gaa4fa48280812e74301b1e8546a488573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4fa48280812e74301b1e8546a488573">&sect;&nbsp;</a></span>DL_I2S_transmitDataCheck32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DL_I2S_transmitDataCheck32 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks the TX FIFO before trying to transmit data. </p>
<p>Checks if the TX FIFO is already full before trying to add new data to the FIFO. Exits immediately if full rather than trying to block. See related APIs for additional transmit options.</p>
<p>Can be used for any data transfers that are less than or equal to 32 bits.</p>
<p>NOTE: A 32-bit write will be written as one FIFO entry. The application can choose to pack two 16-bit frames into one word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the transmit occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if data was added to the TX FIFO </td></tr>
    <tr><td class="paramname">false</td><td>if the TX FIFO was full and data was not added</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gab5ef93678278cbcac3cdc30897aedf3a" title="Writes 32-bit data into the TX FIFO for transmit. ">DL_I2S_transmitData32</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gabcf3cafe7a35f7c4ec983b2a8c140c5d" title="Blocks to ensure transmit is ready before sending data. ">DL_I2S_transmitDataBlocking32</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gad42d292c31c1a6ff18dc535aba4334d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42d292c31c1a6ff18dc535aba4334d3">&sect;&nbsp;</a></span>DL_I2S_receiveDataCheck8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DL_I2S_receiveDataCheck8 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks the RX FIFO before trying to receive data. </p>
<p>Checks if the RX FIFO is already empty before trying to read new data from the FIFO. Exits immediately if empty rather than trying to block. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 8 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buffer</td><td>a buffer to write the received data into</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the receive occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if data was read from the RX FIFO </td></tr>
    <tr><td class="paramname">false</td><td>if the RX FIFO was empty and data was not read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga1326a9f0473ca64004db4003c907a5cb" title="Reads 8-bit data from the RX FIFO. ">DL_I2S_receiveData8</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gaff8208964056055c3c81040d52ded4a3" title="Blocks to ensure receive is ready before reading data. ">DL_I2S_receiveDataBlocking8</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="ga6d6bb545a11ed6375331009a704fcfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6bb545a11ed6375331009a704fcfbf">&sect;&nbsp;</a></span>DL_I2S_receiveDataCheck16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DL_I2S_receiveDataCheck16 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks the RX FIFO before trying to receive data. </p>
<p>Checks if the RX FIFO is already empty before trying to read new data from the FIFO. Exits immediately if empty rather than trying to block. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 16 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buffer</td><td>a buffer to write the received data into</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the receive occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if data was read from the RX FIFO </td></tr>
    <tr><td class="paramname">false</td><td>if the RX FIFO was empty and data was not read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gaec333bdbe35c2d99f88f1ec3f5a0866b" title="Reads 16-bit data from the RX FIFO. ">DL_I2S_receiveData16</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#ga5dbdb01fb8cad23316e2edd6f6a26583" title="Blocks to ensure receive is ready before reading data. ">DL_I2S_receiveDataBlocking16</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gad046c7a7fa9772df14d59d4de121feb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad046c7a7fa9772df14d59d4de121feb2">&sect;&nbsp;</a></span>DL_I2S_receiveDataCheck32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DL_I2S_receiveDataCheck32 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks the RX FIFO before trying to receive data. </p>
<p>Checks if the RX FIFO is already empty before trying to read new data from the FIFO. Exits immediately if empty rather than trying to block. See related APIs for additional receive options.</p>
<p>Can be used for any data transfers that are less than or equal to 32 bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buffer</td><td>a buffer to write the received data into</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the receive occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if data was read from the RX FIFO </td></tr>
    <tr><td class="paramname">false</td><td>if the RX FIFO was empty and data was not read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e" title="Reads 32-bit data from the RX FIFO. ">DL_I2S_receiveData32</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#ga9b8571c4d5184275d8247063a4d46063" title="Blocks to ensure receive is ready before reading data. ">DL_I2S_receiveDataBlocking32</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gae300a500882a94ffab0ec44c620e3098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae300a500882a94ffab0ec44c620e3098">&sect;&nbsp;</a></span>DL_I2S_drainRXFIFO8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_drainRXFIFO8 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maxCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read all available data out of the RX FIFO using 8 bit access. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buffer</td><td>Buffer to write received data into </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">maxCount</td><td>Max number of halfwords to read from the RX FIFO</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of bytes read from the RX FIFO </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="ga36f66a17671b5e4e2e25df610c00b33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f66a17671b5e4e2e25df610c00b33b">&sect;&nbsp;</a></span>DL_I2S_drainRXFIFO16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_drainRXFIFO16 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maxCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read all available data out of the RX FIFO using 16 bit access. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buffer</td><td>Buffer to write received data into </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">maxCount</td><td>Max number of halfwords to read from the RX FIFO</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of halfwords read from the RX FIFO </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gaa81c19bf94a26eebdf23ea9a993e0e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa81c19bf94a26eebdf23ea9a993e0e9f">&sect;&nbsp;</a></span>DL_I2S_drainRXFIFO32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_drainRXFIFO32 </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maxCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read all available data out of the RX FIFO using 32 bit access. </p>
<p>NOTE: A 32-bit write will be written as one FIFO entry. The application can choose to pack two 16-bit frames into one word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buffer</td><td>Buffer to write received data into </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">maxCount</td><td>Max number of words to read from the RX FIFO</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of words read from the RX FIFO </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="ga08fb1d3149c34eb94b9f47449def64f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08fb1d3149c34eb94b9f47449def64f5">&sect;&nbsp;</a></span>DL_I2S_fillTXFIFO8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_fillTXFIFO8 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill the TX FIFO using 8 bit access. </p>
<p>Continuously write data into the TX FIFO until it is filled up or count has been reached.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">buffer</td><td>Buffer of data to write to the TX FIFO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">count</td><td>Max number of halfwords to write to the TX FIFO</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of bytes written to the TX FIFO </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gab673a95b68dad28667aa01e2f0c6472a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab673a95b68dad28667aa01e2f0c6472a">&sect;&nbsp;</a></span>DL_I2S_fillTXFIFO16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_fillTXFIFO16 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill the TX FIFO using 16 bit access. </p>
<p>Continuously write data into the TX FIFO until it is filled up or count has been reached.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">buffer</td><td>Buffer of data to write to the TX FIFO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">count</td><td>Max number of halfwords to write to the TX FIFO</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of halfwords written to the TX FIFO </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gaf217971e703db61f16909a600a21650f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf217971e703db61f16909a600a21650f">&sect;&nbsp;</a></span>DL_I2S_fillTXFIFO32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_I2S_fillTXFIFO32 </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill the TX FIFO using 32 bit access. </p>
<p>Continuously write data into the TX FIFO until it is filled up or count has been reached.</p>
<p>NOTE: A 32-bit write will be written as one FIFO entry. The application can choose to pack two 16-bit frames into one word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">buffer</td><td>Buffer of data to write to the TX FIFO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">count</td><td>Max number of words to write to the TX FIFO</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of words written to the TX FIFO </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="ga4fbff4c1fb1609cea252f16121222869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fbff4c1fb1609cea252f16121222869">&sect;&nbsp;</a></span>DL_I2S_clearTXFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_clearTXFIFO </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears contents of TX FIFO. </p>
<dl class="section note"><dt>Note</dt><dd>When a FIFO clear has been initiated, do not try to re-clear again.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gab3af6f9851da21b5ae814b1bfab3fcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3af6f9851da21b5ae814b1bfab3fcf9">&sect;&nbsp;</a></span>DL_I2S_clearRXFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_clearRXFIFO </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears contents of RX FIFO. </p>
<dl class="section note"><dt>Note</dt><dd>When a FIFO clear has been initiated, do not try to re-clear again.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

<p>Referenced by <a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32()</a>.</p>

</div>
</div>
<a id="gaa6fbf2f2889f7378ab4c2a137a391d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6fbf2f2889f7378ab4c2a137a391d97">&sect;&nbsp;</a></span>DL_I2S_isTXFIFOFull()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isTXFIFOFull </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if TX FIFO is full. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If TX FIFO is full</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if TX FIFO is full </td></tr>
    <tr><td class="paramname">false</td><td>if TX FIFO is not full </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaef16279b41ab58f933a257c0fb62e35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef16279b41ab58f933a257c0fb62e35a">&sect;&nbsp;</a></span>DL_I2S_isTXFIFOEmpty()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isTXFIFOEmpty </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if TX FIFO is empty. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If TX FIFO is empty</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if TX FIFO is empty </td></tr>
    <tr><td class="paramname">false</td><td>if TX FIFO is not empty </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaec5c0858911215440593422e5f51b09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec5c0858911215440593422e5f51b09e">&sect;&nbsp;</a></span>DL_I2S_isRXFIFOFull()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isRXFIFOFull </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if RX FIFO is full. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If RX FIFO is full</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if RX FIFO is full </td></tr>
    <tr><td class="paramname">false</td><td>if RX FIFO is not full </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8ba343413ab680d97126921405b535fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ba343413ab680d97126921405b535fc">&sect;&nbsp;</a></span>DL_I2S_isRXFIFOEmpty()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isRXFIFOEmpty </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if RX FIFO is empty. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If RX FIFO is empty</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if RX FIFO is empty </td></tr>
    <tr><td class="paramname">false</td><td>if RX FIFO is not empty </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga54aa4fa85c840b9da1b4dfb8cb97b07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54aa4fa85c840b9da1b4dfb8cb97b07d">&sect;&nbsp;</a></span>DL_I2S_enablePower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enablePower </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Peripheral Write Enable (PWREN) register for the I2S. </p>
<p>Before any peripheral registers can be configured by software, the peripheral itself must be enabled by writing the ENABLE bit together with the appropriate KEY value to the peripheral's PWREN register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga29f1a6a0d05270c57d740aa87e7d8e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29f1a6a0d05270c57d740aa87e7d8e9f">&sect;&nbsp;</a></span>DL_I2S_disablePower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disablePower </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the Peripheral Write Enable (PWREN) register for the I2S. </p>
<p>When the PWREN.ENABLE bit is cleared, the peripheral's registers are not accessible for read/write operations.</p>
<dl class="section note"><dt>Note</dt><dd>This API does not provide large power savings. For power savings, please refer to <a class="el" href="group___i2_s.html#ga0354fbeafce73234475a5d14d0960c7b">DL_I2S_enable</a></dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac14b95c986826378befcc81bf8ed017c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac14b95c986826378befcc81bf8ed017c">&sect;&nbsp;</a></span>DL_I2S_isPowerEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isPowerEnabled </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if the Peripheral Write Enable (PWREN) register for the I2S is enabled. </p>
<p>Before any peripheral registers can be configured by software, the peripheral itself must be enabled by writing the ENABLE bit together with the appropriate KEY value to the peripheral's PWREN register.</p>
<p>When the PWREN.ENABLE bit is cleared, the peripheral's registers are not accessible for read/write operations.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether power is enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if peripheral register access is enabled </td></tr>
    <tr><td class="paramname">false</td><td>if peripheral register access is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafac84f96b28e4c4d7b259faa51b54529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac84f96b28e4c4d7b259faa51b54529">&sect;&nbsp;</a></span>DL_I2S_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_reset </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets I2S peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f25b2160d108bfa5e325ec04eed457a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f25b2160d108bfa5e325ec04eed457a">&sect;&nbsp;</a></span>DL_I2S_isReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isReset </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if I2S peripheral was reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether module was reset</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if module was reset </td></tr>
    <tr><td class="paramname">false</td><td>if module wasn't reset </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0354fbeafce73234475a5d14d0960c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0354fbeafce73234475a5d14d0960c7b">&sect;&nbsp;</a></span>DL_I2S_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enable </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the I2S peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf671df59cc1aa760ed9bbf452a48a1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf671df59cc1aa760ed9bbf452a48a1f5">&sect;&nbsp;</a></span>DL_I2S_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disable </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the I2S peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab7e5001f746f2deede0f11ff5abb30e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e5001f746f2deede0f11ff5abb30e4">&sect;&nbsp;</a></span>DL_I2S_isEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isEnabled </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if the I2S peripheral is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the enabled status of the I2S</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The I2S peripheral is enabled </td></tr>
    <tr><td class="paramname">false</td><td>The I2S peripheral is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga953fb9dc7ae04ff35ab1f3b5aa05ccff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953fb9dc7ae04ff35ab1f3b5aa05ccff">&sect;&nbsp;</a></span>DL_I2S_enableFreeRun()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enableFreeRun </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable free run control. </p>
<p>When enabled, the module will continue to free run and ignores the state of the CPU halted debug state</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gade3a96820e5a8fc8bd3b1e0a5bd2016a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade3a96820e5a8fc8bd3b1e0a5bd2016a">&sect;&nbsp;</a></span>DL_I2S_disableFreeRun()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disableFreeRun </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable free run control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gae8cdd1718c47ad8d2a6525afb4d42f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8cdd1718c47ad8d2a6525afb4d42f7c">&sect;&nbsp;</a></span>DL_I2S_isFreeRunEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isFreeRunEnabled </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if free run control is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether free run is enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if free run is enabled </td></tr>
    <tr><td class="paramname">false</td><td>if free run is disabled </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___i2_s.html#ga9babd0390b5f3bf44f16612bd22ae3cd">DL_I2S_getMode()</a>, and <a class="el" href="group___i2_s.html#ga714028eba6d72ebd59a3c5896fc2f7a3">DL_I2S_setMode()</a>.</p>

</div>
</div>
<a id="ga9babd0390b5f3bf44f16612bd22ae3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9babd0390b5f3bf44f16612bd22ae3cd">&sect;&nbsp;</a></span>DL_I2S_getMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a> DL_I2S_getMode </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current mode for the I2S (controller/target) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The currently configured mode for I2S (controller/target)</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Referenced by <a class="el" href="group___i2_s.html#gae8cdd1718c47ad8d2a6525afb4d42f7c">DL_I2S_isFreeRunEnabled()</a>.</p>

</div>
</div>
<a id="ga714028eba6d72ebd59a3c5896fc2f7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga714028eba6d72ebd59a3c5896fc2f7a3">&sect;&nbsp;</a></span>DL_I2S_setMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_I2S_setMode </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set whether the device should be in controller/target mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Mode to configure the I2S into. One of <a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d" title="Initialize the I2S peripheral. ">DL_I2S_init</a> </dd></dl>

<p>Referenced by <a class="el" href="group___i2_s.html#gae8cdd1718c47ad8d2a6525afb4d42f7c">DL_I2S_isFreeRunEnabled()</a>.</p>

</div>
</div>
<a id="ga55f652699752d62be02b3e36db96434f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55f652699752d62be02b3e36db96434f">&sect;&nbsp;</a></span>DL_I2S_enableWBCLKGeneration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enableWBCLKGeneration </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable WCLK and BCLK generation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadabcc029bf96b72f90ee337c79ff3064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadabcc029bf96b72f90ee337c79ff3064">&sect;&nbsp;</a></span>DL_I2S_disableWBCLKGeneration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disableWBCLKGeneration </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable WCLK and BCLK generation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0ebc2ed2814b8f1f2d5ec01e860efec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebc2ed2814b8f1f2d5ec01e860efec7">&sect;&nbsp;</a></span>DL_I2S_isWBCLKGenerationEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isWBCLKGenerationEnabled </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if WCLK and BCLK generation is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether clock generation is enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if clock generation is enabled </td></tr>
    <tr><td class="paramname">false</td><td>if clock generation is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga15e20cc681f3498acb0d18a1e1bd2d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15e20cc681f3498acb0d18a1e1bd2d1c">&sect;&nbsp;</a></span>DL_I2S_enableMCLKGeneration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enableMCLKGeneration </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MCLK generation. </p>
<p>MCLK only applies when I2S is operating in controller mode. MCLK is an optional clock output signal</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d" title="Initialize the I2S peripheral. ">DL_I2S_init</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#ga714028eba6d72ebd59a3c5896fc2f7a3" title="Set whether the device should be in controller/target mode. ">DL_I2S_setMode</a> </dd></dl>

</div>
</div>
<a id="ga2ef20988a3bad742ba3aa5ae54271943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef20988a3bad742ba3aa5ae54271943">&sect;&nbsp;</a></span>DL_I2S_disableMCLKGeneration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disableMCLKGeneration </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MCLK generation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad683666c3d8cbe9d5f2a9a3dc8da2243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad683666c3d8cbe9d5f2a9a3dc8da2243">&sect;&nbsp;</a></span>DL_I2S_isMCLKGenerationEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isMCLKGenerationEnabled </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if MCLK generation is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether clock generation is enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if clock generation is enabled </td></tr>
    <tr><td class="paramname">false</td><td>if clock generation is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaccaba1b393ecc09fdc04ef7c0a339f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccaba1b393ecc09fdc04ef7c0a339f4a">&sect;&nbsp;</a></span>DL_I2S_getWBCLKSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a> DL_I2S_getWBCLKSource </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get source of WCLK and BCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Source of WCLK and BCLK</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga382c57ba732c70b54a207460ab04a12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382c57ba732c70b54a207460ab04a12f">&sect;&nbsp;</a></span>DL_I2S_setWBCLKSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setWBCLKSource </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a>&#160;</td>
          <td class="paramname"><em>clockSource</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set source of WCLK and BCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clockSource</td><td>Source of WCLK and BCLK. One of <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga6dce5ade1462106a7ef7d27a573cec3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dce5ade1462106a7ef7d27a573cec3b">&sect;&nbsp;</a></span>DL_I2S_getWCLKInversion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a> DL_I2S_getWCLKInversion </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get WCLK inversion status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>WCLK inversion status</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5777abf408215d0852b936ff10f09e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5777abf408215d0852b936ff10f09e16">&sect;&nbsp;</a></span>DL_I2S_setWCLKInversion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setWCLKInversion </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a>&#160;</td>
          <td class="paramname"><em>wclkInversion</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invert WCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wclkInversion</td><td>WCLK inversion status. One of <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gab81a9d67fff7ce70e04f4b9b0e73270d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab81a9d67fff7ce70e04f4b9b0e73270d">&sect;&nbsp;</a></span>DL_I2S_getWCLKPhase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a> DL_I2S_getWCLKPhase </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get WCLK phase. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>WCLK phase</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga323fa4d5db792e93adb8cc41c24dd447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323fa4d5db792e93adb8cc41c24dd447">&sect;&nbsp;</a></span>DL_I2S_setWCLKPhase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setWCLKPhase </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a>&#160;</td>
          <td class="paramname"><em>wclkPhase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set WCLK phase. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wclkPhase</td><td>WCLK phase. One of <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga3a14524972d18258b2e20b26a87c73cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a14524972d18258b2e20b26a87c73cc">&sect;&nbsp;</a></span>DL_I2S_setMCLKDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setMCLKDivider </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mclkDivider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set MCLK divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mclkDivider</td><td>MCLK divider. [ <a class="el" href="group___i2_s.html#ga875b367a5a5c818307e581b4a40cc906">DL_I2S_MDIV_MINIMUM</a>, <a class="el" href="group___i2_s.html#ga360d135d0917235cbac031c3471a781d">DL_I2S_MDIV_MAXIMUM</a> ]</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga1345bad194536bba78ca0d29dfc56177">DL_I2S_MDIV_INVALID</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga93203444672c0fbea1b96c5d88555b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93203444672c0fbea1b96c5d88555b0d">&sect;&nbsp;</a></span>DL_I2S_getMCLKDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getMCLKDivider </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get MCLK divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MCLK divider</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">[</td><td><a class="el" href="group___i2_s.html#ga875b367a5a5c818307e581b4a40cc906">DL_I2S_MDIV_MINIMUM</a>, <a class="el" href="group___i2_s.html#ga360d135d0917235cbac031c3471a781d">DL_I2S_MDIV_MAXIMUM</a> ]</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga1345bad194536bba78ca0d29dfc56177">DL_I2S_MDIV_INVALID</a> </dd></dl>

</div>
</div>
<a id="gafb1edf37c73ea1e5db1a59490418349a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb1edf37c73ea1e5db1a59490418349a">&sect;&nbsp;</a></span>DL_I2S_setWCLKDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setWCLKDivider </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wclkDivider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set WCLK divider. </p>
<dl class="section note"><dt>Note</dt><dd>For single-phase and dual-phase frame formats, WDIV[9:0] are used for the clock calcuation, making 1023 the maximum factor of the division ratio. </dd>
<dd>
For user-defined frame formats such as PCM (long) and TDM formats, WCLK is high for WDIV[7:0] and low for WDIV[15:8], making both high and low portions have a maximum factor of 255.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wclkDivider</td><td>WCLK divider to set. [0x1, 0xFFFF] </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga8a181fe54274ab15aba7cf71b8081c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a181fe54274ab15aba7cf71b8081c09">&sect;&nbsp;</a></span>DL_I2S_getWCLKDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getWCLKDivider </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get WCLK divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>WCLK divider</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">[0x1,0xFFFF]</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae3219ad3b32977492f9ac8c012e1d6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3219ad3b32977492f9ac8c012e1d6ac">&sect;&nbsp;</a></span>DL_I2S_setBCLKDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setBCLKDivider </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bclkDivider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set BCLK divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bclkDivider</td><td>BCLK divider. [ <a class="el" href="group___i2_s.html#gab38565e5e27e4e582960814c862f798e">DL_I2S_BDIV_MINIMUM</a>, <a class="el" href="group___i2_s.html#gaca7692dba40e324679aee7f225bf9623">DL_I2S_BDIV_MAXIMUM</a> ]</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga787d9a483684fd3295dc9fd23affac82">DL_I2S_BDIV_INVALID</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gaa217d5db2a2d750a51db47dc9ca27537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa217d5db2a2d750a51db47dc9ca27537">&sect;&nbsp;</a></span>DL_I2S_getBCLKDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getBCLKDivider </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get BCLK divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>BCLK divider</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">[</td><td><a class="el" href="group___i2_s.html#gab38565e5e27e4e582960814c862f798e">DL_I2S_BDIV_MINIMUM</a>, <a class="el" href="group___i2_s.html#gaca7692dba40e324679aee7f225bf9623">DL_I2S_BDIV_MAXIMUM</a> ]</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga787d9a483684fd3295dc9fd23affac82">DL_I2S_BDIV_INVALID</a> </dd></dl>

</div>
</div>
<a id="ga6bfb1021cdf1001a096eb1cee4737e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bfb1021cdf1001a096eb1cee4737e1d">&sect;&nbsp;</a></span>DL_I2S_setSampleWordLength()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setSampleWordLength </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sampleWordLength</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the sample word length in bits. In single-phase format, this is the exact number of bits per word. In dual-phase format, this is the maximum number of bits per word. </p>
<dl class="section note"><dt>Note</dt><dd>Values written to the hardware should be 1 less than the desired sample word length e.g. a desired sample word length of 8 bits requires the value of 7 to be written. Sample word lengths less than 8 and above 32 bits will result in undefined behavior.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sampleWordLength</td><td>Sample word length (in bits) to set. [7, 31] </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga876a86688f33f0dd6a4981b827a441b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876a86688f33f0dd6a4981b827a441b5">&sect;&nbsp;</a></span>DL_I2S_getSampleWordLength()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getSampleWordLength </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the sample word length in bits. </p>
<dl class="section note"><dt>Note</dt><dd>Values read from the hardware will be 1 less than the true sample word length e.g. a value of 7 read from the hardware means that the sample word length is 8 bits.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sample word length in bits</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Value</td><td>in range [7, 31] </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf4ba8150a08436cefd48b4391bb6badb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4ba8150a08436cefd48b4391bb6badb">&sect;&nbsp;</a></span>DL_I2S_setFormatPhase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setFormatPhase </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a>&#160;</td>
          <td class="paramname"><em>phase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set between single or dual-phase format. </p>
<dl class="section note"><dt>Note</dt><dd>Single-phase: DSP format </dd>
<dd>
Dual-phase: I2S, LJF and RJF formats</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">phase</td><td>The sampling phase to use. One of <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga5c5e23298c9e4515dff95ba9c1177cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5e23298c9e4515dff95ba9c1177cc0">&sect;&nbsp;</a></span>DL_I2S_getFormatPhase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> DL_I2S_getFormatPhase </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the sampling phase being used. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The sampling phase being used</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa083c53bcc5d4c4d98bdc3744398cedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa083c53bcc5d4c4d98bdc3744398cedc">&sect;&nbsp;</a></span>DL_I2S_setSampleEdge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setSampleEdge </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a>&#160;</td>
          <td class="paramname"><em>edge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the sample edge of data on BCLK. </p>
<dl class="section note"><dt>Note</dt><dd>On negative sample edge, data is sampled on the negative edge of BCLK and clocked out on the positive edge. </dd>
<dd>
On positive sample edge, data is sampled on the positive edge of BCLK and clocked out on the negative edge.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">edge</td><td>The sample edge to use. One of <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga6c71834b9dabeb6da5f2b8d26e284acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c71834b9dabeb6da5f2b8d26e284acc">&sect;&nbsp;</a></span>DL_I2S_getSampleEdge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> DL_I2S_getSampleEdge </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the sample edge being used. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The sample edge being used</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga813a7f43b228cb03a1349b7b93a7a5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813a7f43b228cb03a1349b7b93a7a5c6">&sect;&nbsp;</a></span>DL_I2S_setMemoryLength()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setMemoryLength </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a>&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the size of each sample word stored to or loaded from memory. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>The memory access length to use. One of <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga4e0b9d5927090b21bf5611c948def9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0b9d5927090b21bf5611c948def9f6">&sect;&nbsp;</a></span>DL_I2S_getMemoryLength()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> DL_I2S_getMemoryLength </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size of sample words stored to or loaded from memory. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The memory access length being used</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ad3ffa0fca64e5abe9febe4b379a0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad3ffa0fca64e5abe9febe4b379a0e3">&sect;&nbsp;</a></span>DL_I2S_setDataDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setDataDelay </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a>&#160;</td>
          <td class="paramname"><em>dataDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the number of BCLK periods to wait between a WCLK edge and the MSB of the first word in a phase. </p>
<dl class="section note"><dt>Note</dt><dd>Data delay of 0 - LJF and DSP formats </dd>
<dd>
Data delay of 1 - I2S and DSP formats </dd>
<dd>
Data delay of 2 (minimum) - RJF format </dd>
<dd>
Data delay of 255 (maximum) - RJF format</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dataDelay</td><td>The data delay to use. One of <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gad680807c643567dc1b924fef289c6253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad680807c643567dc1b924fef289c6253">&sect;&nbsp;</a></span>DL_I2S_getDataDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> DL_I2S_getDataDelay </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the data delay being used. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data delay being used</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga410694c1a260839ab49c52e7a8216483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410694c1a260839ab49c52e7a8216483">&sect;&nbsp;</a></span>DL_I2S_setEmptySlotOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setEmptySlotOutput </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a>&#160;</td>
          <td class="paramname"><em>output</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the data pin behavior during empty slots. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">output</td><td>The empty slot output behavior. One of <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga908b190e085de5498ddc0edd3c9ef2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908b190e085de5498ddc0edd3c9ef2d1">&sect;&nbsp;</a></span>DL_I2S_getEmptySlotOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> DL_I2S_getEmptySlotOutput </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the data pin behavior during empty slots. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The empty slot output behavior being used</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga18ba84f142fe41403d9bbca37bc6e0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ba84f142fe41403d9bbca37bc6e0b5">&sect;&nbsp;</a></span>DL_I2S_setDataPinsDirection()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setDataPinsDirection </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td>
          <td class="paramname"><em>dataPin0Direction</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td>
          <td class="paramname"><em>dataPin1Direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the direction of the data pins. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dataPin0Direction</td><td>Data pin 0 (AD0) direction. One of <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dataPin1Direction</td><td>Data pin 1 (AD1) direction. One of <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga81f335407ea22ad1bffe33a898452dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f335407ea22ad1bffe33a898452dbf">&sect;&nbsp;</a></span>DL_I2S_setDataPin0Direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setDataPin0Direction </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td>
          <td class="paramname"><em>direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the direction of data pin 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">direction</td><td>Data pin direction. One of <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga93474502557b7d2f3223418e91bacfb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93474502557b7d2f3223418e91bacfb9">&sect;&nbsp;</a></span>DL_I2S_setDataPin1Direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setDataPin1Direction </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td>
          <td class="paramname"><em>direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the direction of data pin 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">direction</td><td>Data pin direction. One of <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga21901eac820995abcdc490e6bdff7467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21901eac820995abcdc490e6bdff7467">&sect;&nbsp;</a></span>DL_I2S_getDataPin0Direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> DL_I2S_getDataPin0Direction </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the direction of data pin 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Direction of the data pin</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4105c07b0b85923a560575743440f5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4105c07b0b85923a560575743440f5ce">&sect;&nbsp;</a></span>DL_I2S_getDataPin1Direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> DL_I2S_getDataPin1Direction </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the direction of data pin 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Direction of the data pin</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0be307fb46cd01b91ca8a90a40f1a5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be307fb46cd01b91ca8a90a40f1a5c1">&sect;&nbsp;</a></span>DL_I2S_setDataPin0ChannelMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setDataPin0ChannelMask </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channelMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the valid channel mask of data pin 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelMask</td><td>Valid channel mask of the data pin </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5">&sect;&nbsp;</a></span>DL_I2S_setDataPin1ChannelMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setDataPin1ChannelMask </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channelMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the valid channel mask of data pin 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelMask</td><td>Valid channel mask of the data pin </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabfbb60e843cccb1bbb5c880430b9a119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbb60e843cccb1bbb5c880430b9a119">&sect;&nbsp;</a></span>DL_I2S_getDataPin0ChannelMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getDataPin0ChannelMask </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the valid channel mask of data pin 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Valid channel mask of the data pin</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>valid channel mask of the data pin with the range [0, 0xFF]. For single-phase mode, each bit represents 1 channel. For dual-phase mode, only the first 2 LSBs are considered. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1d4ab6c26baaf0512b6a346f1ffda72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d4ab6c26baaf0512b6a346f1ffda72b">&sect;&nbsp;</a></span>DL_I2S_getDataPin1ChannelMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getDataPin1ChannelMask </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the valid channel mask of data pin 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Valid channel mask of the data pin</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>valid channel mask of the data pin with the range [0, 0xFF]. For single-phase mode, each bit represents 1 channel. For dual-phase mode, only the first 2 LSBs are considered. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac11cb9c5f8898bb863e32db1847fb298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac11cb9c5f8898bb863e32db1847fb298">&sect;&nbsp;</a></span>DL_I2S_getTXFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a> DL_I2S_getTXFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get TX FIFO threshold level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Indicates at what fill level in the TX FIFO a threshold will be generated</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga272302c60e321298d6823dfa443d42b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272302c60e321298d6823dfa443d42b5">&sect;&nbsp;</a></span>DL_I2S_setTXFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setTXFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a>&#160;</td>
          <td class="paramname"><em>level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set TX FIFO threshold level. </p>
<dl class="section note"><dt>Note</dt><dd>Randomly changing FIFO levels when FIFO has contents might lead to unexpected behavior. It is recommended to clear the FIFO before changing FIFO threshold levels.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>Indicates at what fill level in the TX FIFO a threshold will be generated. One of <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga4fbff4c1fb1609cea252f16121222869" title="Clears contents of TX FIFO. ">DL_I2S_clearTXFIFO</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga1683fd2e89edc675fea91335289e84d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1683fd2e89edc675fea91335289e84d5">&sect;&nbsp;</a></span>DL_I2S_getRXFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a> DL_I2S_getRXFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get RX FIFO threshold level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Indicates at what fill level in the RX FIFO a threshold will be generated</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga91454a912d5c2f70b906b373e3d6dbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91454a912d5c2f70b906b373e3d6dbe6">&sect;&nbsp;</a></span>DL_I2S_setRXFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setRXFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a>&#160;</td>
          <td class="paramname"><em>level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set RX FIFO threshold level. </p>
<dl class="section note"><dt>Note</dt><dd>Randomly changing FIFO levels when FIFO has contents might lead to unexpected behavior. It is recommended to clear the FIFO before changing FIFO threshold levels.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>Indicates at what fill level in the RX FIFO a threshold will be generated. One of <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gab3af6f9851da21b5ae814b1bfab3fcf9" title="Clears contents of RX FIFO. ">DL_I2S_clearRXFIFO</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gad5c911562b9663d269fd744504ddee55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5c911562b9663d269fd744504ddee55">&sect;&nbsp;</a></span>DL_I2S_isRXFIFOClearComplete()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isRXFIFOClearComplete </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if RX FIFO clear is complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If RX FIFO clear is complete</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if RX FIFO clear is complete </td></tr>
    <tr><td class="paramname">false</td><td>if RX FIFO clear is complete </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadce9fe8fc0db6c515d2716fe779b27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadce9fe8fc0db6c515d2716fe779b27b0">&sect;&nbsp;</a></span>DL_I2S_isTXFIFOClearComplete()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_I2S_isTXFIFOClearComplete </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if TX FIFO clear is complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If TX FIFO clear is complete</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if TX FIFO clear is complete </td></tr>
    <tr><td class="paramname">false</td><td>if TX FIFO clear is complete </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga086ca32ede32ce0f1f88494df4d750fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086ca32ede32ce0f1f88494df4d750fc">&sect;&nbsp;</a></span>DL_I2S_enableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I2S interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to enable. Bitwise OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9b7711f0f27a92a9f607e3e5a1d7198e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b7711f0f27a92a9f607e3e5a1d7198e">&sect;&nbsp;</a></span>DL_I2S_disableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I2S interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to disable. Bitwise OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab2cc13ccfa4c39bff84242e2d2f34b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2cc13ccfa4c39bff84242e2d2f34b83">&sect;&nbsp;</a></span>DL_I2S_getEnabledInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getEnabledInterrupts </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check which I2S interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested I2S interrupts are enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga731ff0c314ad0caacca41dec17fc87e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731ff0c314ad0caacca41dec17fc87e3">&sect;&nbsp;</a></span>DL_I2S_getEnabledInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getEnabledInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of enabled I2S interrupts. </p>
<p>Checks if any of the I2S interrupts that were previously enabled are pending.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested I2S interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a> values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga086ca32ede32ce0f1f88494df4d750fc" title="Enable I2S interrupts. ">DL_I2S_enableInterrupt</a> </dd></dl>

</div>
</div>
<a id="ga01d4cc571ac858fb7cb64b88135a2f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d4cc571ac858fb7cb64b88135a2f3f">&sect;&nbsp;</a></span>DL_I2S_getRawInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getRawInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of any I2S interrupt. </p>
<p>Checks if any of the I2S interrupts are pending. Interrupts do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested I2S interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad00faa23a6277addb1e142d2ae5cb91e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad00faa23a6277addb1e142d2ae5cb91e">&sect;&nbsp;</a></span>DL_I2S_getPendingInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a> DL_I2S_getPendingInterrupt </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get highest priority pending I2S interrupt. </p>
<p>Checks if any of the I2S interrupts are pending. Interrupts do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The highest priority pending I2S interrupt</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1cbabf612ebd4241f7aadcf628414db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1cbabf612ebd4241f7aadcf628414db">&sect;&nbsp;</a></span>DL_I2S_clearInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_clearInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear pending I2S interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to clear. Bitwise OR of <a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html">DL_I2S_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga87e69eddbeeef5436a3e07c9a464b248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e69eddbeeef5436a3e07c9a464b248">&sect;&nbsp;</a></span>DL_I2S_enableDMAReceiveEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enableDMAReceiveEvent </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables I2S interrupt for triggering the DMA receive event. </p>
<p>Enables the I2S interrupt to be used as the condition to generate an event to directly trigger the DMA. This API configures the DMA_TRIG_RX register, which is the event publisher used for triggering the DMA to do a receive data transfer.</p>
<dl class="section note"><dt>Note</dt><dd>Only one interrupt source should be enabled at a time.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>Interrupt to enable as the trigger condition for the DMA. One of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga268220f291a426f8720c76f315a1e995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga268220f291a426f8720c76f315a1e995">&sect;&nbsp;</a></span>DL_I2S_enableDMATransmitEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_enableDMATransmitEvent </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables I2S interrupt for triggering the DMA transmit event. </p>
<p>Enables the I2S interrupt to be used as the condition to generate an event to directly trigger the DMA. This API configures the DMA_TRIG_TX register, which is the event publisher used for triggering the DMA to do a transmit data transfer.</p>
<dl class="section note"><dt>Note</dt><dd>Only one interrupt source should be enabled at a time.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>Interrupt to enable as the trigger condition for the DMA. One of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga58c35814c6c200ac0845482271516a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c35814c6c200ac0845482271516a4d">&sect;&nbsp;</a></span>DL_I2S_disableDMAReceiveEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disableDMAReceiveEvent </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables I2S interrupt from triggering the DMA receive event. </p>
<p>Disables the I2S interrupt from being used as the condition to generate an event to directly trigger the DMA. This API configures the DMA_TRIG_RX register, which is the event publisher used for triggering the DMA to do a receive data transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>Interrupt to disable as the trigger condition for the DMA. One of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2e7ac5c5c787bc31502c496bf7ab70d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7ac5c5c787bc31502c496bf7ab70d7">&sect;&nbsp;</a></span>DL_I2S_disableDMATransmitEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_disableDMATransmitEvent </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables I2S interrupt from triggering the DMA transmit event. </p>
<p>Disables the I2S interrupt from being used as the condition to generate an event to directly trigger the DMA. This API configures the DMA_TRIG_TX register, which is the event publisher used for triggering the DMA to do a transmit data transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>Interrupt to disable as the trigger condition for the DMA. One of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacb6a52405287bdf516d020a98c310908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6a52405287bdf516d020a98c310908">&sect;&nbsp;</a></span>DL_I2S_getEnabledDMAReceiveEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getEnabledDMAReceiveEvent </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check which I2S interrupt for DMA receive events is enabled. </p>
<p>This API checks the DMA_TRIG_RX register, which is used for triggering the DMA to do a receive data transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Only one interrupt source should be enabled at a time.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The requested I2S interrupt status</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga017840cb46343b6632feb6b6001a4265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017840cb46343b6632feb6b6001a4265">&sect;&nbsp;</a></span>DL_I2S_getEnabledDMATransmitEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getEnabledDMATransmitEvent </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check which I2S interrupt for DMA transmit events is enabled. </p>
<p>This API checks the DMA_TRIG_TX register, which is used for triggering the DMA to do a transmit data transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Only one interrupt source should be enabled at a time.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The requested I2S interrupt status</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa1b14574462b694072b6370cd833a06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b14574462b694072b6370cd833a06a">&sect;&nbsp;</a></span>DL_I2S_getEnabledDMAReceiveEventStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getEnabledDMAReceiveEventStatus </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of enabled I2S interrupt for DMA receive event. </p>
<p>Checks if any of the I2S interrupts for the DMA receive event that were previously enabled are pending. This API checks the DMA_TRIG_RX register, which is used for triggering the DMA to do a receive event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Only one interrupt source should be enabled at a time.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The requested I2S interrupt status</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga87e69eddbeeef5436a3e07c9a464b248" title="Enables I2S interrupt for triggering the DMA receive event. ">DL_I2S_enableDMAReceiveEvent</a> </dd></dl>

</div>
</div>
<a id="ga0ce334d5618b70699c0104e399824399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ce334d5618b70699c0104e399824399">&sect;&nbsp;</a></span>DL_I2S_getEnabledDMATransmitEventStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getEnabledDMATransmitEventStatus </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of enabled I2S interrupt for DMA transmit event. </p>
<p>Checks if any of the I2S interrupts for the DMA transmit event that were previously enabled are pending. This API checks the DMA_TRIG_TX register, which is used for triggering the DMA to do a transmit event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Only one interrupt source should be enabled at a time.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The requested I2S interrupt status</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga268220f291a426f8720c76f315a1e995" title="Enables I2S interrupt for triggering the DMA transmit event. ">DL_I2S_enableDMATransmitEvent</a> </dd></dl>

</div>
</div>
<a id="gae807bb0ecf82a6a84b9e04b81eb79b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae807bb0ecf82a6a84b9e04b81eb79b37">&sect;&nbsp;</a></span>DL_I2S_getRawDMAReceiveEventStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getRawDMAReceiveEventStatus </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of any I2S interrupt for DMA receive event. </p>
<p>Checks if any of the I2S interrupts for DMA receive event are pending. Interrupts do not have to be previously enabled. This API checks the DMA_TRIG_RX register, which is used for triggering the DMA to do a receive event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested I2S interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad751fd3367b3e0b69f845ebe3d3bbadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad751fd3367b3e0b69f845ebe3d3bbadd">&sect;&nbsp;</a></span>DL_I2S_getRawDMATransmitEventStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_I2S_getRawDMATransmitEventStatus </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of any I2S interrupt for DMA transmit event. </p>
<p>Checks if any of the I2S interrupts for DMA transmit event are pending. Interrupts do not have to be previously enabled. This API checks the DMA_TRIG_TX register, which is used for triggering the DMA to do a transmit event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested I2S interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_I2S_DMA_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab01654dfd9a48253462525f4f39fa992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab01654dfd9a48253462525f4f39fa992">&sect;&nbsp;</a></span>DL_I2S_suspend()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_suspend </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Suspend external communication. </p>
<p>Ongoing communication will complete, and further external communications are stopped. Tranmit line(s) will be driven to idle state, and further toggles on the receive line(s) will not be processed. Once suspend is requested, the CPU should poll to ensure that the device has reached idle. When the device is idle, the transmit FIFO should be flushed, and the receive FIFO should be drained prior to disabling the module. After suspending the module, the I2S register configurations are retained.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#gaf671df59cc1aa760ed9bbf452a48a1f5" title="Disable the I2S peripheral. ">DL_I2S_disable</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gaf6477bb56237c019b3e5fa74a70c3ccf" title="Resume functional mode. ">DL_I2S_resume</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gaf6477bb56237c019b3e5fa74a70c3ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6477bb56237c019b3e5fa74a70c3ccf">&sect;&nbsp;</a></span>DL_I2S_resume()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_resume </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resume functional mode. </p>
<p>Functional communication can be resumed by calling this API, and enabling the module</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___i2_s.html#ga0354fbeafce73234475a5d14d0960c7b" title="Enable the I2S peripheral. ">DL_I2S_enable</a> </dd>
<dd>
<a class="el" href="group___i2_s.html#gab01654dfd9a48253462525f4f39fa992" title="Suspend external communication. ">DL_I2S_suspend</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga3f76bbb43d54a4fd0e922c8f2188f01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f76bbb43d54a4fd0e922c8f2188f01c">&sect;&nbsp;</a></span>DL_I2S_setClockSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_I2S_setClockSource </td>
          <td>(</td>
          <td class="paramtype">I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a>&#160;</td>
          <td class="paramname"><em>clockSource</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock source for the I2S peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clockSource</td><td>Source of the clock for I2S. One of <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0fbdbf5fe2e48aa5af29aaca1a419570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fbdbf5fe2e48aa5af29aaca1a419570">&sect;&nbsp;</a></span>DL_I2S_getClockSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a> DL_I2S_getClockSource </td>
          <td>(</td>
          <td class="paramtype">const I2S_Regs *&#160;</td>
          <td class="paramname"><em>i2s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get I2S audio clock configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i2s</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The currently configured clock for I2S</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
