# UART_project
A simple and complete UART protocol design in Verilog with transmitter, receiver, and testbench. Simulated using Vivado. Ideal for learning serial communication design and HDL simulation.
