{"sha": "bfca295ff175c920c27328b5cce696c4e960cf36", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmZjYTI5NWZmMTc1YzkyMGMyNzMyOGI1Y2NlNjk2YzRlOTYwY2YzNg==", "commit": {"author": {"name": "Nick Clifton", "email": "nickc@cygnus.com", "date": "1998-10-12T15:58:14Z"}, "committer": {"name": "Nick Clifton", "email": "nickc@gcc.gnu.org", "date": "1998-10-12T15:58:14Z"}, "message": "Replace (reg 24) with (reg:CC 24)\n\nFrom-SVN: r23028", "tree": {"sha": "1288de40d5f438ec5d0e6f302895f671d592e87a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1288de40d5f438ec5d0e6f302895f671d592e87a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bfca295ff175c920c27328b5cce696c4e960cf36", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bfca295ff175c920c27328b5cce696c4e960cf36", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bfca295ff175c920c27328b5cce696c4e960cf36", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bfca295ff175c920c27328b5cce696c4e960cf36/comments", "author": null, "committer": null, "parents": [{"sha": "1b06d1bb8d2937341082bd1c079de6b6914f2601", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b06d1bb8d2937341082bd1c079de6b6914f2601", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1b06d1bb8d2937341082bd1c079de6b6914f2601"}], "stats": {"total": 42, "additions": 22, "deletions": 20}, "files": [{"sha": "7a950f5de788fcf9ff0650de064034d4c06da1c5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bfca295ff175c920c27328b5cce696c4e960cf36/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bfca295ff175c920c27328b5cce696c4e960cf36/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bfca295ff175c920c27328b5cce696c4e960cf36", "patch": "@@ -13,6 +13,8 @@ Mon Oct 12 12:10:37 1998  Alexandre Oliva  <oliva@dcc.unicamp.br>\n \t\n Mon Oct 12 10:50:44 1998  Nick Clifton  <nickc@cygnus.com>\n \n+\t* config/arm/arm.md: Replace (reg 24) with (reg:CC 24).\n+\n \t* config/arm/thumb.c (thumb_override_options): Add warning about\n \tPIC code not being supported just yet.\n "}, {"sha": "6f38a8073aa059f7dcff8ca051ae9856f776d1db", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 20, "deletions": 20, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bfca295ff175c920c27328b5cce696c4e960cf36/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bfca295ff175c920c27328b5cce696c4e960cf36/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=bfca295ff175c920c27328b5cce696c4e960cf36", "patch": "@@ -1871,7 +1871,7 @@\n (define_insn \"abssi2\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r,&r\")\n \t(abs:SI (match_operand:SI 1 \"s_register_operand\" \"0,r\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"@\n    cmp\\\\t%0, #0\\;rsblt\\\\t%0, %0, #0\n@@ -1882,7 +1882,7 @@\n (define_insn \"*neg_abssi2\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r,&r\")\n \t(neg:SI (abs:SI (match_operand:SI 1 \"s_register_operand\" \"0,r\"))))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"@\n    cmp\\\\t%0, #0\\;rsbgt\\\\t%0, %0, #0\n@@ -4650,7 +4650,7 @@\n \t(match_operator 1 \"comparison_operator\"\n \t [(match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t  (match_operand:SI 3 \"arm_add_operand\" \"rI,L\")]))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   if (GET_CODE (operands[1]) == LT && operands[3] == const0_rtx)\n@@ -4708,7 +4708,7 @@\n            [(match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t    (match_operand:SI 3 \"arm_rhs_operand\" \"rI,rI\")])\n           (match_operand:SI 1 \"s_register_operand\" \"0,?r\")]))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)\n@@ -4732,7 +4732,7 @@\n \t\t  (match_operator:SI 4 \"comparison_operator\"\n                    [(match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t\t    (match_operand:SI 3 \"arm_rhs_operand\" \"rI,rI\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   output_asm_insn (\\\"cmp\\\\t%2, %3\\\", operands);\n@@ -4813,7 +4813,7 @@\n \t(neg:SI (match_operator 3 \"comparison_operator\"\n \t\t [(match_operand:SI 1 \"s_register_operand\" \"r\")\n \t\t  (match_operand:SI 2 \"arm_rhs_operand\" \"rI\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   if (GET_CODE (operands[3]) == LT && operands[3] == const0_rtx)\n@@ -4840,7 +4840,7 @@\n \t   (match_operand:SI 4 \"arm_add_operand\" \"rIL,rIL,rIL\")])\n \t (match_operand:SI 1 \"arm_rhs_operand\" \"0,rI,?rI\")\n \t (match_operand:SI 2 \"arm_rhs_operand\" \"rI,0,rI\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   if (GET_CODE (operands[5]) == LT\n@@ -4903,7 +4903,7 @@\n \t\t\t  (match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t\t\t  (match_operand:SI 3 \"arm_add_operand\" \"rIL,rIL\"))\n \t\t\t (match_operand:SI 1 \"arm_rhsm_operand\" \"0,?rIm\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -4939,7 +4939,7 @@\n \t\t\t (plus:SI\n \t\t\t  (match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t\t\t  (match_operand:SI 3 \"arm_add_operand\" \"rIL,rIL\"))))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -4977,7 +4977,7 @@\n \t\t\t (match_operator:SI 7 \"shiftable_operator\"\n \t\t\t  [(match_operand:SI 3 \"s_register_operand\" \"r\")\n \t\t\t   (match_operand:SI 4 \"arm_rhs_operand\" \"rI\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5007,7 +5007,7 @@\n \t\t\t  [(match_operand:SI 4 \"s_register_operand\" \"r,r\")\n \t\t\t   (match_operand:SI 5 \"arm_rhs_operand\" \"rI,rI\")])\n \t\t\t (match_operand:SI 1 \"arm_rhsm_operand\" \"0,?rIm\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   /* If we have an operation where (op x 0) is the identity operation and\n@@ -5069,7 +5069,7 @@\n \t\t\t (match_operator:SI 7 \"shiftable_operator\"\n \t\t\t  [(match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t\t\t   (match_operand:SI 3 \"arm_rhs_operand\" \"rI,rI\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"*\n   /* If we have an operation where (op x 0) is the identity operation and\n@@ -5133,7 +5133,7 @@\n \t (match_operand:SI 1 \"arm_not_operand\" \"0,?rIK\")\n \t (not:SI\n \t  (match_operand:SI 2 \"s_register_operand\" \"r,r\"))))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5163,7 +5163,7 @@\n \t (not:SI\n \t  (match_operand:SI 2 \"s_register_operand\" \"r,r\"))\n \t (match_operand:SI 1 \"arm_not_operand\" \"0,?rIK\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5194,7 +5194,7 @@\n \t  [(match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t   (match_operand:SI 3 \"arm_rhs_operand\" \"rM,rM\")])\n \t (match_operand:SI 1 \"arm_not_operand\" \"0,?rIK\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5227,7 +5227,7 @@\n \t (match_operator:SI 7 \"shift_operator\"\n \t  [(match_operand:SI 2 \"s_register_operand\" \"r,r\")\n \t   (match_operand:SI 3 \"arm_rhs_operand\" \"rM,rM\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5262,7 +5262,7 @@\n \t (match_operator:SI 9 \"shift_operator\"\n \t  [(match_operand:SI 3 \"s_register_operand\" \"r\")\n \t   (match_operand:SI 4 \"arm_rhs_operand\" \"rM\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5294,7 +5294,7 @@\n \t (match_operator:SI 7 \"shiftable_operator\"\n \t  [(match_operand:SI 2 \"s_register_operand\" \"r\")\n \t   (match_operand:SI 3 \"arm_rhs_operand\" \"rI\")])))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -5324,7 +5324,7 @@\n \t  [(match_operand:SI 2 \"s_register_operand\" \"r\")\n \t   (match_operand:SI 3 \"arm_rhs_operand\" \"rI\")])\n \t (not:SI (match_operand:SI 1 \"s_register_operand\" \"r\"))))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"\"\n   \"#\"\n [(set_attr \"conds\" \"clob\")\n@@ -6118,7 +6118,7 @@\n \t\t\t  [(match_operand 2 \"\" \"\") (match_operand 3 \"\" \"\")])\n \t\t\t (match_operand 4 \"\" \"\")\n \t\t\t (match_operand 5 \"\" \"\")))\n-   (clobber (reg 24))]\n+   (clobber (reg:CC 24))]\n   \"reload_completed\"\n   [(set (match_dup 6) (match_dup 7))\n    (set (match_dup 0) "}]}