
MPU6050_NoLibrary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088e4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08008ab8  08008ab8  00018ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f40  08008f40  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008f40  08008f40  00018f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f48  08008f48  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f48  08008f48  00018f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f4c  08008f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008f50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e7c  200001dc  0800912c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001058  0800912c  00021058  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c49  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fa9  00000000  00000000  00030e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  00032e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed8  00000000  00000000  00033d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023094  00000000  00000000  00034c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128a0  00000000  00000000  00057cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4f2c  00000000  00000000  0006a594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013f4c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005798  00000000  00000000  0013f510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008a9c 	.word	0x08008a9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08008a9c 	.word	0x08008a9c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <send_uart>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void send_uart(char *string)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff f93b 	bl	8000210 <strlen>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *) string, len, 2000);
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <send_uart+0x2c>)
 8000faa:	f003 fba6 	bl	80046fa <HAL_UART_Transmit>
}
 8000fae:	bf00      	nop
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000294 	.word	0x20000294

08000fbc <MPU6050_Init>:

void MPU6050_Init()
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af04      	add	r7, sp, #16
	uint8_t check, Data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_I_AM, 1, &check, 1, 1000);
 8000fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc6:	9302      	str	r3, [sp, #8]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	9301      	str	r3, [sp, #4]
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	2275      	movs	r2, #117	; 0x75
 8000fd4:	21d0      	movs	r1, #208	; 0xd0
 8000fd6:	4824      	ldr	r0, [pc, #144]	; (8001068 <MPU6050_Init+0xac>)
 8000fd8:	f001 fb56 	bl	8002688 <HAL_I2C_Mem_Read>
	if(check == 104)
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	2b68      	cmp	r3, #104	; 0x68
 8000fe0:	d13e      	bne.n	8001060 <MPU6050_Init+0xa4>
	{
		sprintf(msg, "---Initialization OK---\r\n");
 8000fe2:	4922      	ldr	r1, [pc, #136]	; (800106c <MPU6050_Init+0xb0>)
 8000fe4:	4822      	ldr	r0, [pc, #136]	; (8001070 <MPU6050_Init+0xb4>)
 8000fe6:	f004 fb99 	bl	800571c <siprintf>
		send_uart(msg);
 8000fea:	4821      	ldr	r0, [pc, #132]	; (8001070 <MPU6050_Init+0xb4>)
 8000fec:	f7ff ffce 	bl	8000f8c <send_uart>
		Data = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 100);
 8000ff4:	2364      	movs	r3, #100	; 0x64
 8000ff6:	9302      	str	r3, [sp, #8]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	1dbb      	adds	r3, r7, #6
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2301      	movs	r3, #1
 8001002:	226b      	movs	r2, #107	; 0x6b
 8001004:	21d0      	movs	r1, #208	; 0xd0
 8001006:	4818      	ldr	r0, [pc, #96]	; (8001068 <MPU6050_Init+0xac>)
 8001008:	f001 fa44 	bl	8002494 <HAL_I2C_Mem_Write>

		Data = 0x07;
 800100c:	2307      	movs	r3, #7
 800100e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, SMPLRT_DIV, 1, &Data, 1, 100);
 8001010:	2364      	movs	r3, #100	; 0x64
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	2301      	movs	r3, #1
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	1dbb      	adds	r3, r7, #6
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	2219      	movs	r2, #25
 8001020:	21d0      	movs	r1, #208	; 0xd0
 8001022:	4811      	ldr	r0, [pc, #68]	; (8001068 <MPU6050_Init+0xac>)
 8001024:	f001 fa36 	bl	8002494 <HAL_I2C_Mem_Write>

		Data = 0x00;
 8001028:	2300      	movs	r3, #0
 800102a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, ACCEL_CONFIG, 1, &Data, 1, 100);
 800102c:	2364      	movs	r3, #100	; 0x64
 800102e:	9302      	str	r3, [sp, #8]
 8001030:	2301      	movs	r3, #1
 8001032:	9301      	str	r3, [sp, #4]
 8001034:	1dbb      	adds	r3, r7, #6
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2301      	movs	r3, #1
 800103a:	221c      	movs	r2, #28
 800103c:	21d0      	movs	r1, #208	; 0xd0
 800103e:	480a      	ldr	r0, [pc, #40]	; (8001068 <MPU6050_Init+0xac>)
 8001040:	f001 fa28 	bl	8002494 <HAL_I2C_Mem_Write>

		Data = 0x00;
 8001044:	2300      	movs	r3, #0
 8001046:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, GYRO_CONFIG, 1, &Data, 1, 100);
 8001048:	2364      	movs	r3, #100	; 0x64
 800104a:	9302      	str	r3, [sp, #8]
 800104c:	2301      	movs	r3, #1
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	1dbb      	adds	r3, r7, #6
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2301      	movs	r3, #1
 8001056:	221b      	movs	r2, #27
 8001058:	21d0      	movs	r1, #208	; 0xd0
 800105a:	4803      	ldr	r0, [pc, #12]	; (8001068 <MPU6050_Init+0xac>)
 800105c:	f001 fa1a 	bl	8002494 <HAL_I2C_Mem_Write>
	}
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	200001f8 	.word	0x200001f8
 800106c:	08008ab8 	.word	0x08008ab8
 8001070:	20000c3c 	.word	0x20000c3c

08001074 <MPU6050_ADD_Accel_To_Buffer>:
	sprintf(msg, "Acceleration RawData -> X : %f     Y : %f     Z : %f\r\n", x_Accel, y_Accel, z_Accel);
	send_uart(msg);
}

void MPU6050_ADD_Accel_To_Buffer()
{
 8001074:	b590      	push	{r4, r7, lr}
 8001076:	b087      	sub	sp, #28
 8001078:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];
	HAL_I2C_Mem_Read(&hi2c1,MPU6050_ADDR, ACCEL_XOUT_H, 1, &Rec_Data, 6, 100);
 800107a:	2364      	movs	r3, #100	; 0x64
 800107c:	9302      	str	r3, [sp, #8]
 800107e:	2306      	movs	r3, #6
 8001080:	9301      	str	r3, [sp, #4]
 8001082:	463b      	mov	r3, r7
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	223b      	movs	r2, #59	; 0x3b
 800108a:	21d0      	movs	r1, #208	; 0xd0
 800108c:	482e      	ldr	r0, [pc, #184]	; (8001148 <MPU6050_ADD_Accel_To_Buffer+0xd4>)
 800108e:	f001 fafb 	bl	8002688 <HAL_I2C_Mem_Read>

	x_AccelBuffer[indice] = (uint16_t)(Rec_Data[0] << 8 | Rec_Data[1]) / 16384.0;
 8001092:	783b      	ldrb	r3, [r7, #0]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	787b      	ldrb	r3, [r7, #1]
 800109a:	b21b      	sxth	r3, r3
 800109c:	4313      	orrs	r3, r2
 800109e:	b21b      	sxth	r3, r3
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fa5e 	bl	8000564 <__aeabi_i2d>
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	4b27      	ldr	r3, [pc, #156]	; (800114c <MPU6050_ADD_Accel_To_Buffer+0xd8>)
 80010ae:	f7ff fbed 	bl	800088c <__aeabi_ddiv>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4926      	ldr	r1, [pc, #152]	; (8001150 <MPU6050_ADD_Accel_To_Buffer+0xdc>)
 80010b8:	680c      	ldr	r4, [r1, #0]
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	f7ff fd93 	bl	8000be8 <__aeabi_d2f>
 80010c2:	4602      	mov	r2, r0
 80010c4:	4923      	ldr	r1, [pc, #140]	; (8001154 <MPU6050_ADD_Accel_To_Buffer+0xe0>)
 80010c6:	00a3      	lsls	r3, r4, #2
 80010c8:	440b      	add	r3, r1
 80010ca:	601a      	str	r2, [r3, #0]
	y_AccelBuffer[indice] = (uint16_t)(Rec_Data[2] << 8 | Rec_Data[3]) / 16384.0;
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	021b      	lsls	r3, r3, #8
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	78fb      	ldrb	r3, [r7, #3]
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	4313      	orrs	r3, r2
 80010d8:	b21b      	sxth	r3, r3
 80010da:	b29b      	uxth	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fa41 	bl	8000564 <__aeabi_i2d>
 80010e2:	f04f 0200 	mov.w	r2, #0
 80010e6:	4b19      	ldr	r3, [pc, #100]	; (800114c <MPU6050_ADD_Accel_To_Buffer+0xd8>)
 80010e8:	f7ff fbd0 	bl	800088c <__aeabi_ddiv>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4917      	ldr	r1, [pc, #92]	; (8001150 <MPU6050_ADD_Accel_To_Buffer+0xdc>)
 80010f2:	680c      	ldr	r4, [r1, #0]
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	f7ff fd76 	bl	8000be8 <__aeabi_d2f>
 80010fc:	4602      	mov	r2, r0
 80010fe:	4916      	ldr	r1, [pc, #88]	; (8001158 <MPU6050_ADD_Accel_To_Buffer+0xe4>)
 8001100:	00a3      	lsls	r3, r4, #2
 8001102:	440b      	add	r3, r1
 8001104:	601a      	str	r2, [r3, #0]
	z_AccelBuffer[indice] = (uint16_t)(Rec_Data[4] << 8 | Rec_Data[5]) / 16384.0;
 8001106:	793b      	ldrb	r3, [r7, #4]
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	b21a      	sxth	r2, r3
 800110c:	797b      	ldrb	r3, [r7, #5]
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21b      	sxth	r3, r3
 8001114:	b29b      	uxth	r3, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fa24 	bl	8000564 <__aeabi_i2d>
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	4b0a      	ldr	r3, [pc, #40]	; (800114c <MPU6050_ADD_Accel_To_Buffer+0xd8>)
 8001122:	f7ff fbb3 	bl	800088c <__aeabi_ddiv>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4909      	ldr	r1, [pc, #36]	; (8001150 <MPU6050_ADD_Accel_To_Buffer+0xdc>)
 800112c:	680c      	ldr	r4, [r1, #0]
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f7ff fd59 	bl	8000be8 <__aeabi_d2f>
 8001136:	4602      	mov	r2, r0
 8001138:	4908      	ldr	r1, [pc, #32]	; (800115c <MPU6050_ADD_Accel_To_Buffer+0xe8>)
 800113a:	00a3      	lsls	r3, r4, #2
 800113c:	440b      	add	r3, r1
 800113e:	601a      	str	r2, [r3, #0]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bd90      	pop	{r4, r7, pc}
 8001148:	200001f8 	.word	0x200001f8
 800114c:	40d00000 	.word	0x40d00000
 8001150:	2000103c 	.word	0x2000103c
 8001154:	200002d8 	.word	0x200002d8
 8001158:	20000468 	.word	0x20000468
 800115c:	200005f8 	.word	0x200005f8

08001160 <getSpeed>:

void getSpeed()
{
 8001160:	b5b0      	push	{r4, r5, r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	xVitesse[0] = 0;
 8001166:	4b88      	ldr	r3, [pc, #544]	; (8001388 <getSpeed+0x228>)
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
	yVitesse[0] = 0;
 800116e:	4b87      	ldr	r3, [pc, #540]	; (800138c <getSpeed+0x22c>)
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
	zVitesse[0] = 0;
 8001176:	4b86      	ldr	r3, [pc, #536]	; (8001390 <getSpeed+0x230>)
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	601a      	str	r2, [r3, #0]

	for(int i = 1; i < 100; i++)
 800117e:	2301      	movs	r3, #1
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	e0a1      	b.n	80012c8 <getSpeed+0x168>
	{
		xVitesse[i] = xVitesse[i-1] + (0.01/2)*(x_AccelBuffer[i] + x_AccelBuffer[i-1]);//Formule Trapèze
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	4a7f      	ldr	r2, [pc, #508]	; (8001388 <getSpeed+0x228>)
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9f9 	bl	8000588 <__aeabi_f2d>
 8001196:	4604      	mov	r4, r0
 8001198:	460d      	mov	r5, r1
 800119a:	4a7e      	ldr	r2, [pc, #504]	; (8001394 <getSpeed+0x234>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	ed93 7a00 	vldr	s14, [r3]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	4a7a      	ldr	r2, [pc, #488]	; (8001394 <getSpeed+0x234>)
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b8:	ee17 0a90 	vmov	r0, s15
 80011bc:	f7ff f9e4 	bl	8000588 <__aeabi_f2d>
 80011c0:	a36d      	add	r3, pc, #436	; (adr r3, 8001378 <getSpeed+0x218>)
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7ff fa37 	bl	8000638 <__aeabi_dmul>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4620      	mov	r0, r4
 80011d0:	4629      	mov	r1, r5
 80011d2:	f7ff f87b 	bl	80002cc <__adddf3>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	f7ff fd03 	bl	8000be8 <__aeabi_d2f>
 80011e2:	4602      	mov	r2, r0
 80011e4:	4968      	ldr	r1, [pc, #416]	; (8001388 <getSpeed+0x228>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	440b      	add	r3, r1
 80011ec:	601a      	str	r2, [r3, #0]
		yVitesse[i] = yVitesse[i-1] + (0.01/2)*(y_AccelBuffer[i] + y_AccelBuffer[i-1]);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	4a66      	ldr	r2, [pc, #408]	; (800138c <getSpeed+0x22c>)
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f9c4 	bl	8000588 <__aeabi_f2d>
 8001200:	4604      	mov	r4, r0
 8001202:	460d      	mov	r5, r1
 8001204:	4a64      	ldr	r2, [pc, #400]	; (8001398 <getSpeed+0x238>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	ed93 7a00 	vldr	s14, [r3]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	4a60      	ldr	r2, [pc, #384]	; (8001398 <getSpeed+0x238>)
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	edd3 7a00 	vldr	s15, [r3]
 800121e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001222:	ee17 0a90 	vmov	r0, s15
 8001226:	f7ff f9af 	bl	8000588 <__aeabi_f2d>
 800122a:	a353      	add	r3, pc, #332	; (adr r3, 8001378 <getSpeed+0x218>)
 800122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001230:	f7ff fa02 	bl	8000638 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4620      	mov	r0, r4
 800123a:	4629      	mov	r1, r5
 800123c:	f7ff f846 	bl	80002cc <__adddf3>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4610      	mov	r0, r2
 8001246:	4619      	mov	r1, r3
 8001248:	f7ff fcce 	bl	8000be8 <__aeabi_d2f>
 800124c:	4602      	mov	r2, r0
 800124e:	494f      	ldr	r1, [pc, #316]	; (800138c <getSpeed+0x22c>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	440b      	add	r3, r1
 8001256:	601a      	str	r2, [r3, #0]
		zVitesse[i] = zVitesse[i-1] + (0.01/2)*(z_AccelBuffer[i] + z_AccelBuffer[i-1]);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	4a4c      	ldr	r2, [pc, #304]	; (8001390 <getSpeed+0x230>)
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f98f 	bl	8000588 <__aeabi_f2d>
 800126a:	4604      	mov	r4, r0
 800126c:	460d      	mov	r5, r1
 800126e:	4a4b      	ldr	r2, [pc, #300]	; (800139c <getSpeed+0x23c>)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4413      	add	r3, r2
 8001276:	ed93 7a00 	vldr	s14, [r3]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	3b01      	subs	r3, #1
 800127e:	4a47      	ldr	r2, [pc, #284]	; (800139c <getSpeed+0x23c>)
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	4413      	add	r3, r2
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128c:	ee17 0a90 	vmov	r0, s15
 8001290:	f7ff f97a 	bl	8000588 <__aeabi_f2d>
 8001294:	a338      	add	r3, pc, #224	; (adr r3, 8001378 <getSpeed+0x218>)
 8001296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129a:	f7ff f9cd 	bl	8000638 <__aeabi_dmul>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	4620      	mov	r0, r4
 80012a4:	4629      	mov	r1, r5
 80012a6:	f7ff f811 	bl	80002cc <__adddf3>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fc99 	bl	8000be8 <__aeabi_d2f>
 80012b6:	4602      	mov	r2, r0
 80012b8:	4935      	ldr	r1, [pc, #212]	; (8001390 <getSpeed+0x230>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	440b      	add	r3, r1
 80012c0:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < 100; i++)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	3301      	adds	r3, #1
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b63      	cmp	r3, #99	; 0x63
 80012cc:	f77f af5a 	ble.w	8001184 <getSpeed+0x24>
	}
	vitesse = sqrt(pow(xVitesse[99], 2) + pow(yVitesse[99], 2) + pow(zVitesse[99], 2));//Norme
 80012d0:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <getSpeed+0x228>)
 80012d2:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f956 	bl	8000588 <__aeabi_f2d>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8001380 <getSpeed+0x220>
 80012e4:	ec43 2b10 	vmov	d0, r2, r3
 80012e8:	f006 fc92 	bl	8007c10 <pow>
 80012ec:	ec55 4b10 	vmov	r4, r5, d0
 80012f0:	4b26      	ldr	r3, [pc, #152]	; (800138c <getSpeed+0x22c>)
 80012f2:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f946 	bl	8000588 <__aeabi_f2d>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8001380 <getSpeed+0x220>
 8001304:	ec43 2b10 	vmov	d0, r2, r3
 8001308:	f006 fc82 	bl	8007c10 <pow>
 800130c:	ec53 2b10 	vmov	r2, r3, d0
 8001310:	4620      	mov	r0, r4
 8001312:	4629      	mov	r1, r5
 8001314:	f7fe ffda 	bl	80002cc <__adddf3>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4614      	mov	r4, r2
 800131e:	461d      	mov	r5, r3
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <getSpeed+0x230>)
 8001322:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92e 	bl	8000588 <__aeabi_f2d>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8001380 <getSpeed+0x220>
 8001334:	ec43 2b10 	vmov	d0, r2, r3
 8001338:	f006 fc6a 	bl	8007c10 <pow>
 800133c:	ec53 2b10 	vmov	r2, r3, d0
 8001340:	4620      	mov	r0, r4
 8001342:	4629      	mov	r1, r5
 8001344:	f7fe ffc2 	bl	80002cc <__adddf3>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	ec43 2b17 	vmov	d7, r2, r3
 8001350:	eeb0 0a47 	vmov.f32	s0, s14
 8001354:	eef0 0a67 	vmov.f32	s1, s15
 8001358:	f006 fcca 	bl	8007cf0 <sqrt>
 800135c:	ec53 2b10 	vmov	r2, r3, d0
 8001360:	4610      	mov	r0, r2
 8001362:	4619      	mov	r1, r3
 8001364:	f7ff fc40 	bl	8000be8 <__aeabi_d2f>
 8001368:	4603      	mov	r3, r0
 800136a:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <getSpeed+0x240>)
 800136c:	6013      	str	r3, [r2, #0]

//	sprintf(msg, "Acceleration -> X : %f     Y : %f     Z : %f\r\n", xVitesse[99], yVitesse[99], zVitesse[99]);
//	send_uart(msg);
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bdb0      	pop	{r4, r5, r7, pc}
 8001376:	bf00      	nop
 8001378:	47ae147b 	.word	0x47ae147b
 800137c:	3f747ae1 	.word	0x3f747ae1
 8001380:	00000000 	.word	0x00000000
 8001384:	40000000 	.word	0x40000000
 8001388:	20000788 	.word	0x20000788
 800138c:	20000918 	.word	0x20000918
 8001390:	20000aa8 	.word	0x20000aa8
 8001394:	200002d8 	.word	0x200002d8
 8001398:	20000468 	.word	0x20000468
 800139c:	200005f8 	.word	0x200005f8
 80013a0:	20000c38 	.word	0x20000c38

080013a4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80013ac:	2120      	movs	r1, #32
 80013ae:	4812      	ldr	r0, [pc, #72]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80013b0:	f000 ff11 	bl	80021d6 <HAL_GPIO_TogglePin>

	MPU6050_ADD_Accel_To_Buffer();
 80013b4:	f7ff fe5e 	bl	8001074 <MPU6050_ADD_Accel_To_Buffer>
	indice++;
 80013b8:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3301      	adds	r3, #1
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013c0:	6013      	str	r3, [r2, #0]

	if(indice == 100)
 80013c2:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b64      	cmp	r3, #100	; 0x64
 80013c8:	d112      	bne.n	80013f0 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		getSpeed();
 80013ca:	f7ff fec9 	bl	8001160 <getSpeed>
		sprintf(msg, "Speed -> %f 	\r\n", vitesse);
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f8d8 	bl	8000588 <__aeabi_f2d>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4909      	ldr	r1, [pc, #36]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80013de:	480a      	ldr	r0, [pc, #40]	; (8001408 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80013e0:	f004 f99c 	bl	800571c <siprintf>
		send_uart(msg);
 80013e4:	4808      	ldr	r0, [pc, #32]	; (8001408 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80013e6:	f7ff fdd1 	bl	8000f8c <send_uart>
		indice = 0;
 80013ea:	4b04      	ldr	r3, [pc, #16]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
	}
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40020000 	.word	0x40020000
 80013fc:	2000103c 	.word	0x2000103c
 8001400:	20000c38 	.word	0x20000c38
 8001404:	08008b0c 	.word	0x08008b0c
 8001408:	20000c3c 	.word	0x20000c3c

0800140c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001410:	f000 fbb0 	bl	8001b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001414:	f000 f810 	bl	8001438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001418:	f000 f922 	bl	8001660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800141c:	f000 f8f6 	bl	800160c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001420:	f000 f878 	bl	8001514 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001424:	f000 f8a4 	bl	8001570 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init();
 8001428:	f7ff fdc8 	bl	8000fbc <MPU6050_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 800142c:	4801      	ldr	r0, [pc, #4]	; (8001434 <main+0x28>)
 800142e:	f002 fce5 	bl	8003dfc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001432:	e7fe      	b.n	8001432 <main+0x26>
 8001434:	2000024c 	.word	0x2000024c

08001438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b094      	sub	sp, #80	; 0x50
 800143c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143e:	f107 031c 	add.w	r3, r7, #28
 8001442:	2234      	movs	r2, #52	; 0x34
 8001444:	2100      	movs	r1, #0
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fcf6 	bl	8004e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	4b2a      	ldr	r3, [pc, #168]	; (800150c <SystemClock_Config+0xd4>)
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	4a29      	ldr	r2, [pc, #164]	; (800150c <SystemClock_Config+0xd4>)
 8001466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800146a:	6413      	str	r3, [r2, #64]	; 0x40
 800146c:	4b27      	ldr	r3, [pc, #156]	; (800150c <SystemClock_Config+0xd4>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001478:	2300      	movs	r3, #0
 800147a:	603b      	str	r3, [r7, #0]
 800147c:	4b24      	ldr	r3, [pc, #144]	; (8001510 <SystemClock_Config+0xd8>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001484:	4a22      	ldr	r2, [pc, #136]	; (8001510 <SystemClock_Config+0xd8>)
 8001486:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4b20      	ldr	r3, [pc, #128]	; (8001510 <SystemClock_Config+0xd8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001494:	603b      	str	r3, [r7, #0]
 8001496:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001498:	2302      	movs	r3, #2
 800149a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149c:	2301      	movs	r3, #1
 800149e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a0:	2310      	movs	r3, #16
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a4:	2302      	movs	r3, #2
 80014a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014a8:	2300      	movs	r3, #0
 80014aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80014ac:	2310      	movs	r3, #16
 80014ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80014b6:	2304      	movs	r3, #4
 80014b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014be:	2302      	movs	r3, #2
 80014c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c2:	f107 031c 	add.w	r3, r7, #28
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 f9aa 	bl	8003820 <HAL_RCC_OscConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014d2:	f000 f933 	bl	800173c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d6:	230f      	movs	r3, #15
 80014d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014da:	2302      	movs	r3, #2
 80014dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014ec:	f107 0308 	add.w	r3, r7, #8
 80014f0:	2102      	movs	r1, #2
 80014f2:	4618      	mov	r0, r3
 80014f4:	f001 fe4a 	bl	800318c <HAL_RCC_ClockConfig>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014fe:	f000 f91d 	bl	800173c <Error_Handler>
  }
}
 8001502:	bf00      	nop
 8001504:	3750      	adds	r7, #80	; 0x50
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40007000 	.word	0x40007000

08001514 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <MX_I2C1_Init+0x50>)
 800151a:	4a13      	ldr	r2, [pc, #76]	; (8001568 <MX_I2C1_Init+0x54>)
 800151c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <MX_I2C1_Init+0x50>)
 8001520:	4a12      	ldr	r2, [pc, #72]	; (800156c <MX_I2C1_Init+0x58>)
 8001522:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <MX_I2C1_Init+0x50>)
 8001532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001536:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001538:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <MX_I2C1_Init+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <MX_I2C1_Init+0x50>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <MX_I2C1_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <MX_I2C1_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	; (8001564 <MX_I2C1_Init+0x50>)
 8001552:	f000 fe5b 	bl	800220c <HAL_I2C_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800155c:	f000 f8ee 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	200001f8 	.word	0x200001f8
 8001568:	40005400 	.word	0x40005400
 800156c:	000186a0 	.word	0x000186a0

08001570 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001576:	f107 0308 	add.w	r3, r7, #8
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001584:	463b      	mov	r3, r7
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800158c:	4b1d      	ldr	r3, [pc, #116]	; (8001604 <MX_TIM3_Init+0x94>)
 800158e:	4a1e      	ldr	r2, [pc, #120]	; (8001608 <MX_TIM3_Init+0x98>)
 8001590:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <MX_TIM3_Init+0x94>)
 8001594:	229f      	movs	r2, #159	; 0x9f
 8001596:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001598:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <MX_TIM3_Init+0x94>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <MX_TIM3_Init+0x94>)
 80015a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <MX_TIM3_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <MX_TIM3_Init+0x94>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015b2:	4814      	ldr	r0, [pc, #80]	; (8001604 <MX_TIM3_Init+0x94>)
 80015b4:	f002 fbd2 	bl	8003d5c <HAL_TIM_Base_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80015be:	f000 f8bd 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015c8:	f107 0308 	add.w	r3, r7, #8
 80015cc:	4619      	mov	r1, r3
 80015ce:	480d      	ldr	r0, [pc, #52]	; (8001604 <MX_TIM3_Init+0x94>)
 80015d0:	f002 fd8c 	bl	80040ec <HAL_TIM_ConfigClockSource>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80015da:	f000 f8af 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015de:	2300      	movs	r3, #0
 80015e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015e6:	463b      	mov	r3, r7
 80015e8:	4619      	mov	r1, r3
 80015ea:	4806      	ldr	r0, [pc, #24]	; (8001604 <MX_TIM3_Init+0x94>)
 80015ec:	f002 ffa8 	bl	8004540 <HAL_TIMEx_MasterConfigSynchronization>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80015f6:	f000 f8a1 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015fa:	bf00      	nop
 80015fc:	3718      	adds	r7, #24
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000024c 	.word	0x2000024c
 8001608:	40000400 	.word	0x40000400

0800160c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001610:	4b11      	ldr	r3, [pc, #68]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001612:	4a12      	ldr	r2, [pc, #72]	; (800165c <MX_USART2_UART_Init+0x50>)
 8001614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001616:	4b10      	ldr	r3, [pc, #64]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001618:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800161c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800162a:	4b0b      	ldr	r3, [pc, #44]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001632:	220c      	movs	r2, #12
 8001634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001636:	4b08      	ldr	r3, [pc, #32]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800163c:	4b06      	ldr	r3, [pc, #24]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001642:	4805      	ldr	r0, [pc, #20]	; (8001658 <MX_USART2_UART_Init+0x4c>)
 8001644:	f003 f80c 	bl	8004660 <HAL_UART_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800164e:	f000 f875 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000294 	.word	0x20000294
 800165c:	40004400 	.word	0x40004400

08001660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	; 0x28
 8001664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	60da      	str	r2, [r3, #12]
 8001674:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <MX_GPIO_Init+0xd0>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	4a2c      	ldr	r2, [pc, #176]	; (8001730 <MX_GPIO_Init+0xd0>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	6313      	str	r3, [r2, #48]	; 0x30
 8001686:	4b2a      	ldr	r3, [pc, #168]	; (8001730 <MX_GPIO_Init+0xd0>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	f003 0304 	and.w	r3, r3, #4
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	4b26      	ldr	r3, [pc, #152]	; (8001730 <MX_GPIO_Init+0xd0>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a25      	ldr	r2, [pc, #148]	; (8001730 <MX_GPIO_Init+0xd0>)
 800169c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b23      	ldr	r3, [pc, #140]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	4a1e      	ldr	r2, [pc, #120]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6313      	str	r3, [r2, #48]	; 0x30
 80016be:	4b1c      	ldr	r3, [pc, #112]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	4b18      	ldr	r3, [pc, #96]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	4a17      	ldr	r2, [pc, #92]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	6313      	str	r3, [r2, #48]	; 0x30
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <MX_GPIO_Init+0xd0>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2120      	movs	r1, #32
 80016ea:	4812      	ldr	r0, [pc, #72]	; (8001734 <MX_GPIO_Init+0xd4>)
 80016ec:	f000 fd5a 	bl	80021a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016f6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80016fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4619      	mov	r1, r3
 8001706:	480c      	ldr	r0, [pc, #48]	; (8001738 <MX_GPIO_Init+0xd8>)
 8001708:	f000 fbb8 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800170c:	2320      	movs	r3, #32
 800170e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	2301      	movs	r3, #1
 8001712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	4804      	ldr	r0, [pc, #16]	; (8001734 <MX_GPIO_Init+0xd4>)
 8001724:	f000 fbaa 	bl	8001e7c <HAL_GPIO_Init>

}
 8001728:	bf00      	nop
 800172a:	3728      	adds	r7, #40	; 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800
 8001734:	40020000 	.word	0x40020000
 8001738:	40020800 	.word	0x40020800

0800173c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001740:	b672      	cpsid	i
}
 8001742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001744:	e7fe      	b.n	8001744 <Error_Handler+0x8>
	...

08001748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <HAL_MspInit+0x4c>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	4a0f      	ldr	r2, [pc, #60]	; (8001794 <HAL_MspInit+0x4c>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800175c:	6453      	str	r3, [r2, #68]	; 0x44
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_MspInit+0x4c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <HAL_MspInit+0x4c>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	4a08      	ldr	r2, [pc, #32]	; (8001794 <HAL_MspInit+0x4c>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001778:	6413      	str	r3, [r2, #64]	; 0x40
 800177a:	4b06      	ldr	r3, [pc, #24]	; (8001794 <HAL_MspInit+0x4c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001786:	2007      	movs	r0, #7
 8001788:	f000 fb36 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40023800 	.word	0x40023800

08001798 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a19      	ldr	r2, [pc, #100]	; (800181c <HAL_I2C_MspInit+0x84>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d12c      	bne.n	8001814 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b18      	ldr	r3, [pc, #96]	; (8001820 <HAL_I2C_MspInit+0x88>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a17      	ldr	r2, [pc, #92]	; (8001820 <HAL_I2C_MspInit+0x88>)
 80017c4:	f043 0302 	orr.w	r3, r3, #2
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b15      	ldr	r3, [pc, #84]	; (8001820 <HAL_I2C_MspInit+0x88>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017dc:	2312      	movs	r3, #18
 80017de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e4:	2303      	movs	r3, #3
 80017e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017e8:	2304      	movs	r3, #4
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4619      	mov	r1, r3
 80017f2:	480c      	ldr	r0, [pc, #48]	; (8001824 <HAL_I2C_MspInit+0x8c>)
 80017f4:	f000 fb42 	bl	8001e7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017f8:	2300      	movs	r3, #0
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <HAL_I2C_MspInit+0x88>)
 80017fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001800:	4a07      	ldr	r2, [pc, #28]	; (8001820 <HAL_I2C_MspInit+0x88>)
 8001802:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001806:	6413      	str	r3, [r2, #64]	; 0x40
 8001808:	4b05      	ldr	r3, [pc, #20]	; (8001820 <HAL_I2C_MspInit+0x88>)
 800180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001814:	bf00      	nop
 8001816:	3728      	adds	r7, #40	; 0x28
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40005400 	.word	0x40005400
 8001820:	40023800 	.word	0x40023800
 8001824:	40020400 	.word	0x40020400

08001828 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <HAL_TIM_Base_MspInit+0x48>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d115      	bne.n	8001866 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <HAL_TIM_Base_MspInit+0x4c>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a0c      	ldr	r2, [pc, #48]	; (8001874 <HAL_TIM_Base_MspInit+0x4c>)
 8001844:	f043 0302 	orr.w	r3, r3, #2
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_TIM_Base_MspInit+0x4c>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	201d      	movs	r0, #29
 800185c:	f000 fad7 	bl	8001e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001860:	201d      	movs	r0, #29
 8001862:	f000 faf0 	bl	8001e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001866:	bf00      	nop
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40000400 	.word	0x40000400
 8001874:	40023800 	.word	0x40023800

08001878 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	; 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a19      	ldr	r2, [pc, #100]	; (80018fc <HAL_UART_MspInit+0x84>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d12b      	bne.n	80018f2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	4b18      	ldr	r3, [pc, #96]	; (8001900 <HAL_UART_MspInit+0x88>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	4a17      	ldr	r2, [pc, #92]	; (8001900 <HAL_UART_MspInit+0x88>)
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a8:	6413      	str	r3, [r2, #64]	; 0x40
 80018aa:	4b15      	ldr	r3, [pc, #84]	; (8001900 <HAL_UART_MspInit+0x88>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <HAL_UART_MspInit+0x88>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a10      	ldr	r2, [pc, #64]	; (8001900 <HAL_UART_MspInit+0x88>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <HAL_UART_MspInit+0x88>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018d2:	230c      	movs	r3, #12
 80018d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d6:	2302      	movs	r3, #2
 80018d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018de:	2303      	movs	r3, #3
 80018e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018e2:	2307      	movs	r3, #7
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	4805      	ldr	r0, [pc, #20]	; (8001904 <HAL_UART_MspInit+0x8c>)
 80018ee:	f000 fac5 	bl	8001e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3728      	adds	r7, #40	; 0x28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40004400 	.word	0x40004400
 8001900:	40023800 	.word	0x40023800
 8001904:	40020000 	.word	0x40020000

08001908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800190c:	e7fe      	b.n	800190c <NMI_Handler+0x4>

0800190e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001912:	e7fe      	b.n	8001912 <HardFault_Handler+0x4>

08001914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001918:	e7fe      	b.n	8001918 <MemManage_Handler+0x4>

0800191a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800191e:	e7fe      	b.n	800191e <BusFault_Handler+0x4>

08001920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <UsageFault_Handler+0x4>

08001926 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001954:	f000 f960 	bl	8001c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001960:	4802      	ldr	r0, [pc, #8]	; (800196c <TIM3_IRQHandler+0x10>)
 8001962:	f002 fabb 	bl	8003edc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	2000024c 	.word	0x2000024c

08001970 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
	return 1;
 8001974:	2301      	movs	r3, #1
}
 8001976:	4618      	mov	r0, r3
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <_kill>:

int _kill(int pid, int sig)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800198a:	f003 fa2b 	bl	8004de4 <__errno>
 800198e:	4603      	mov	r3, r0
 8001990:	2216      	movs	r2, #22
 8001992:	601a      	str	r2, [r3, #0]
	return -1;
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <_exit>:

void _exit (int status)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019a8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff ffe7 	bl	8001980 <_kill>
	while (1) {}		/* Make sure we hang here */
 80019b2:	e7fe      	b.n	80019b2 <_exit+0x12>

080019b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	e00a      	b.n	80019dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019c6:	f3af 8000 	nop.w
 80019ca:	4601      	mov	r1, r0
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	60ba      	str	r2, [r7, #8]
 80019d2:	b2ca      	uxtb	r2, r1
 80019d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	3301      	adds	r3, #1
 80019da:	617b      	str	r3, [r7, #20]
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	dbf0      	blt.n	80019c6 <_read+0x12>
	}

return len;
 80019e4:	687b      	ldr	r3, [r7, #4]
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3718      	adds	r7, #24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b086      	sub	sp, #24
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	e009      	b.n	8001a14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	1c5a      	adds	r2, r3, #1
 8001a04:	60ba      	str	r2, [r7, #8]
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	3301      	adds	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	dbf1      	blt.n	8001a00 <_write+0x12>
	}
	return len;
 8001a1c:	687b      	ldr	r3, [r7, #4]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_close>:

int _close(int file)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
	return -1;
 8001a2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a4e:	605a      	str	r2, [r3, #4]
	return 0;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <_isatty>:

int _isatty(int file)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
	return 1;
 8001a66:	2301      	movs	r3, #1
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
	return 0;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a98:	4a14      	ldr	r2, [pc, #80]	; (8001aec <_sbrk+0x5c>)
 8001a9a:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <_sbrk+0x60>)
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa4:	4b13      	ldr	r3, [pc, #76]	; (8001af4 <_sbrk+0x64>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d102      	bne.n	8001ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <_sbrk+0x64>)
 8001aae:	4a12      	ldr	r2, [pc, #72]	; (8001af8 <_sbrk+0x68>)
 8001ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ab2:	4b10      	ldr	r3, [pc, #64]	; (8001af4 <_sbrk+0x64>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4413      	add	r3, r2
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d207      	bcs.n	8001ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac0:	f003 f990 	bl	8004de4 <__errno>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	220c      	movs	r2, #12
 8001ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ace:	e009      	b.n	8001ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad0:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <_sbrk+0x64>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ad6:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <_sbrk+0x64>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	4a05      	ldr	r2, [pc, #20]	; (8001af4 <_sbrk+0x64>)
 8001ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20020000 	.word	0x20020000
 8001af0:	00000400 	.word	0x00000400
 8001af4:	20001040 	.word	0x20001040
 8001af8:	20001058 	.word	0x20001058

08001afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <SystemInit+0x20>)
 8001b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <SystemInit+0x20>)
 8001b08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b24:	480d      	ldr	r0, [pc, #52]	; (8001b5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b26:	490e      	ldr	r1, [pc, #56]	; (8001b60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b28:	4a0e      	ldr	r2, [pc, #56]	; (8001b64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b2c:	e002      	b.n	8001b34 <LoopCopyDataInit>

08001b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b32:	3304      	adds	r3, #4

08001b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b38:	d3f9      	bcc.n	8001b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3a:	4a0b      	ldr	r2, [pc, #44]	; (8001b68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b3c:	4c0b      	ldr	r4, [pc, #44]	; (8001b6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b40:	e001      	b.n	8001b46 <LoopFillZerobss>

08001b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b44:	3204      	adds	r2, #4

08001b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b48:	d3fb      	bcc.n	8001b42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b4a:	f7ff ffd7 	bl	8001afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b4e:	f003 f94f 	bl	8004df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b52:	f7ff fc5b 	bl	800140c <main>
  bx  lr    
 8001b56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b60:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001b64:	08008f50 	.word	0x08008f50
  ldr r2, =_sbss
 8001b68:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001b6c:	20001058 	.word	0x20001058

08001b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b70:	e7fe      	b.n	8001b70 <ADC_IRQHandler>
	...

08001b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_Init+0x40>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0d      	ldr	r2, [pc, #52]	; (8001bb4 <HAL_Init+0x40>)
 8001b7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <HAL_Init+0x40>)
 8001b8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a07      	ldr	r2, [pc, #28]	; (8001bb4 <HAL_Init+0x40>)
 8001b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 f92b 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f000 f808 	bl	8001bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba8:	f7ff fdce 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023c00 	.word	0x40023c00

08001bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_InitTick+0x54>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_InitTick+0x58>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f943 	bl	8001e62 <HAL_SYSTICK_Config>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00e      	b.n	8001c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b0f      	cmp	r3, #15
 8001bea:	d80a      	bhi.n	8001c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bec:	2200      	movs	r2, #0
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f000 f90b 	bl	8001e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_InitTick+0x5c>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000000 	.word	0x20000000
 8001c10:	20000008 	.word	0x20000008
 8001c14:	20000004 	.word	0x20000004

08001c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_IncTick+0x20>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x24>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a04      	ldr	r2, [pc, #16]	; (8001c3c <HAL_IncTick+0x24>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	20001044 	.word	0x20001044

08001c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return uwTick;
 8001c44:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <HAL_GetTick+0x14>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20001044 	.word	0x20001044

08001c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c74:	4013      	ands	r3, r2
 8001c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8a:	4a04      	ldr	r2, [pc, #16]	; (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	60d3      	str	r3, [r2, #12]
}
 8001c90:	bf00      	nop
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca4:	4b04      	ldr	r3, [pc, #16]	; (8001cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	0a1b      	lsrs	r3, r3, #8
 8001caa:	f003 0307 	and.w	r3, r3, #7
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	db0b      	blt.n	8001ce6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	f003 021f 	and.w	r2, r3, #31
 8001cd4:	4907      	ldr	r1, [pc, #28]	; (8001cf4 <__NVIC_EnableIRQ+0x38>)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	095b      	lsrs	r3, r3, #5
 8001cdc:	2001      	movs	r0, #1
 8001cde:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000e100 	.word	0xe000e100

08001cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	db0a      	blt.n	8001d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	490c      	ldr	r1, [pc, #48]	; (8001d44 <__NVIC_SetPriority+0x4c>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d20:	e00a      	b.n	8001d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4908      	ldr	r1, [pc, #32]	; (8001d48 <__NVIC_SetPriority+0x50>)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	3b04      	subs	r3, #4
 8001d30:	0112      	lsls	r2, r2, #4
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	761a      	strb	r2, [r3, #24]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000e100 	.word	0xe000e100
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	; 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f1c3 0307 	rsb	r3, r3, #7
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf28      	it	cs
 8001d6a:	2304      	movcs	r3, #4
 8001d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3304      	adds	r3, #4
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	d902      	bls.n	8001d7c <NVIC_EncodePriority+0x30>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3b03      	subs	r3, #3
 8001d7a:	e000      	b.n	8001d7e <NVIC_EncodePriority+0x32>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	f04f 32ff 	mov.w	r2, #4294967295
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d94:	f04f 31ff 	mov.w	r1, #4294967295
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43d9      	mvns	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	4313      	orrs	r3, r2
         );
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3724      	adds	r7, #36	; 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dc4:	d301      	bcc.n	8001dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00f      	b.n	8001dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dca:	4a0a      	ldr	r2, [pc, #40]	; (8001df4 <SysTick_Config+0x40>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd2:	210f      	movs	r1, #15
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f7ff ff8e 	bl	8001cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ddc:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <SysTick_Config+0x40>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de2:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <SysTick_Config+0x40>)
 8001de4:	2207      	movs	r2, #7
 8001de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	e000e010 	.word	0xe000e010

08001df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ff29 	bl	8001c58 <__NVIC_SetPriorityGrouping>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e20:	f7ff ff3e 	bl	8001ca0 <__NVIC_GetPriorityGrouping>
 8001e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f7ff ff8e 	bl	8001d4c <NVIC_EncodePriority>
 8001e30:	4602      	mov	r2, r0
 8001e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff5d 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001e3e:	bf00      	nop
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff31 	bl	8001cbc <__NVIC_EnableIRQ>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ffa2 	bl	8001db4 <SysTick_Config>
 8001e70:	4603      	mov	r3, r0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b089      	sub	sp, #36	; 0x24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	e165      	b.n	8002164 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e98:	2201      	movs	r2, #1
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	f040 8154 	bne.w	800215e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d005      	beq.n	8001ece <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d130      	bne.n	8001f30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	2203      	movs	r2, #3
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f04:	2201      	movs	r2, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	091b      	lsrs	r3, r3, #4
 8001f1a:	f003 0201 	and.w	r2, r3, #1
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 0303 	and.w	r3, r3, #3
 8001f38:	2b03      	cmp	r3, #3
 8001f3a:	d017      	beq.n	8001f6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	2203      	movs	r2, #3
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 0303 	and.w	r3, r3, #3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d123      	bne.n	8001fc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	08da      	lsrs	r2, r3, #3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3208      	adds	r2, #8
 8001f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	220f      	movs	r2, #15
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	691a      	ldr	r2, [r3, #16]
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	08da      	lsrs	r2, r3, #3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3208      	adds	r2, #8
 8001fba:	69b9      	ldr	r1, [r7, #24]
 8001fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	2203      	movs	r2, #3
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0203 	and.w	r2, r3, #3
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 80ae 	beq.w	800215e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	4b5d      	ldr	r3, [pc, #372]	; (800217c <HAL_GPIO_Init+0x300>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	4a5c      	ldr	r2, [pc, #368]	; (800217c <HAL_GPIO_Init+0x300>)
 800200c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002010:	6453      	str	r3, [r2, #68]	; 0x44
 8002012:	4b5a      	ldr	r3, [pc, #360]	; (800217c <HAL_GPIO_Init+0x300>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800201e:	4a58      	ldr	r2, [pc, #352]	; (8002180 <HAL_GPIO_Init+0x304>)
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	089b      	lsrs	r3, r3, #2
 8002024:	3302      	adds	r3, #2
 8002026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	220f      	movs	r2, #15
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43db      	mvns	r3, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4013      	ands	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4f      	ldr	r2, [pc, #316]	; (8002184 <HAL_GPIO_Init+0x308>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d025      	beq.n	8002096 <HAL_GPIO_Init+0x21a>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a4e      	ldr	r2, [pc, #312]	; (8002188 <HAL_GPIO_Init+0x30c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d01f      	beq.n	8002092 <HAL_GPIO_Init+0x216>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4d      	ldr	r2, [pc, #308]	; (800218c <HAL_GPIO_Init+0x310>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d019      	beq.n	800208e <HAL_GPIO_Init+0x212>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a4c      	ldr	r2, [pc, #304]	; (8002190 <HAL_GPIO_Init+0x314>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d013      	beq.n	800208a <HAL_GPIO_Init+0x20e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a4b      	ldr	r2, [pc, #300]	; (8002194 <HAL_GPIO_Init+0x318>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d00d      	beq.n	8002086 <HAL_GPIO_Init+0x20a>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a4a      	ldr	r2, [pc, #296]	; (8002198 <HAL_GPIO_Init+0x31c>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d007      	beq.n	8002082 <HAL_GPIO_Init+0x206>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a49      	ldr	r2, [pc, #292]	; (800219c <HAL_GPIO_Init+0x320>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d101      	bne.n	800207e <HAL_GPIO_Init+0x202>
 800207a:	2306      	movs	r3, #6
 800207c:	e00c      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 800207e:	2307      	movs	r3, #7
 8002080:	e00a      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 8002082:	2305      	movs	r3, #5
 8002084:	e008      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 8002086:	2304      	movs	r3, #4
 8002088:	e006      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 800208a:	2303      	movs	r3, #3
 800208c:	e004      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 800208e:	2302      	movs	r3, #2
 8002090:	e002      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 8002092:	2301      	movs	r3, #1
 8002094:	e000      	b.n	8002098 <HAL_GPIO_Init+0x21c>
 8002096:	2300      	movs	r3, #0
 8002098:	69fa      	ldr	r2, [r7, #28]
 800209a:	f002 0203 	and.w	r2, r2, #3
 800209e:	0092      	lsls	r2, r2, #2
 80020a0:	4093      	lsls	r3, r2
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020a8:	4935      	ldr	r1, [pc, #212]	; (8002180 <HAL_GPIO_Init+0x304>)
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	3302      	adds	r3, #2
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b6:	4b3a      	ldr	r3, [pc, #232]	; (80021a0 <HAL_GPIO_Init+0x324>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020da:	4a31      	ldr	r2, [pc, #196]	; (80021a0 <HAL_GPIO_Init+0x324>)
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020e0:	4b2f      	ldr	r3, [pc, #188]	; (80021a0 <HAL_GPIO_Init+0x324>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4013      	ands	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002104:	4a26      	ldr	r2, [pc, #152]	; (80021a0 <HAL_GPIO_Init+0x324>)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800210a:	4b25      	ldr	r3, [pc, #148]	; (80021a0 <HAL_GPIO_Init+0x324>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	43db      	mvns	r3, r3
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4013      	ands	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800212e:	4a1c      	ldr	r2, [pc, #112]	; (80021a0 <HAL_GPIO_Init+0x324>)
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002134:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <HAL_GPIO_Init+0x324>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d003      	beq.n	8002158 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002158:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <HAL_GPIO_Init+0x324>)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3301      	adds	r3, #1
 8002162:	61fb      	str	r3, [r7, #28]
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	2b0f      	cmp	r3, #15
 8002168:	f67f ae96 	bls.w	8001e98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800216c:	bf00      	nop
 800216e:	bf00      	nop
 8002170:	3724      	adds	r7, #36	; 0x24
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40023800 	.word	0x40023800
 8002180:	40013800 	.word	0x40013800
 8002184:	40020000 	.word	0x40020000
 8002188:	40020400 	.word	0x40020400
 800218c:	40020800 	.word	0x40020800
 8002190:	40020c00 	.word	0x40020c00
 8002194:	40021000 	.word	0x40021000
 8002198:	40021400 	.word	0x40021400
 800219c:	40021800 	.word	0x40021800
 80021a0:	40013c00 	.word	0x40013c00

080021a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	807b      	strh	r3, [r7, #2]
 80021b0:	4613      	mov	r3, r2
 80021b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021b4:	787b      	ldrb	r3, [r7, #1]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d003      	beq.n	80021c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ba:	887a      	ldrh	r2, [r7, #2]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021c0:	e003      	b.n	80021ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021c2:	887b      	ldrh	r3, [r7, #2]
 80021c4:	041a      	lsls	r2, r3, #16
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	619a      	str	r2, [r3, #24]
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b085      	sub	sp, #20
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	460b      	mov	r3, r1
 80021e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021e8:	887a      	ldrh	r2, [r7, #2]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4013      	ands	r3, r2
 80021ee:	041a      	lsls	r2, r3, #16
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	43d9      	mvns	r1, r3
 80021f4:	887b      	ldrh	r3, [r7, #2]
 80021f6:	400b      	ands	r3, r1
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	619a      	str	r2, [r3, #24]
}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e12b      	b.n	8002476 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff fab0 	bl	8001798 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	; 0x24
 800223c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800225e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800226e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002270:	f001 f87e 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 8002274:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4a81      	ldr	r2, [pc, #516]	; (8002480 <HAL_I2C_Init+0x274>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d807      	bhi.n	8002290 <HAL_I2C_Init+0x84>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4a80      	ldr	r2, [pc, #512]	; (8002484 <HAL_I2C_Init+0x278>)
 8002284:	4293      	cmp	r3, r2
 8002286:	bf94      	ite	ls
 8002288:	2301      	movls	r3, #1
 800228a:	2300      	movhi	r3, #0
 800228c:	b2db      	uxtb	r3, r3
 800228e:	e006      	b.n	800229e <HAL_I2C_Init+0x92>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4a7d      	ldr	r2, [pc, #500]	; (8002488 <HAL_I2C_Init+0x27c>)
 8002294:	4293      	cmp	r3, r2
 8002296:	bf94      	ite	ls
 8002298:	2301      	movls	r3, #1
 800229a:	2300      	movhi	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e0e7      	b.n	8002476 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	4a78      	ldr	r2, [pc, #480]	; (800248c <HAL_I2C_Init+0x280>)
 80022aa:	fba2 2303 	umull	r2, r3, r2, r3
 80022ae:	0c9b      	lsrs	r3, r3, #18
 80022b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a6a      	ldr	r2, [pc, #424]	; (8002480 <HAL_I2C_Init+0x274>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d802      	bhi.n	80022e0 <HAL_I2C_Init+0xd4>
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	3301      	adds	r3, #1
 80022de:	e009      	b.n	80022f4 <HAL_I2C_Init+0xe8>
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80022e6:	fb02 f303 	mul.w	r3, r2, r3
 80022ea:	4a69      	ldr	r2, [pc, #420]	; (8002490 <HAL_I2C_Init+0x284>)
 80022ec:	fba2 2303 	umull	r2, r3, r2, r3
 80022f0:	099b      	lsrs	r3, r3, #6
 80022f2:	3301      	adds	r3, #1
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	430b      	orrs	r3, r1
 80022fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002306:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	495c      	ldr	r1, [pc, #368]	; (8002480 <HAL_I2C_Init+0x274>)
 8002310:	428b      	cmp	r3, r1
 8002312:	d819      	bhi.n	8002348 <HAL_I2C_Init+0x13c>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1e59      	subs	r1, r3, #1
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002322:	1c59      	adds	r1, r3, #1
 8002324:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002328:	400b      	ands	r3, r1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00a      	beq.n	8002344 <HAL_I2C_Init+0x138>
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1e59      	subs	r1, r3, #1
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	fbb1 f3f3 	udiv	r3, r1, r3
 800233c:	3301      	adds	r3, #1
 800233e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002342:	e051      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 8002344:	2304      	movs	r3, #4
 8002346:	e04f      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d111      	bne.n	8002374 <HAL_I2C_Init+0x168>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	1e58      	subs	r0, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6859      	ldr	r1, [r3, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	440b      	add	r3, r1
 800235e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002362:	3301      	adds	r3, #1
 8002364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002368:	2b00      	cmp	r3, #0
 800236a:	bf0c      	ite	eq
 800236c:	2301      	moveq	r3, #1
 800236e:	2300      	movne	r3, #0
 8002370:	b2db      	uxtb	r3, r3
 8002372:	e012      	b.n	800239a <HAL_I2C_Init+0x18e>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	1e58      	subs	r0, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6859      	ldr	r1, [r3, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	0099      	lsls	r1, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	fbb0 f3f3 	udiv	r3, r0, r3
 800238a:	3301      	adds	r3, #1
 800238c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002390:	2b00      	cmp	r3, #0
 8002392:	bf0c      	ite	eq
 8002394:	2301      	moveq	r3, #1
 8002396:	2300      	movne	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_I2C_Init+0x196>
 800239e:	2301      	movs	r3, #1
 80023a0:	e022      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10e      	bne.n	80023c8 <HAL_I2C_Init+0x1bc>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	1e58      	subs	r0, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6859      	ldr	r1, [r3, #4]
 80023b2:	460b      	mov	r3, r1
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	440b      	add	r3, r1
 80023b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80023bc:	3301      	adds	r3, #1
 80023be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023c6:	e00f      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1e58      	subs	r0, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6859      	ldr	r1, [r3, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	0099      	lsls	r1, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	fbb0 f3f3 	udiv	r3, r0, r3
 80023de:	3301      	adds	r3, #1
 80023e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	6809      	ldr	r1, [r1, #0]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69da      	ldr	r2, [r3, #28]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a1b      	ldr	r3, [r3, #32]
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002416:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6911      	ldr	r1, [r2, #16]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68d2      	ldr	r2, [r2, #12]
 8002422:	4311      	orrs	r1, r2
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6812      	ldr	r2, [r2, #0]
 8002428:	430b      	orrs	r3, r1
 800242a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695a      	ldr	r2, [r3, #20]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2220      	movs	r2, #32
 8002462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	000186a0 	.word	0x000186a0
 8002484:	001e847f 	.word	0x001e847f
 8002488:	003d08ff 	.word	0x003d08ff
 800248c:	431bde83 	.word	0x431bde83
 8002490:	10624dd3 	.word	0x10624dd3

08002494 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	4608      	mov	r0, r1
 800249e:	4611      	mov	r1, r2
 80024a0:	461a      	mov	r2, r3
 80024a2:	4603      	mov	r3, r0
 80024a4:	817b      	strh	r3, [r7, #10]
 80024a6:	460b      	mov	r3, r1
 80024a8:	813b      	strh	r3, [r7, #8]
 80024aa:	4613      	mov	r3, r2
 80024ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024ae:	f7ff fbc7 	bl	8001c40 <HAL_GetTick>
 80024b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b20      	cmp	r3, #32
 80024be:	f040 80d9 	bne.w	8002674 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	2319      	movs	r3, #25
 80024c8:	2201      	movs	r2, #1
 80024ca:	496d      	ldr	r1, [pc, #436]	; (8002680 <HAL_I2C_Mem_Write+0x1ec>)
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f000 fc7f 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80024d8:	2302      	movs	r3, #2
 80024da:	e0cc      	b.n	8002676 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d101      	bne.n	80024ea <HAL_I2C_Mem_Write+0x56>
 80024e6:	2302      	movs	r3, #2
 80024e8:	e0c5      	b.n	8002676 <HAL_I2C_Mem_Write+0x1e2>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d007      	beq.n	8002510 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0201 	orr.w	r2, r2, #1
 800250e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800251e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2221      	movs	r2, #33	; 0x21
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2240      	movs	r2, #64	; 0x40
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6a3a      	ldr	r2, [r7, #32]
 800253a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002540:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4a4d      	ldr	r2, [pc, #308]	; (8002684 <HAL_I2C_Mem_Write+0x1f0>)
 8002550:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002552:	88f8      	ldrh	r0, [r7, #6]
 8002554:	893a      	ldrh	r2, [r7, #8]
 8002556:	8979      	ldrh	r1, [r7, #10]
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	4603      	mov	r3, r0
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 fab6 	bl	8002ad4 <I2C_RequestMemoryWrite>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d052      	beq.n	8002614 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e081      	b.n	8002676 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 fd00 	bl	8002f7c <I2C_WaitOnTXEFlagUntilTimeout>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00d      	beq.n	800259e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	2b04      	cmp	r3, #4
 8002588:	d107      	bne.n	800259a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002598:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e06b      	b.n	8002676 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a2:	781a      	ldrb	r2, [r3, #0]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b8:	3b01      	subs	r3, #1
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	3b01      	subs	r3, #1
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d11b      	bne.n	8002614 <HAL_I2C_Mem_Write+0x180>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d017      	beq.n	8002614 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	781a      	ldrb	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fe:	3b01      	subs	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800260a:	b29b      	uxth	r3, r3
 800260c:	3b01      	subs	r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1aa      	bne.n	8002572 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fcec 	bl	8002ffe <I2C_WaitOnBTFFlagUntilTimeout>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00d      	beq.n	8002648 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	2b04      	cmp	r3, #4
 8002632:	d107      	bne.n	8002644 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002642:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e016      	b.n	8002676 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002670:	2300      	movs	r3, #0
 8002672:	e000      	b.n	8002676 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002674:	2302      	movs	r3, #2
  }
}
 8002676:	4618      	mov	r0, r3
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	00100002 	.word	0x00100002
 8002684:	ffff0000 	.word	0xffff0000

08002688 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08c      	sub	sp, #48	; 0x30
 800268c:	af02      	add	r7, sp, #8
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	4608      	mov	r0, r1
 8002692:	4611      	mov	r1, r2
 8002694:	461a      	mov	r2, r3
 8002696:	4603      	mov	r3, r0
 8002698:	817b      	strh	r3, [r7, #10]
 800269a:	460b      	mov	r3, r1
 800269c:	813b      	strh	r3, [r7, #8]
 800269e:	4613      	mov	r3, r2
 80026a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026a2:	f7ff facd 	bl	8001c40 <HAL_GetTick>
 80026a6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b20      	cmp	r3, #32
 80026b2:	f040 8208 	bne.w	8002ac6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	2319      	movs	r3, #25
 80026bc:	2201      	movs	r2, #1
 80026be:	497b      	ldr	r1, [pc, #492]	; (80028ac <HAL_I2C_Mem_Read+0x224>)
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f000 fb85 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80026cc:	2302      	movs	r3, #2
 80026ce:	e1fb      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d101      	bne.n	80026de <HAL_I2C_Mem_Read+0x56>
 80026da:	2302      	movs	r3, #2
 80026dc:	e1f4      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d007      	beq.n	8002704 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002712:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2222      	movs	r2, #34	; 0x22
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2240      	movs	r2, #64	; 0x40
 8002720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800272e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002734:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4a5b      	ldr	r2, [pc, #364]	; (80028b0 <HAL_I2C_Mem_Read+0x228>)
 8002744:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002746:	88f8      	ldrh	r0, [r7, #6]
 8002748:	893a      	ldrh	r2, [r7, #8]
 800274a:	8979      	ldrh	r1, [r7, #10]
 800274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274e:	9301      	str	r3, [sp, #4]
 8002750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	4603      	mov	r3, r0
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 fa52 	bl	8002c00 <I2C_RequestMemoryRead>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e1b0      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276a:	2b00      	cmp	r3, #0
 800276c:	d113      	bne.n	8002796 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800276e:	2300      	movs	r3, #0
 8002770:	623b      	str	r3, [r7, #32]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	623b      	str	r3, [r7, #32]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	623b      	str	r3, [r7, #32]
 8002782:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	e184      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279a:	2b01      	cmp	r3, #1
 800279c:	d11b      	bne.n	80027d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	61fb      	str	r3, [r7, #28]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	61fb      	str	r3, [r7, #28]
 80027c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	e164      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d11b      	bne.n	8002816 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027fe:	2300      	movs	r3, #0
 8002800:	61bb      	str	r3, [r7, #24]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	61bb      	str	r3, [r7, #24]
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	e144      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	695b      	ldr	r3, [r3, #20]
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800282c:	e138      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002832:	2b03      	cmp	r3, #3
 8002834:	f200 80f1 	bhi.w	8002a1a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283c:	2b01      	cmp	r3, #1
 800283e:	d123      	bne.n	8002888 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002842:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 fc1b 	bl	8003080 <I2C_WaitOnRXNEFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e139      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002870:	3b01      	subs	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800287c:	b29b      	uxth	r3, r3
 800287e:	3b01      	subs	r3, #1
 8002880:	b29a      	uxth	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002886:	e10b      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288c:	2b02      	cmp	r3, #2
 800288e:	d14e      	bne.n	800292e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002896:	2200      	movs	r2, #0
 8002898:	4906      	ldr	r1, [pc, #24]	; (80028b4 <HAL_I2C_Mem_Read+0x22c>)
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 fa98 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d008      	beq.n	80028b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e10e      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
 80028aa:	bf00      	nop
 80028ac:	00100002 	.word	0x00100002
 80028b0:	ffff0000 	.word	0xffff0000
 80028b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	691a      	ldr	r2, [r3, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	3b01      	subs	r3, #1
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002916:	3b01      	subs	r3, #1
 8002918:	b29a      	uxth	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002922:	b29b      	uxth	r3, r3
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800292c:	e0b8      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002934:	2200      	movs	r2, #0
 8002936:	4966      	ldr	r1, [pc, #408]	; (8002ad0 <HAL_I2C_Mem_Read+0x448>)
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fa49 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0bf      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	691a      	ldr	r2, [r3, #16]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002974:	3b01      	subs	r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002980:	b29b      	uxth	r3, r3
 8002982:	3b01      	subs	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800298a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002990:	2200      	movs	r2, #0
 8002992:	494f      	ldr	r1, [pc, #316]	; (8002ad0 <HAL_I2C_Mem_Read+0x448>)
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 fa1b 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e091      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	1c5a      	adds	r2, r3, #1
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029dc:	b29b      	uxth	r3, r3
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	691a      	ldr	r2, [r3, #16]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	1c5a      	adds	r2, r3, #1
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a18:	e042      	b.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 fb2e 	bl	8003080 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e04c      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d118      	bne.n	8002aa0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a80:	1c5a      	adds	r2, r3, #1
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f47f aec2 	bne.w	800282e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2220      	movs	r2, #32
 8002aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	e000      	b.n	8002ac8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002ac6:	2302      	movs	r3, #2
  }
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3728      	adds	r7, #40	; 0x28
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	00010004 	.word	0x00010004

08002ad4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	4608      	mov	r0, r1
 8002ade:	4611      	mov	r1, r2
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	817b      	strh	r3, [r7, #10]
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	813b      	strh	r3, [r7, #8]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002afc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 f960 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00d      	beq.n	8002b32 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b24:	d103      	bne.n	8002b2e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e05f      	b.n	8002bf2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b32:	897b      	ldrh	r3, [r7, #10]
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	461a      	mov	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b44:	6a3a      	ldr	r2, [r7, #32]
 8002b46:	492d      	ldr	r1, [pc, #180]	; (8002bfc <I2C_RequestMemoryWrite+0x128>)
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f000 f998 	bl	8002e7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e04c      	b.n	8002bf2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	617b      	str	r3, [r7, #20]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	617b      	str	r3, [r7, #20]
 8002b6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b70:	6a39      	ldr	r1, [r7, #32]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 fa02 	bl	8002f7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00d      	beq.n	8002b9a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d107      	bne.n	8002b96 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e02b      	b.n	8002bf2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b9a:	88fb      	ldrh	r3, [r7, #6]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d105      	bne.n	8002bac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ba0:	893b      	ldrh	r3, [r7, #8]
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	611a      	str	r2, [r3, #16]
 8002baa:	e021      	b.n	8002bf0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002bac:	893b      	ldrh	r3, [r7, #8]
 8002bae:	0a1b      	lsrs	r3, r3, #8
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bbc:	6a39      	ldr	r1, [r7, #32]
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 f9dc 	bl	8002f7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00d      	beq.n	8002be6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	d107      	bne.n	8002be2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e005      	b.n	8002bf2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002be6:	893b      	ldrh	r3, [r7, #8]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	00010002 	.word	0x00010002

08002c00 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af02      	add	r7, sp, #8
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	4608      	mov	r0, r1
 8002c0a:	4611      	mov	r1, r2
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4603      	mov	r3, r0
 8002c10:	817b      	strh	r3, [r7, #10]
 8002c12:	460b      	mov	r3, r1
 8002c14:	813b      	strh	r3, [r7, #8]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c28:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f8c2 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00d      	beq.n	8002c6e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c60:	d103      	bne.n	8002c6a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e0aa      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c6e:	897b      	ldrh	r3, [r7, #10]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	6a3a      	ldr	r2, [r7, #32]
 8002c82:	4952      	ldr	r1, [pc, #328]	; (8002dcc <I2C_RequestMemoryRead+0x1cc>)
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 f8fa 	bl	8002e7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e097      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	617b      	str	r3, [r7, #20]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cac:	6a39      	ldr	r1, [r7, #32]
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 f964 	bl	8002f7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00d      	beq.n	8002cd6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d107      	bne.n	8002cd2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e076      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cd6:	88fb      	ldrh	r3, [r7, #6]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d105      	bne.n	8002ce8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cdc:	893b      	ldrh	r3, [r7, #8]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	611a      	str	r2, [r3, #16]
 8002ce6:	e021      	b.n	8002d2c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ce8:	893b      	ldrh	r3, [r7, #8]
 8002cea:	0a1b      	lsrs	r3, r3, #8
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf8:	6a39      	ldr	r1, [r7, #32]
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f93e 	bl	8002f7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00d      	beq.n	8002d22 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d107      	bne.n	8002d1e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e050      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d22:	893b      	ldrh	r3, [r7, #8]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d2e:	6a39      	ldr	r1, [r7, #32]
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 f923 	bl	8002f7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00d      	beq.n	8002d58 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d107      	bne.n	8002d54 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d52:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e035      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d66:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f000 f82b 	bl	8002dd0 <I2C_WaitOnFlagUntilTimeout>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00d      	beq.n	8002d9c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d8e:	d103      	bne.n	8002d98 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e013      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d9c:	897b      	ldrh	r3, [r7, #10]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	f043 0301 	orr.w	r3, r3, #1
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dae:	6a3a      	ldr	r2, [r7, #32]
 8002db0:	4906      	ldr	r1, [pc, #24]	; (8002dcc <I2C_RequestMemoryRead+0x1cc>)
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 f863 	bl	8002e7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3718      	adds	r7, #24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	00010002 	.word	0x00010002

08002dd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	603b      	str	r3, [r7, #0]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002de0:	e025      	b.n	8002e2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de8:	d021      	beq.n	8002e2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dea:	f7fe ff29 	bl	8001c40 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d302      	bcc.n	8002e00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d116      	bne.n	8002e2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	f043 0220 	orr.w	r2, r3, #32
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e023      	b.n	8002e76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	0c1b      	lsrs	r3, r3, #16
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d10d      	bne.n	8002e54 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	43da      	mvns	r2, r3
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	4013      	ands	r3, r2
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	bf0c      	ite	eq
 8002e4a:	2301      	moveq	r3, #1
 8002e4c:	2300      	movne	r3, #0
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	e00c      	b.n	8002e6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	43da      	mvns	r2, r3
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	bf0c      	ite	eq
 8002e66:	2301      	moveq	r3, #1
 8002e68:	2300      	movne	r3, #0
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d0b6      	beq.n	8002de2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b084      	sub	sp, #16
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
 8002e8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e8c:	e051      	b.n	8002f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e9c:	d123      	bne.n	8002ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002eb6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f043 0204 	orr.w	r2, r3, #4
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e046      	b.n	8002f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eec:	d021      	beq.n	8002f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eee:	f7fe fea7 	bl	8001c40 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d302      	bcc.n	8002f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d116      	bne.n	8002f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f043 0220 	orr.w	r2, r3, #32
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e020      	b.n	8002f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	0c1b      	lsrs	r3, r3, #16
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d10c      	bne.n	8002f56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	43da      	mvns	r2, r3
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	4013      	ands	r3, r2
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	bf14      	ite	ne
 8002f4e:	2301      	movne	r3, #1
 8002f50:	2300      	moveq	r3, #0
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	e00b      	b.n	8002f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	43da      	mvns	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	4013      	ands	r3, r2
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	bf14      	ite	ne
 8002f68:	2301      	movne	r3, #1
 8002f6a:	2300      	moveq	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d18d      	bne.n	8002e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f88:	e02d      	b.n	8002fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 f8ce 	bl	800312c <I2C_IsAcknowledgeFailed>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e02d      	b.n	8002ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa0:	d021      	beq.n	8002fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fa2:	f7fe fe4d 	bl	8001c40 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d302      	bcc.n	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d116      	bne.n	8002fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f043 0220 	orr.w	r2, r3, #32
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e007      	b.n	8002ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ff0:	2b80      	cmp	r3, #128	; 0x80
 8002ff2:	d1ca      	bne.n	8002f8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b084      	sub	sp, #16
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800300a:	e02d      	b.n	8003068 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f000 f88d 	bl	800312c <I2C_IsAcknowledgeFailed>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e02d      	b.n	8003078 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003022:	d021      	beq.n	8003068 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003024:	f7fe fe0c 	bl	8001c40 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	429a      	cmp	r2, r3
 8003032:	d302      	bcc.n	800303a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d116      	bne.n	8003068 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	f043 0220 	orr.w	r2, r3, #32
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e007      	b.n	8003078 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b04      	cmp	r3, #4
 8003074:	d1ca      	bne.n	800300c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800308c:	e042      	b.n	8003114 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	f003 0310 	and.w	r3, r3, #16
 8003098:	2b10      	cmp	r3, #16
 800309a:	d119      	bne.n	80030d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0210 	mvn.w	r2, #16
 80030a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e029      	b.n	8003124 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d0:	f7fe fdb6 	bl	8001c40 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d302      	bcc.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d116      	bne.n	8003114 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	f043 0220 	orr.w	r2, r3, #32
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e007      	b.n	8003124 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311e:	2b40      	cmp	r3, #64	; 0x40
 8003120:	d1b5      	bne.n	800308e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003142:	d11b      	bne.n	800317c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800314c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2220      	movs	r2, #32
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	f043 0204 	orr.w	r2, r3, #4
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
	...

0800318c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0cc      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031a0:	4b68      	ldr	r3, [pc, #416]	; (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d90c      	bls.n	80031c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ae:	4b65      	ldr	r3, [pc, #404]	; (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b6:	4b63      	ldr	r3, [pc, #396]	; (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d001      	beq.n	80031c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0b8      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d020      	beq.n	8003216 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d005      	beq.n	80031ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031e0:	4b59      	ldr	r3, [pc, #356]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4a58      	ldr	r2, [pc, #352]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031f8:	4b53      	ldr	r3, [pc, #332]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	4a52      	ldr	r2, [pc, #328]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003202:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003204:	4b50      	ldr	r3, [pc, #320]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	494d      	ldr	r1, [pc, #308]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003212:	4313      	orrs	r3, r2
 8003214:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d044      	beq.n	80032ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d107      	bne.n	800323a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322a:	4b47      	ldr	r3, [pc, #284]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d119      	bne.n	800326a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e07f      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d003      	beq.n	800324a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003246:	2b03      	cmp	r3, #3
 8003248:	d107      	bne.n	800325a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800324a:	4b3f      	ldr	r3, [pc, #252]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d109      	bne.n	800326a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e06f      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325a:	4b3b      	ldr	r3, [pc, #236]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e067      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800326a:	4b37      	ldr	r3, [pc, #220]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f023 0203 	bic.w	r2, r3, #3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4934      	ldr	r1, [pc, #208]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	4313      	orrs	r3, r2
 800327a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800327c:	f7fe fce0 	bl	8001c40 <HAL_GetTick>
 8003280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003282:	e00a      	b.n	800329a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003284:	f7fe fcdc 	bl	8001c40 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003292:	4293      	cmp	r3, r2
 8003294:	d901      	bls.n	800329a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e04f      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329a:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 020c 	and.w	r2, r3, #12
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d1eb      	bne.n	8003284 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032ac:	4b25      	ldr	r3, [pc, #148]	; (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 030f 	and.w	r3, r3, #15
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d20c      	bcs.n	80032d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ba:	4b22      	ldr	r3, [pc, #136]	; (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b20      	ldr	r3, [pc, #128]	; (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e032      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e0:	4b19      	ldr	r3, [pc, #100]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	4916      	ldr	r1, [pc, #88]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032fe:	4b12      	ldr	r3, [pc, #72]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	490e      	ldr	r1, [pc, #56]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003312:	f000 f855 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 8003316:	4602      	mov	r2, r0
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	490a      	ldr	r1, [pc, #40]	; (800334c <HAL_RCC_ClockConfig+0x1c0>)
 8003324:	5ccb      	ldrb	r3, [r1, r3]
 8003326:	fa22 f303 	lsr.w	r3, r2, r3
 800332a:	4a09      	ldr	r2, [pc, #36]	; (8003350 <HAL_RCC_ClockConfig+0x1c4>)
 800332c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800332e:	4b09      	ldr	r3, [pc, #36]	; (8003354 <HAL_RCC_ClockConfig+0x1c8>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fc40 	bl	8001bb8 <HAL_InitTick>

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40023c00 	.word	0x40023c00
 8003348:	40023800 	.word	0x40023800
 800334c:	08008b1c 	.word	0x08008b1c
 8003350:	20000000 	.word	0x20000000
 8003354:	20000004 	.word	0x20000004

08003358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800335c:	4b03      	ldr	r3, [pc, #12]	; (800336c <HAL_RCC_GetHCLKFreq+0x14>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000000 	.word	0x20000000

08003370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003374:	f7ff fff0 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 8003378:	4602      	mov	r2, r0
 800337a:	4b05      	ldr	r3, [pc, #20]	; (8003390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	0a9b      	lsrs	r3, r3, #10
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	4903      	ldr	r1, [pc, #12]	; (8003394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003386:	5ccb      	ldrb	r3, [r1, r3]
 8003388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40023800 	.word	0x40023800
 8003394:	08008b2c 	.word	0x08008b2c

08003398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800339c:	f7ff ffdc 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	0b5b      	lsrs	r3, r3, #13
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	4903      	ldr	r1, [pc, #12]	; (80033bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ae:	5ccb      	ldrb	r3, [r1, r3]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40023800 	.word	0x40023800
 80033bc:	08008b2c 	.word	0x08008b2c

080033c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c4:	b0ae      	sub	sp, #184	; 0xb8
 80033c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033e6:	4bcb      	ldr	r3, [pc, #812]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 030c 	and.w	r3, r3, #12
 80033ee:	2b0c      	cmp	r3, #12
 80033f0:	f200 8206 	bhi.w	8003800 <HAL_RCC_GetSysClockFreq+0x440>
 80033f4:	a201      	add	r2, pc, #4	; (adr r2, 80033fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80033f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fa:	bf00      	nop
 80033fc:	08003431 	.word	0x08003431
 8003400:	08003801 	.word	0x08003801
 8003404:	08003801 	.word	0x08003801
 8003408:	08003801 	.word	0x08003801
 800340c:	08003439 	.word	0x08003439
 8003410:	08003801 	.word	0x08003801
 8003414:	08003801 	.word	0x08003801
 8003418:	08003801 	.word	0x08003801
 800341c:	08003441 	.word	0x08003441
 8003420:	08003801 	.word	0x08003801
 8003424:	08003801 	.word	0x08003801
 8003428:	08003801 	.word	0x08003801
 800342c:	08003631 	.word	0x08003631
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003430:	4bb9      	ldr	r3, [pc, #740]	; (8003718 <HAL_RCC_GetSysClockFreq+0x358>)
 8003432:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003436:	e1e7      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003438:	4bb8      	ldr	r3, [pc, #736]	; (800371c <HAL_RCC_GetSysClockFreq+0x35c>)
 800343a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800343e:	e1e3      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003440:	4bb4      	ldr	r3, [pc, #720]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003448:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800344c:	4bb1      	ldr	r3, [pc, #708]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d071      	beq.n	800353c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003458:	4bae      	ldr	r3, [pc, #696]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	099b      	lsrs	r3, r3, #6
 800345e:	2200      	movs	r2, #0
 8003460:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003464:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003468:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800346c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003474:	2300      	movs	r3, #0
 8003476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800347a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800347e:	4622      	mov	r2, r4
 8003480:	462b      	mov	r3, r5
 8003482:	f04f 0000 	mov.w	r0, #0
 8003486:	f04f 0100 	mov.w	r1, #0
 800348a:	0159      	lsls	r1, r3, #5
 800348c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003490:	0150      	lsls	r0, r2, #5
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4621      	mov	r1, r4
 8003498:	1a51      	subs	r1, r2, r1
 800349a:	6439      	str	r1, [r7, #64]	; 0x40
 800349c:	4629      	mov	r1, r5
 800349e:	eb63 0301 	sbc.w	r3, r3, r1
 80034a2:	647b      	str	r3, [r7, #68]	; 0x44
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80034b0:	4649      	mov	r1, r9
 80034b2:	018b      	lsls	r3, r1, #6
 80034b4:	4641      	mov	r1, r8
 80034b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ba:	4641      	mov	r1, r8
 80034bc:	018a      	lsls	r2, r1, #6
 80034be:	4641      	mov	r1, r8
 80034c0:	1a51      	subs	r1, r2, r1
 80034c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80034c4:	4649      	mov	r1, r9
 80034c6:	eb63 0301 	sbc.w	r3, r3, r1
 80034ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80034d8:	4649      	mov	r1, r9
 80034da:	00cb      	lsls	r3, r1, #3
 80034dc:	4641      	mov	r1, r8
 80034de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034e2:	4641      	mov	r1, r8
 80034e4:	00ca      	lsls	r2, r1, #3
 80034e6:	4610      	mov	r0, r2
 80034e8:	4619      	mov	r1, r3
 80034ea:	4603      	mov	r3, r0
 80034ec:	4622      	mov	r2, r4
 80034ee:	189b      	adds	r3, r3, r2
 80034f0:	633b      	str	r3, [r7, #48]	; 0x30
 80034f2:	462b      	mov	r3, r5
 80034f4:	460a      	mov	r2, r1
 80034f6:	eb42 0303 	adc.w	r3, r2, r3
 80034fa:	637b      	str	r3, [r7, #52]	; 0x34
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	f04f 0300 	mov.w	r3, #0
 8003504:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003508:	4629      	mov	r1, r5
 800350a:	024b      	lsls	r3, r1, #9
 800350c:	4621      	mov	r1, r4
 800350e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003512:	4621      	mov	r1, r4
 8003514:	024a      	lsls	r2, r1, #9
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800351e:	2200      	movs	r2, #0
 8003520:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003524:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003528:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800352c:	f7fd fbac 	bl	8000c88 <__aeabi_uldivmod>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4613      	mov	r3, r2
 8003536:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800353a:	e067      	b.n	800360c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800353c:	4b75      	ldr	r3, [pc, #468]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	099b      	lsrs	r3, r3, #6
 8003542:	2200      	movs	r2, #0
 8003544:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003548:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800354c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003554:	67bb      	str	r3, [r7, #120]	; 0x78
 8003556:	2300      	movs	r3, #0
 8003558:	67fb      	str	r3, [r7, #124]	; 0x7c
 800355a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800355e:	4622      	mov	r2, r4
 8003560:	462b      	mov	r3, r5
 8003562:	f04f 0000 	mov.w	r0, #0
 8003566:	f04f 0100 	mov.w	r1, #0
 800356a:	0159      	lsls	r1, r3, #5
 800356c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003570:	0150      	lsls	r0, r2, #5
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	4621      	mov	r1, r4
 8003578:	1a51      	subs	r1, r2, r1
 800357a:	62b9      	str	r1, [r7, #40]	; 0x28
 800357c:	4629      	mov	r1, r5
 800357e:	eb63 0301 	sbc.w	r3, r3, r1
 8003582:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	f04f 0300 	mov.w	r3, #0
 800358c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003590:	4649      	mov	r1, r9
 8003592:	018b      	lsls	r3, r1, #6
 8003594:	4641      	mov	r1, r8
 8003596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800359a:	4641      	mov	r1, r8
 800359c:	018a      	lsls	r2, r1, #6
 800359e:	4641      	mov	r1, r8
 80035a0:	ebb2 0a01 	subs.w	sl, r2, r1
 80035a4:	4649      	mov	r1, r9
 80035a6:	eb63 0b01 	sbc.w	fp, r3, r1
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035b6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035be:	4692      	mov	sl, r2
 80035c0:	469b      	mov	fp, r3
 80035c2:	4623      	mov	r3, r4
 80035c4:	eb1a 0303 	adds.w	r3, sl, r3
 80035c8:	623b      	str	r3, [r7, #32]
 80035ca:	462b      	mov	r3, r5
 80035cc:	eb4b 0303 	adc.w	r3, fp, r3
 80035d0:	627b      	str	r3, [r7, #36]	; 0x24
 80035d2:	f04f 0200 	mov.w	r2, #0
 80035d6:	f04f 0300 	mov.w	r3, #0
 80035da:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80035de:	4629      	mov	r1, r5
 80035e0:	028b      	lsls	r3, r1, #10
 80035e2:	4621      	mov	r1, r4
 80035e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035e8:	4621      	mov	r1, r4
 80035ea:	028a      	lsls	r2, r1, #10
 80035ec:	4610      	mov	r0, r2
 80035ee:	4619      	mov	r1, r3
 80035f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80035f4:	2200      	movs	r2, #0
 80035f6:	673b      	str	r3, [r7, #112]	; 0x70
 80035f8:	677a      	str	r2, [r7, #116]	; 0x74
 80035fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80035fe:	f7fd fb43 	bl	8000c88 <__aeabi_uldivmod>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4613      	mov	r3, r2
 8003608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800360c:	4b41      	ldr	r3, [pc, #260]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	0c1b      	lsrs	r3, r3, #16
 8003612:	f003 0303 	and.w	r3, r3, #3
 8003616:	3301      	adds	r3, #1
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800361e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003626:	fbb2 f3f3 	udiv	r3, r2, r3
 800362a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800362e:	e0eb      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003630:	4b38      	ldr	r3, [pc, #224]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003638:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800363c:	4b35      	ldr	r3, [pc, #212]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d06b      	beq.n	8003720 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003648:	4b32      	ldr	r3, [pc, #200]	; (8003714 <HAL_RCC_GetSysClockFreq+0x354>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	099b      	lsrs	r3, r3, #6
 800364e:	2200      	movs	r2, #0
 8003650:	66bb      	str	r3, [r7, #104]	; 0x68
 8003652:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003654:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800365a:	663b      	str	r3, [r7, #96]	; 0x60
 800365c:	2300      	movs	r3, #0
 800365e:	667b      	str	r3, [r7, #100]	; 0x64
 8003660:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003664:	4622      	mov	r2, r4
 8003666:	462b      	mov	r3, r5
 8003668:	f04f 0000 	mov.w	r0, #0
 800366c:	f04f 0100 	mov.w	r1, #0
 8003670:	0159      	lsls	r1, r3, #5
 8003672:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003676:	0150      	lsls	r0, r2, #5
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4621      	mov	r1, r4
 800367e:	1a51      	subs	r1, r2, r1
 8003680:	61b9      	str	r1, [r7, #24]
 8003682:	4629      	mov	r1, r5
 8003684:	eb63 0301 	sbc.w	r3, r3, r1
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003696:	4659      	mov	r1, fp
 8003698:	018b      	lsls	r3, r1, #6
 800369a:	4651      	mov	r1, sl
 800369c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036a0:	4651      	mov	r1, sl
 80036a2:	018a      	lsls	r2, r1, #6
 80036a4:	4651      	mov	r1, sl
 80036a6:	ebb2 0801 	subs.w	r8, r2, r1
 80036aa:	4659      	mov	r1, fp
 80036ac:	eb63 0901 	sbc.w	r9, r3, r1
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036c4:	4690      	mov	r8, r2
 80036c6:	4699      	mov	r9, r3
 80036c8:	4623      	mov	r3, r4
 80036ca:	eb18 0303 	adds.w	r3, r8, r3
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	462b      	mov	r3, r5
 80036d2:	eb49 0303 	adc.w	r3, r9, r3
 80036d6:	617b      	str	r3, [r7, #20]
 80036d8:	f04f 0200 	mov.w	r2, #0
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80036e4:	4629      	mov	r1, r5
 80036e6:	024b      	lsls	r3, r1, #9
 80036e8:	4621      	mov	r1, r4
 80036ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036ee:	4621      	mov	r1, r4
 80036f0:	024a      	lsls	r2, r1, #9
 80036f2:	4610      	mov	r0, r2
 80036f4:	4619      	mov	r1, r3
 80036f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036fa:	2200      	movs	r2, #0
 80036fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80036fe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003700:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003704:	f7fd fac0 	bl	8000c88 <__aeabi_uldivmod>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	4613      	mov	r3, r2
 800370e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003712:	e065      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x420>
 8003714:	40023800 	.word	0x40023800
 8003718:	00f42400 	.word	0x00f42400
 800371c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003720:	4b3d      	ldr	r3, [pc, #244]	; (8003818 <HAL_RCC_GetSysClockFreq+0x458>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	099b      	lsrs	r3, r3, #6
 8003726:	2200      	movs	r2, #0
 8003728:	4618      	mov	r0, r3
 800372a:	4611      	mov	r1, r2
 800372c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003730:	653b      	str	r3, [r7, #80]	; 0x50
 8003732:	2300      	movs	r3, #0
 8003734:	657b      	str	r3, [r7, #84]	; 0x54
 8003736:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800373a:	4642      	mov	r2, r8
 800373c:	464b      	mov	r3, r9
 800373e:	f04f 0000 	mov.w	r0, #0
 8003742:	f04f 0100 	mov.w	r1, #0
 8003746:	0159      	lsls	r1, r3, #5
 8003748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800374c:	0150      	lsls	r0, r2, #5
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4641      	mov	r1, r8
 8003754:	1a51      	subs	r1, r2, r1
 8003756:	60b9      	str	r1, [r7, #8]
 8003758:	4649      	mov	r1, r9
 800375a:	eb63 0301 	sbc.w	r3, r3, r1
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800376c:	4659      	mov	r1, fp
 800376e:	018b      	lsls	r3, r1, #6
 8003770:	4651      	mov	r1, sl
 8003772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003776:	4651      	mov	r1, sl
 8003778:	018a      	lsls	r2, r1, #6
 800377a:	4651      	mov	r1, sl
 800377c:	1a54      	subs	r4, r2, r1
 800377e:	4659      	mov	r1, fp
 8003780:	eb63 0501 	sbc.w	r5, r3, r1
 8003784:	f04f 0200 	mov.w	r2, #0
 8003788:	f04f 0300 	mov.w	r3, #0
 800378c:	00eb      	lsls	r3, r5, #3
 800378e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003792:	00e2      	lsls	r2, r4, #3
 8003794:	4614      	mov	r4, r2
 8003796:	461d      	mov	r5, r3
 8003798:	4643      	mov	r3, r8
 800379a:	18e3      	adds	r3, r4, r3
 800379c:	603b      	str	r3, [r7, #0]
 800379e:	464b      	mov	r3, r9
 80037a0:	eb45 0303 	adc.w	r3, r5, r3
 80037a4:	607b      	str	r3, [r7, #4]
 80037a6:	f04f 0200 	mov.w	r2, #0
 80037aa:	f04f 0300 	mov.w	r3, #0
 80037ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037b2:	4629      	mov	r1, r5
 80037b4:	028b      	lsls	r3, r1, #10
 80037b6:	4621      	mov	r1, r4
 80037b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037bc:	4621      	mov	r1, r4
 80037be:	028a      	lsls	r2, r1, #10
 80037c0:	4610      	mov	r0, r2
 80037c2:	4619      	mov	r1, r3
 80037c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037c8:	2200      	movs	r2, #0
 80037ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80037cc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80037ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80037d2:	f7fd fa59 	bl	8000c88 <__aeabi_uldivmod>
 80037d6:	4602      	mov	r2, r0
 80037d8:	460b      	mov	r3, r1
 80037da:	4613      	mov	r3, r2
 80037dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80037e0:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <HAL_RCC_GetSysClockFreq+0x458>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	0f1b      	lsrs	r3, r3, #28
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80037ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80037f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80037fe:	e003      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003800:	4b06      	ldr	r3, [pc, #24]	; (800381c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003802:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003806:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003808:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800380c:	4618      	mov	r0, r3
 800380e:	37b8      	adds	r7, #184	; 0xb8
 8003810:	46bd      	mov	sp, r7
 8003812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003816:	bf00      	nop
 8003818:	40023800 	.word	0x40023800
 800381c:	00f42400 	.word	0x00f42400

08003820 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e28d      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 8083 	beq.w	8003946 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003840:	4b94      	ldr	r3, [pc, #592]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 030c 	and.w	r3, r3, #12
 8003848:	2b04      	cmp	r3, #4
 800384a:	d019      	beq.n	8003880 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800384c:	4b91      	ldr	r3, [pc, #580]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003854:	2b08      	cmp	r3, #8
 8003856:	d106      	bne.n	8003866 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003858:	4b8e      	ldr	r3, [pc, #568]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003860:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003864:	d00c      	beq.n	8003880 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003866:	4b8b      	ldr	r3, [pc, #556]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800386e:	2b0c      	cmp	r3, #12
 8003870:	d112      	bne.n	8003898 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003872:	4b88      	ldr	r3, [pc, #544]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800387a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800387e:	d10b      	bne.n	8003898 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003880:	4b84      	ldr	r3, [pc, #528]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d05b      	beq.n	8003944 <HAL_RCC_OscConfig+0x124>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d157      	bne.n	8003944 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e25a      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038a0:	d106      	bne.n	80038b0 <HAL_RCC_OscConfig+0x90>
 80038a2:	4b7c      	ldr	r3, [pc, #496]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a7b      	ldr	r2, [pc, #492]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ac:	6013      	str	r3, [r2, #0]
 80038ae:	e01d      	b.n	80038ec <HAL_RCC_OscConfig+0xcc>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038b8:	d10c      	bne.n	80038d4 <HAL_RCC_OscConfig+0xb4>
 80038ba:	4b76      	ldr	r3, [pc, #472]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a75      	ldr	r2, [pc, #468]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038c4:	6013      	str	r3, [r2, #0]
 80038c6:	4b73      	ldr	r3, [pc, #460]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a72      	ldr	r2, [pc, #456]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038d0:	6013      	str	r3, [r2, #0]
 80038d2:	e00b      	b.n	80038ec <HAL_RCC_OscConfig+0xcc>
 80038d4:	4b6f      	ldr	r3, [pc, #444]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a6e      	ldr	r2, [pc, #440]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038de:	6013      	str	r3, [r2, #0]
 80038e0:	4b6c      	ldr	r3, [pc, #432]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a6b      	ldr	r2, [pc, #428]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80038e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d013      	beq.n	800391c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f4:	f7fe f9a4 	bl	8001c40 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038fc:	f7fe f9a0 	bl	8001c40 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b64      	cmp	r3, #100	; 0x64
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e21f      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800390e:	4b61      	ldr	r3, [pc, #388]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0f0      	beq.n	80038fc <HAL_RCC_OscConfig+0xdc>
 800391a:	e014      	b.n	8003946 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fe f990 	bl	8001c40 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003924:	f7fe f98c 	bl	8001c40 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b64      	cmp	r3, #100	; 0x64
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e20b      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003936:	4b57      	ldr	r3, [pc, #348]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x104>
 8003942:	e000      	b.n	8003946 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d06f      	beq.n	8003a32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003952:	4b50      	ldr	r3, [pc, #320]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
 800395a:	2b00      	cmp	r3, #0
 800395c:	d017      	beq.n	800398e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800395e:	4b4d      	ldr	r3, [pc, #308]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003966:	2b08      	cmp	r3, #8
 8003968:	d105      	bne.n	8003976 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800396a:	4b4a      	ldr	r3, [pc, #296]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00b      	beq.n	800398e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003976:	4b47      	ldr	r3, [pc, #284]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800397e:	2b0c      	cmp	r3, #12
 8003980:	d11c      	bne.n	80039bc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003982:	4b44      	ldr	r3, [pc, #272]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d116      	bne.n	80039bc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398e:	4b41      	ldr	r3, [pc, #260]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d005      	beq.n	80039a6 <HAL_RCC_OscConfig+0x186>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d001      	beq.n	80039a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e1d3      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a6:	4b3b      	ldr	r3, [pc, #236]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	4937      	ldr	r1, [pc, #220]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ba:	e03a      	b.n	8003a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d020      	beq.n	8003a06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c4:	4b34      	ldr	r3, [pc, #208]	; (8003a98 <HAL_RCC_OscConfig+0x278>)
 80039c6:	2201      	movs	r2, #1
 80039c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ca:	f7fe f939 	bl	8001c40 <HAL_GetTick>
 80039ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d0:	e008      	b.n	80039e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039d2:	f7fe f935 	bl	8001c40 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d901      	bls.n	80039e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e1b4      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e4:	4b2b      	ldr	r3, [pc, #172]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0f0      	beq.n	80039d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f0:	4b28      	ldr	r3, [pc, #160]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	4925      	ldr	r1, [pc, #148]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	600b      	str	r3, [r1, #0]
 8003a04:	e015      	b.n	8003a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a06:	4b24      	ldr	r3, [pc, #144]	; (8003a98 <HAL_RCC_OscConfig+0x278>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0c:	f7fe f918 	bl	8001c40 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a14:	f7fe f914 	bl	8001c40 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e193      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a26:	4b1b      	ldr	r3, [pc, #108]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1f0      	bne.n	8003a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d036      	beq.n	8003aac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d016      	beq.n	8003a74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a46:	4b15      	ldr	r3, [pc, #84]	; (8003a9c <HAL_RCC_OscConfig+0x27c>)
 8003a48:	2201      	movs	r2, #1
 8003a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7fe f8f8 	bl	8001c40 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a54:	f7fe f8f4 	bl	8001c40 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e173      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a66:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <HAL_RCC_OscConfig+0x274>)
 8003a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0f0      	beq.n	8003a54 <HAL_RCC_OscConfig+0x234>
 8003a72:	e01b      	b.n	8003aac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a74:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <HAL_RCC_OscConfig+0x27c>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7a:	f7fe f8e1 	bl	8001c40 <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a80:	e00e      	b.n	8003aa0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a82:	f7fe f8dd 	bl	8001c40 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d907      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e15c      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
 8003a94:	40023800 	.word	0x40023800
 8003a98:	42470000 	.word	0x42470000
 8003a9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa0:	4b8a      	ldr	r3, [pc, #552]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1ea      	bne.n	8003a82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0304 	and.w	r3, r3, #4
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8097 	beq.w	8003be8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aba:	2300      	movs	r3, #0
 8003abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003abe:	4b83      	ldr	r3, [pc, #524]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10f      	bne.n	8003aea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aca:	2300      	movs	r3, #0
 8003acc:	60bb      	str	r3, [r7, #8]
 8003ace:	4b7f      	ldr	r3, [pc, #508]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	4a7e      	ldr	r2, [pc, #504]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8003ada:	4b7c      	ldr	r3, [pc, #496]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae2:	60bb      	str	r3, [r7, #8]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aea:	4b79      	ldr	r3, [pc, #484]	; (8003cd0 <HAL_RCC_OscConfig+0x4b0>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d118      	bne.n	8003b28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003af6:	4b76      	ldr	r3, [pc, #472]	; (8003cd0 <HAL_RCC_OscConfig+0x4b0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a75      	ldr	r2, [pc, #468]	; (8003cd0 <HAL_RCC_OscConfig+0x4b0>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b02:	f7fe f89d 	bl	8001c40 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0a:	f7fe f899 	bl	8001c40 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e118      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b1c:	4b6c      	ldr	r3, [pc, #432]	; (8003cd0 <HAL_RCC_OscConfig+0x4b0>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d106      	bne.n	8003b3e <HAL_RCC_OscConfig+0x31e>
 8003b30:	4b66      	ldr	r3, [pc, #408]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b34:	4a65      	ldr	r2, [pc, #404]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b3c:	e01c      	b.n	8003b78 <HAL_RCC_OscConfig+0x358>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b05      	cmp	r3, #5
 8003b44:	d10c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x340>
 8003b46:	4b61      	ldr	r3, [pc, #388]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b4a:	4a60      	ldr	r2, [pc, #384]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b4c:	f043 0304 	orr.w	r3, r3, #4
 8003b50:	6713      	str	r3, [r2, #112]	; 0x70
 8003b52:	4b5e      	ldr	r3, [pc, #376]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b56:	4a5d      	ldr	r2, [pc, #372]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b58:	f043 0301 	orr.w	r3, r3, #1
 8003b5c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b5e:	e00b      	b.n	8003b78 <HAL_RCC_OscConfig+0x358>
 8003b60:	4b5a      	ldr	r3, [pc, #360]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b64:	4a59      	ldr	r2, [pc, #356]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b66:	f023 0301 	bic.w	r3, r3, #1
 8003b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b6c:	4b57      	ldr	r3, [pc, #348]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b70:	4a56      	ldr	r2, [pc, #344]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003b72:	f023 0304 	bic.w	r3, r3, #4
 8003b76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d015      	beq.n	8003bac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b80:	f7fe f85e 	bl	8001c40 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b86:	e00a      	b.n	8003b9e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b88:	f7fe f85a 	bl	8001c40 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e0d7      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b9e:	4b4b      	ldr	r3, [pc, #300]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0ee      	beq.n	8003b88 <HAL_RCC_OscConfig+0x368>
 8003baa:	e014      	b.n	8003bd6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bac:	f7fe f848 	bl	8001c40 <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb4:	f7fe f844 	bl	8001c40 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e0c1      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bca:	4b40      	ldr	r3, [pc, #256]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1ee      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bd6:	7dfb      	ldrb	r3, [r7, #23]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d105      	bne.n	8003be8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bdc:	4b3b      	ldr	r3, [pc, #236]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	4a3a      	ldr	r2, [pc, #232]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003be2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003be6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 80ad 	beq.w	8003d4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bf2:	4b36      	ldr	r3, [pc, #216]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d060      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d145      	bne.n	8003c92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c06:	4b33      	ldr	r3, [pc, #204]	; (8003cd4 <HAL_RCC_OscConfig+0x4b4>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fe f818 	bl	8001c40 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c14:	f7fe f814 	bl	8001c40 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e093      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c26:	4b29      	ldr	r3, [pc, #164]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1f0      	bne.n	8003c14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69da      	ldr	r2, [r3, #28]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c40:	019b      	lsls	r3, r3, #6
 8003c42:	431a      	orrs	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c48:	085b      	lsrs	r3, r3, #1
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	041b      	lsls	r3, r3, #16
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c54:	061b      	lsls	r3, r3, #24
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5c:	071b      	lsls	r3, r3, #28
 8003c5e:	491b      	ldr	r1, [pc, #108]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c64:	4b1b      	ldr	r3, [pc, #108]	; (8003cd4 <HAL_RCC_OscConfig+0x4b4>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6a:	f7fd ffe9 	bl	8001c40 <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c72:	f7fd ffe5 	bl	8001c40 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e064      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c84:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x452>
 8003c90:	e05c      	b.n	8003d4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c92:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <HAL_RCC_OscConfig+0x4b4>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c98:	f7fd ffd2 	bl	8001c40 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ca0:	f7fd ffce 	bl	8001c40 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e04d      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cb2:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <HAL_RCC_OscConfig+0x4ac>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1f0      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x480>
 8003cbe:	e045      	b.n	8003d4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d107      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e040      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	40007000 	.word	0x40007000
 8003cd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cd8:	4b1f      	ldr	r3, [pc, #124]	; (8003d58 <HAL_RCC_OscConfig+0x538>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d030      	beq.n	8003d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d129      	bne.n	8003d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d122      	bne.n	8003d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d08:	4013      	ands	r3, r2
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d119      	bne.n	8003d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	085b      	lsrs	r3, r3, #1
 8003d20:	3b01      	subs	r3, #1
 8003d22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d10f      	bne.n	8003d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d107      	bne.n	8003d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e000      	b.n	8003d4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40023800 	.word	0x40023800

08003d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e041      	b.n	8003df2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d106      	bne.n	8003d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7fd fd50 	bl	8001828 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3304      	adds	r3, #4
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4610      	mov	r0, r2
 8003d9c:	f000 fa96 	bl	80042cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
	...

08003dfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d001      	beq.n	8003e14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e04e      	b.n	8003eb2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 0201 	orr.w	r2, r2, #1
 8003e2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a23      	ldr	r2, [pc, #140]	; (8003ec0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d022      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3e:	d01d      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1f      	ldr	r2, [pc, #124]	; (8003ec4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d018      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d013      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a1c      	ldr	r2, [pc, #112]	; (8003ecc <HAL_TIM_Base_Start_IT+0xd0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d00e      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1b      	ldr	r2, [pc, #108]	; (8003ed0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d009      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	; (8003ed4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d004      	beq.n	8003e7c <HAL_TIM_Base_Start_IT+0x80>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a18      	ldr	r2, [pc, #96]	; (8003ed8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d111      	bne.n	8003ea0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2b06      	cmp	r3, #6
 8003e8c:	d010      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0201 	orr.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e9e:	e007      	b.n	8003eb0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f042 0201 	orr.w	r2, r2, #1
 8003eae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40010000 	.word	0x40010000
 8003ec4:	40000400 	.word	0x40000400
 8003ec8:	40000800 	.word	0x40000800
 8003ecc:	40000c00 	.word	0x40000c00
 8003ed0:	40010400 	.word	0x40010400
 8003ed4:	40014000 	.word	0x40014000
 8003ed8:	40001800 	.word	0x40001800

08003edc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d122      	bne.n	8003f38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d11b      	bne.n	8003f38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f06f 0202 	mvn.w	r2, #2
 8003f08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f9b5 	bl	800428e <HAL_TIM_IC_CaptureCallback>
 8003f24:	e005      	b.n	8003f32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f9a7 	bl	800427a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f9b8 	bl	80042a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d122      	bne.n	8003f8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f003 0304 	and.w	r3, r3, #4
 8003f50:	2b04      	cmp	r3, #4
 8003f52:	d11b      	bne.n	8003f8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f06f 0204 	mvn.w	r2, #4
 8003f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2202      	movs	r2, #2
 8003f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f98b 	bl	800428e <HAL_TIM_IC_CaptureCallback>
 8003f78:	e005      	b.n	8003f86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f97d 	bl	800427a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f98e 	bl	80042a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d122      	bne.n	8003fe0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	d11b      	bne.n	8003fe0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f06f 0208 	mvn.w	r2, #8
 8003fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	f003 0303 	and.w	r3, r3, #3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d003      	beq.n	8003fce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f961 	bl	800428e <HAL_TIM_IC_CaptureCallback>
 8003fcc:	e005      	b.n	8003fda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f953 	bl	800427a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 f964 	bl	80042a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	f003 0310 	and.w	r3, r3, #16
 8003fea:	2b10      	cmp	r3, #16
 8003fec:	d122      	bne.n	8004034 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f003 0310 	and.w	r3, r3, #16
 8003ff8:	2b10      	cmp	r3, #16
 8003ffa:	d11b      	bne.n	8004034 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f06f 0210 	mvn.w	r2, #16
 8004004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2208      	movs	r2, #8
 800400a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f937 	bl	800428e <HAL_TIM_IC_CaptureCallback>
 8004020:	e005      	b.n	800402e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 f929 	bl	800427a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f93a 	bl	80042a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b01      	cmp	r3, #1
 8004040:	d10e      	bne.n	8004060 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b01      	cmp	r3, #1
 800404e:	d107      	bne.n	8004060 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0201 	mvn.w	r2, #1
 8004058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fd f9a2 	bl	80013a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800406a:	2b80      	cmp	r3, #128	; 0x80
 800406c:	d10e      	bne.n	800408c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004078:	2b80      	cmp	r3, #128	; 0x80
 800407a:	d107      	bne.n	800408c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fae0 	bl	800464c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004096:	2b40      	cmp	r3, #64	; 0x40
 8004098:	d10e      	bne.n	80040b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a4:	2b40      	cmp	r3, #64	; 0x40
 80040a6:	d107      	bne.n	80040b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f8ff 	bl	80042b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b20      	cmp	r3, #32
 80040c4:	d10e      	bne.n	80040e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f003 0320 	and.w	r3, r3, #32
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d107      	bne.n	80040e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f06f 0220 	mvn.w	r2, #32
 80040dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 faaa 	bl	8004638 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040e4:	bf00      	nop
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040f6:	2300      	movs	r3, #0
 80040f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004100:	2b01      	cmp	r3, #1
 8004102:	d101      	bne.n	8004108 <HAL_TIM_ConfigClockSource+0x1c>
 8004104:	2302      	movs	r3, #2
 8004106:	e0b4      	b.n	8004272 <HAL_TIM_ConfigClockSource+0x186>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004126:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800412e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004140:	d03e      	beq.n	80041c0 <HAL_TIM_ConfigClockSource+0xd4>
 8004142:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004146:	f200 8087 	bhi.w	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 800414a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800414e:	f000 8086 	beq.w	800425e <HAL_TIM_ConfigClockSource+0x172>
 8004152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004156:	d87f      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004158:	2b70      	cmp	r3, #112	; 0x70
 800415a:	d01a      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0xa6>
 800415c:	2b70      	cmp	r3, #112	; 0x70
 800415e:	d87b      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004160:	2b60      	cmp	r3, #96	; 0x60
 8004162:	d050      	beq.n	8004206 <HAL_TIM_ConfigClockSource+0x11a>
 8004164:	2b60      	cmp	r3, #96	; 0x60
 8004166:	d877      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004168:	2b50      	cmp	r3, #80	; 0x50
 800416a:	d03c      	beq.n	80041e6 <HAL_TIM_ConfigClockSource+0xfa>
 800416c:	2b50      	cmp	r3, #80	; 0x50
 800416e:	d873      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004170:	2b40      	cmp	r3, #64	; 0x40
 8004172:	d058      	beq.n	8004226 <HAL_TIM_ConfigClockSource+0x13a>
 8004174:	2b40      	cmp	r3, #64	; 0x40
 8004176:	d86f      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004178:	2b30      	cmp	r3, #48	; 0x30
 800417a:	d064      	beq.n	8004246 <HAL_TIM_ConfigClockSource+0x15a>
 800417c:	2b30      	cmp	r3, #48	; 0x30
 800417e:	d86b      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004180:	2b20      	cmp	r3, #32
 8004182:	d060      	beq.n	8004246 <HAL_TIM_ConfigClockSource+0x15a>
 8004184:	2b20      	cmp	r3, #32
 8004186:	d867      	bhi.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
 8004188:	2b00      	cmp	r3, #0
 800418a:	d05c      	beq.n	8004246 <HAL_TIM_ConfigClockSource+0x15a>
 800418c:	2b10      	cmp	r3, #16
 800418e:	d05a      	beq.n	8004246 <HAL_TIM_ConfigClockSource+0x15a>
 8004190:	e062      	b.n	8004258 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6818      	ldr	r0, [r3, #0]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	6899      	ldr	r1, [r3, #8]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	f000 f9ad 	bl	8004500 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	609a      	str	r2, [r3, #8]
      break;
 80041be:	e04f      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6818      	ldr	r0, [r3, #0]
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	6899      	ldr	r1, [r3, #8]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f000 f996 	bl	8004500 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041e2:	609a      	str	r2, [r3, #8]
      break;
 80041e4:	e03c      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6818      	ldr	r0, [r3, #0]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	6859      	ldr	r1, [r3, #4]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	461a      	mov	r2, r3
 80041f4:	f000 f90a 	bl	800440c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2150      	movs	r1, #80	; 0x50
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 f963 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 8004204:	e02c      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	6859      	ldr	r1, [r3, #4]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	461a      	mov	r2, r3
 8004214:	f000 f929 	bl	800446a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2160      	movs	r1, #96	; 0x60
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f953 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 8004224:	e01c      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6818      	ldr	r0, [r3, #0]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	6859      	ldr	r1, [r3, #4]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	461a      	mov	r2, r3
 8004234:	f000 f8ea 	bl	800440c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2140      	movs	r1, #64	; 0x40
 800423e:	4618      	mov	r0, r3
 8004240:	f000 f943 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 8004244:	e00c      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4619      	mov	r1, r3
 8004250:	4610      	mov	r0, r2
 8004252:	f000 f93a 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 8004256:	e003      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
      break;
 800425c:	e000      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800425e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004270:	7bfb      	ldrb	r3, [r7, #15]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b083      	sub	sp, #12
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a40      	ldr	r2, [pc, #256]	; (80043e0 <TIM_Base_SetConfig+0x114>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d013      	beq.n	800430c <TIM_Base_SetConfig+0x40>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ea:	d00f      	beq.n	800430c <TIM_Base_SetConfig+0x40>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a3d      	ldr	r2, [pc, #244]	; (80043e4 <TIM_Base_SetConfig+0x118>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d00b      	beq.n	800430c <TIM_Base_SetConfig+0x40>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a3c      	ldr	r2, [pc, #240]	; (80043e8 <TIM_Base_SetConfig+0x11c>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d007      	beq.n	800430c <TIM_Base_SetConfig+0x40>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a3b      	ldr	r2, [pc, #236]	; (80043ec <TIM_Base_SetConfig+0x120>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d003      	beq.n	800430c <TIM_Base_SetConfig+0x40>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a3a      	ldr	r2, [pc, #232]	; (80043f0 <TIM_Base_SetConfig+0x124>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d108      	bne.n	800431e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	4313      	orrs	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a2f      	ldr	r2, [pc, #188]	; (80043e0 <TIM_Base_SetConfig+0x114>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d02b      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800432c:	d027      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a2c      	ldr	r2, [pc, #176]	; (80043e4 <TIM_Base_SetConfig+0x118>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d023      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a2b      	ldr	r2, [pc, #172]	; (80043e8 <TIM_Base_SetConfig+0x11c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d01f      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a2a      	ldr	r2, [pc, #168]	; (80043ec <TIM_Base_SetConfig+0x120>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d01b      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a29      	ldr	r2, [pc, #164]	; (80043f0 <TIM_Base_SetConfig+0x124>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d017      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a28      	ldr	r2, [pc, #160]	; (80043f4 <TIM_Base_SetConfig+0x128>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a27      	ldr	r2, [pc, #156]	; (80043f8 <TIM_Base_SetConfig+0x12c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00f      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a26      	ldr	r2, [pc, #152]	; (80043fc <TIM_Base_SetConfig+0x130>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d00b      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a25      	ldr	r2, [pc, #148]	; (8004400 <TIM_Base_SetConfig+0x134>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d007      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a24      	ldr	r2, [pc, #144]	; (8004404 <TIM_Base_SetConfig+0x138>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d003      	beq.n	800437e <TIM_Base_SetConfig+0xb2>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a23      	ldr	r2, [pc, #140]	; (8004408 <TIM_Base_SetConfig+0x13c>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d108      	bne.n	8004390 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a0a      	ldr	r2, [pc, #40]	; (80043e0 <TIM_Base_SetConfig+0x114>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d003      	beq.n	80043c4 <TIM_Base_SetConfig+0xf8>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a0c      	ldr	r2, [pc, #48]	; (80043f0 <TIM_Base_SetConfig+0x124>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d103      	bne.n	80043cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	691a      	ldr	r2, [r3, #16]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	615a      	str	r2, [r3, #20]
}
 80043d2:	bf00      	nop
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40010000 	.word	0x40010000
 80043e4:	40000400 	.word	0x40000400
 80043e8:	40000800 	.word	0x40000800
 80043ec:	40000c00 	.word	0x40000c00
 80043f0:	40010400 	.word	0x40010400
 80043f4:	40014000 	.word	0x40014000
 80043f8:	40014400 	.word	0x40014400
 80043fc:	40014800 	.word	0x40014800
 8004400:	40001800 	.word	0x40001800
 8004404:	40001c00 	.word	0x40001c00
 8004408:	40002000 	.word	0x40002000

0800440c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	f023 0201 	bic.w	r2, r3, #1
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004436:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f023 030a 	bic.w	r3, r3, #10
 8004448:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	4313      	orrs	r3, r2
 8004450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	697a      	ldr	r2, [r7, #20]
 800445c:	621a      	str	r2, [r3, #32]
}
 800445e:	bf00      	nop
 8004460:	371c      	adds	r7, #28
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr

0800446a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800446a:	b480      	push	{r7}
 800446c:	b087      	sub	sp, #28
 800446e:	af00      	add	r7, sp, #0
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	f023 0210 	bic.w	r2, r3, #16
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004494:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	031b      	lsls	r3, r3, #12
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	4313      	orrs	r3, r2
 800449e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	621a      	str	r2, [r3, #32]
}
 80044be:	bf00      	nop
 80044c0:	371c      	adds	r7, #28
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b085      	sub	sp, #20
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f043 0307 	orr.w	r3, r3, #7
 80044ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	609a      	str	r2, [r3, #8]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
 800450c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800451a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	021a      	lsls	r2, r3, #8
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	431a      	orrs	r2, r3
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	4313      	orrs	r3, r2
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	609a      	str	r2, [r3, #8]
}
 8004534:	bf00      	nop
 8004536:	371c      	adds	r7, #28
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004554:	2302      	movs	r3, #2
 8004556:	e05a      	b.n	800460e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800457e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	4313      	orrs	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a21      	ldr	r2, [pc, #132]	; (800461c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d022      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045a4:	d01d      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a1d      	ldr	r2, [pc, #116]	; (8004620 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d018      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a1b      	ldr	r2, [pc, #108]	; (8004624 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d013      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a1a      	ldr	r2, [pc, #104]	; (8004628 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00e      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a18      	ldr	r2, [pc, #96]	; (800462c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d009      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a17      	ldr	r2, [pc, #92]	; (8004630 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d004      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a15      	ldr	r2, [pc, #84]	; (8004634 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d10c      	bne.n	80045fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	40010000 	.word	0x40010000
 8004620:	40000400 	.word	0x40000400
 8004624:	40000800 	.word	0x40000800
 8004628:	40000c00 	.word	0x40000c00
 800462c:	40010400 	.word	0x40010400
 8004630:	40014000 	.word	0x40014000
 8004634:	40001800 	.word	0x40001800

08004638 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e03f      	b.n	80046f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d106      	bne.n	800468c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fd f8f6 	bl	8001878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2224      	movs	r2, #36	; 0x24
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 f929 	bl	80048fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	691a      	ldr	r2, [r3, #16]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	695a      	ldr	r2, [r3, #20]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b08a      	sub	sp, #40	; 0x28
 80046fe:	af02      	add	r7, sp, #8
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	603b      	str	r3, [r7, #0]
 8004706:	4613      	mov	r3, r2
 8004708:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800470a:	2300      	movs	r3, #0
 800470c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b20      	cmp	r3, #32
 8004718:	d17c      	bne.n	8004814 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_UART_Transmit+0x2c>
 8004720:	88fb      	ldrh	r3, [r7, #6]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e075      	b.n	8004816 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004730:	2b01      	cmp	r3, #1
 8004732:	d101      	bne.n	8004738 <HAL_UART_Transmit+0x3e>
 8004734:	2302      	movs	r3, #2
 8004736:	e06e      	b.n	8004816 <HAL_UART_Transmit+0x11c>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2221      	movs	r2, #33	; 0x21
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800474e:	f7fd fa77 	bl	8001c40 <HAL_GetTick>
 8004752:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	88fa      	ldrh	r2, [r7, #6]
 8004758:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	88fa      	ldrh	r2, [r7, #6]
 800475e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004768:	d108      	bne.n	800477c <HAL_UART_Transmit+0x82>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d104      	bne.n	800477c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004772:	2300      	movs	r3, #0
 8004774:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	e003      	b.n	8004784 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004780:	2300      	movs	r3, #0
 8004782:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800478c:	e02a      	b.n	80047e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2200      	movs	r2, #0
 8004796:	2180      	movs	r1, #128	; 0x80
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f840 	bl	800481e <UART_WaitOnFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e036      	b.n	8004816 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10b      	bne.n	80047c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	461a      	mov	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	3302      	adds	r3, #2
 80047c2:	61bb      	str	r3, [r7, #24]
 80047c4:	e007      	b.n	80047d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	781a      	ldrb	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	3301      	adds	r3, #1
 80047d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047da:	b29b      	uxth	r3, r3
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1cf      	bne.n	800478e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	2200      	movs	r2, #0
 80047f6:	2140      	movs	r1, #64	; 0x40
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f810 	bl	800481e <UART_WaitOnFlagUntilTimeout>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e006      	b.n	8004816 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	e000      	b.n	8004816 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004814:	2302      	movs	r3, #2
  }
}
 8004816:	4618      	mov	r0, r3
 8004818:	3720      	adds	r7, #32
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b090      	sub	sp, #64	; 0x40
 8004822:	af00      	add	r7, sp, #0
 8004824:	60f8      	str	r0, [r7, #12]
 8004826:	60b9      	str	r1, [r7, #8]
 8004828:	603b      	str	r3, [r7, #0]
 800482a:	4613      	mov	r3, r2
 800482c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800482e:	e050      	b.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004836:	d04c      	beq.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004838:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800483a:	2b00      	cmp	r3, #0
 800483c:	d007      	beq.n	800484e <UART_WaitOnFlagUntilTimeout+0x30>
 800483e:	f7fd f9ff 	bl	8001c40 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800484a:	429a      	cmp	r2, r3
 800484c:	d241      	bcs.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004858:	e853 3f00 	ldrex	r3, [r3]
 800485c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800485e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004860:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004864:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	330c      	adds	r3, #12
 800486c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800486e:	637a      	str	r2, [r7, #52]	; 0x34
 8004870:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004874:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800487c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e5      	bne.n	800484e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3314      	adds	r3, #20
 8004888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	613b      	str	r3, [r7, #16]
   return(result);
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f023 0301 	bic.w	r3, r3, #1
 8004898:	63bb      	str	r3, [r7, #56]	; 0x38
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3314      	adds	r3, #20
 80048a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048a2:	623a      	str	r2, [r7, #32]
 80048a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	69f9      	ldr	r1, [r7, #28]
 80048a8:	6a3a      	ldr	r2, [r7, #32]
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e5      	bne.n	8004882 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e00f      	b.n	80048f2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	4013      	ands	r3, r2
 80048dc:	68ba      	ldr	r2, [r7, #8]
 80048de:	429a      	cmp	r2, r3
 80048e0:	bf0c      	ite	eq
 80048e2:	2301      	moveq	r3, #1
 80048e4:	2300      	movne	r3, #0
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	461a      	mov	r2, r3
 80048ea:	79fb      	ldrb	r3, [r7, #7]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d09f      	beq.n	8004830 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3740      	adds	r7, #64	; 0x40
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004900:	b0c0      	sub	sp, #256	; 0x100
 8004902:	af00      	add	r7, sp, #0
 8004904:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004918:	68d9      	ldr	r1, [r3, #12]
 800491a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	ea40 0301 	orr.w	r3, r0, r1
 8004924:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	431a      	orrs	r2, r3
 8004934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	431a      	orrs	r2, r3
 800493c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004954:	f021 010c 	bic.w	r1, r1, #12
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004962:	430b      	orrs	r3, r1
 8004964:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004976:	6999      	ldr	r1, [r3, #24]
 8004978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	ea40 0301 	orr.w	r3, r0, r1
 8004982:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	4b8f      	ldr	r3, [pc, #572]	; (8004bc8 <UART_SetConfig+0x2cc>)
 800498c:	429a      	cmp	r2, r3
 800498e:	d005      	beq.n	800499c <UART_SetConfig+0xa0>
 8004990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	4b8d      	ldr	r3, [pc, #564]	; (8004bcc <UART_SetConfig+0x2d0>)
 8004998:	429a      	cmp	r2, r3
 800499a:	d104      	bne.n	80049a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800499c:	f7fe fcfc 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 80049a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049a4:	e003      	b.n	80049ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049a6:	f7fe fce3 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 80049aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049b8:	f040 810c 	bne.w	8004bd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049c0:	2200      	movs	r2, #0
 80049c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80049c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80049ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80049ce:	4622      	mov	r2, r4
 80049d0:	462b      	mov	r3, r5
 80049d2:	1891      	adds	r1, r2, r2
 80049d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80049d6:	415b      	adcs	r3, r3
 80049d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80049de:	4621      	mov	r1, r4
 80049e0:	eb12 0801 	adds.w	r8, r2, r1
 80049e4:	4629      	mov	r1, r5
 80049e6:	eb43 0901 	adc.w	r9, r3, r1
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049fe:	4690      	mov	r8, r2
 8004a00:	4699      	mov	r9, r3
 8004a02:	4623      	mov	r3, r4
 8004a04:	eb18 0303 	adds.w	r3, r8, r3
 8004a08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a0c:	462b      	mov	r3, r5
 8004a0e:	eb49 0303 	adc.w	r3, r9, r3
 8004a12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	18db      	adds	r3, r3, r3
 8004a2e:	653b      	str	r3, [r7, #80]	; 0x50
 8004a30:	4613      	mov	r3, r2
 8004a32:	eb42 0303 	adc.w	r3, r2, r3
 8004a36:	657b      	str	r3, [r7, #84]	; 0x54
 8004a38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004a3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a40:	f7fc f922 	bl	8000c88 <__aeabi_uldivmod>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4b61      	ldr	r3, [pc, #388]	; (8004bd0 <UART_SetConfig+0x2d4>)
 8004a4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a4e:	095b      	lsrs	r3, r3, #5
 8004a50:	011c      	lsls	r4, r3, #4
 8004a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a56:	2200      	movs	r2, #0
 8004a58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004a60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004a64:	4642      	mov	r2, r8
 8004a66:	464b      	mov	r3, r9
 8004a68:	1891      	adds	r1, r2, r2
 8004a6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a6c:	415b      	adcs	r3, r3
 8004a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a74:	4641      	mov	r1, r8
 8004a76:	eb12 0a01 	adds.w	sl, r2, r1
 8004a7a:	4649      	mov	r1, r9
 8004a7c:	eb43 0b01 	adc.w	fp, r3, r1
 8004a80:	f04f 0200 	mov.w	r2, #0
 8004a84:	f04f 0300 	mov.w	r3, #0
 8004a88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a94:	4692      	mov	sl, r2
 8004a96:	469b      	mov	fp, r3
 8004a98:	4643      	mov	r3, r8
 8004a9a:	eb1a 0303 	adds.w	r3, sl, r3
 8004a9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004aa2:	464b      	mov	r3, r9
 8004aa4:	eb4b 0303 	adc.w	r3, fp, r3
 8004aa8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ab8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004abc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	18db      	adds	r3, r3, r3
 8004ac4:	643b      	str	r3, [r7, #64]	; 0x40
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	eb42 0303 	adc.w	r3, r2, r3
 8004acc:	647b      	str	r3, [r7, #68]	; 0x44
 8004ace:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ad2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004ad6:	f7fc f8d7 	bl	8000c88 <__aeabi_uldivmod>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4611      	mov	r1, r2
 8004ae0:	4b3b      	ldr	r3, [pc, #236]	; (8004bd0 <UART_SetConfig+0x2d4>)
 8004ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ae6:	095b      	lsrs	r3, r3, #5
 8004ae8:	2264      	movs	r2, #100	; 0x64
 8004aea:	fb02 f303 	mul.w	r3, r2, r3
 8004aee:	1acb      	subs	r3, r1, r3
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004af6:	4b36      	ldr	r3, [pc, #216]	; (8004bd0 <UART_SetConfig+0x2d4>)
 8004af8:	fba3 2302 	umull	r2, r3, r3, r2
 8004afc:	095b      	lsrs	r3, r3, #5
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b04:	441c      	add	r4, r3
 8004b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004b14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004b18:	4642      	mov	r2, r8
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	1891      	adds	r1, r2, r2
 8004b1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b20:	415b      	adcs	r3, r3
 8004b22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b28:	4641      	mov	r1, r8
 8004b2a:	1851      	adds	r1, r2, r1
 8004b2c:	6339      	str	r1, [r7, #48]	; 0x30
 8004b2e:	4649      	mov	r1, r9
 8004b30:	414b      	adcs	r3, r1
 8004b32:	637b      	str	r3, [r7, #52]	; 0x34
 8004b34:	f04f 0200 	mov.w	r2, #0
 8004b38:	f04f 0300 	mov.w	r3, #0
 8004b3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b40:	4659      	mov	r1, fp
 8004b42:	00cb      	lsls	r3, r1, #3
 8004b44:	4651      	mov	r1, sl
 8004b46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b4a:	4651      	mov	r1, sl
 8004b4c:	00ca      	lsls	r2, r1, #3
 8004b4e:	4610      	mov	r0, r2
 8004b50:	4619      	mov	r1, r3
 8004b52:	4603      	mov	r3, r0
 8004b54:	4642      	mov	r2, r8
 8004b56:	189b      	adds	r3, r3, r2
 8004b58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b5c:	464b      	mov	r3, r9
 8004b5e:	460a      	mov	r2, r1
 8004b60:	eb42 0303 	adc.w	r3, r2, r3
 8004b64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	18db      	adds	r3, r3, r3
 8004b80:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b82:	4613      	mov	r3, r2
 8004b84:	eb42 0303 	adc.w	r3, r2, r3
 8004b88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b92:	f7fc f879 	bl	8000c88 <__aeabi_uldivmod>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4b0d      	ldr	r3, [pc, #52]	; (8004bd0 <UART_SetConfig+0x2d4>)
 8004b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba0:	095b      	lsrs	r3, r3, #5
 8004ba2:	2164      	movs	r1, #100	; 0x64
 8004ba4:	fb01 f303 	mul.w	r3, r1, r3
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	3332      	adds	r3, #50	; 0x32
 8004bae:	4a08      	ldr	r2, [pc, #32]	; (8004bd0 <UART_SetConfig+0x2d4>)
 8004bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb4:	095b      	lsrs	r3, r3, #5
 8004bb6:	f003 0207 	and.w	r2, r3, #7
 8004bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4422      	add	r2, r4
 8004bc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004bc4:	e105      	b.n	8004dd2 <UART_SetConfig+0x4d6>
 8004bc6:	bf00      	nop
 8004bc8:	40011000 	.word	0x40011000
 8004bcc:	40011400 	.word	0x40011400
 8004bd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004bde:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004be2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004be6:	4642      	mov	r2, r8
 8004be8:	464b      	mov	r3, r9
 8004bea:	1891      	adds	r1, r2, r2
 8004bec:	6239      	str	r1, [r7, #32]
 8004bee:	415b      	adcs	r3, r3
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8004bf2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bf6:	4641      	mov	r1, r8
 8004bf8:	1854      	adds	r4, r2, r1
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	eb43 0501 	adc.w	r5, r3, r1
 8004c00:	f04f 0200 	mov.w	r2, #0
 8004c04:	f04f 0300 	mov.w	r3, #0
 8004c08:	00eb      	lsls	r3, r5, #3
 8004c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c0e:	00e2      	lsls	r2, r4, #3
 8004c10:	4614      	mov	r4, r2
 8004c12:	461d      	mov	r5, r3
 8004c14:	4643      	mov	r3, r8
 8004c16:	18e3      	adds	r3, r4, r3
 8004c18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c1c:	464b      	mov	r3, r9
 8004c1e:	eb45 0303 	adc.w	r3, r5, r3
 8004c22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004c32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	f04f 0300 	mov.w	r3, #0
 8004c3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004c42:	4629      	mov	r1, r5
 8004c44:	008b      	lsls	r3, r1, #2
 8004c46:	4621      	mov	r1, r4
 8004c48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c4c:	4621      	mov	r1, r4
 8004c4e:	008a      	lsls	r2, r1, #2
 8004c50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c54:	f7fc f818 	bl	8000c88 <__aeabi_uldivmod>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4b60      	ldr	r3, [pc, #384]	; (8004de0 <UART_SetConfig+0x4e4>)
 8004c5e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c62:	095b      	lsrs	r3, r3, #5
 8004c64:	011c      	lsls	r4, r3, #4
 8004c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c78:	4642      	mov	r2, r8
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	1891      	adds	r1, r2, r2
 8004c7e:	61b9      	str	r1, [r7, #24]
 8004c80:	415b      	adcs	r3, r3
 8004c82:	61fb      	str	r3, [r7, #28]
 8004c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c88:	4641      	mov	r1, r8
 8004c8a:	1851      	adds	r1, r2, r1
 8004c8c:	6139      	str	r1, [r7, #16]
 8004c8e:	4649      	mov	r1, r9
 8004c90:	414b      	adcs	r3, r1
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ca0:	4659      	mov	r1, fp
 8004ca2:	00cb      	lsls	r3, r1, #3
 8004ca4:	4651      	mov	r1, sl
 8004ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004caa:	4651      	mov	r1, sl
 8004cac:	00ca      	lsls	r2, r1, #3
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	4642      	mov	r2, r8
 8004cb6:	189b      	adds	r3, r3, r2
 8004cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004cbc:	464b      	mov	r3, r9
 8004cbe:	460a      	mov	r2, r1
 8004cc0:	eb42 0303 	adc.w	r3, r2, r3
 8004cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8004cd2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004ce0:	4649      	mov	r1, r9
 8004ce2:	008b      	lsls	r3, r1, #2
 8004ce4:	4641      	mov	r1, r8
 8004ce6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cea:	4641      	mov	r1, r8
 8004cec:	008a      	lsls	r2, r1, #2
 8004cee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004cf2:	f7fb ffc9 	bl	8000c88 <__aeabi_uldivmod>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	4b39      	ldr	r3, [pc, #228]	; (8004de0 <UART_SetConfig+0x4e4>)
 8004cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8004d00:	095b      	lsrs	r3, r3, #5
 8004d02:	2164      	movs	r1, #100	; 0x64
 8004d04:	fb01 f303 	mul.w	r3, r1, r3
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	3332      	adds	r3, #50	; 0x32
 8004d0e:	4a34      	ldr	r2, [pc, #208]	; (8004de0 <UART_SetConfig+0x4e4>)
 8004d10:	fba2 2303 	umull	r2, r3, r2, r3
 8004d14:	095b      	lsrs	r3, r3, #5
 8004d16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d1a:	441c      	add	r4, r3
 8004d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d20:	2200      	movs	r2, #0
 8004d22:	673b      	str	r3, [r7, #112]	; 0x70
 8004d24:	677a      	str	r2, [r7, #116]	; 0x74
 8004d26:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004d2a:	4642      	mov	r2, r8
 8004d2c:	464b      	mov	r3, r9
 8004d2e:	1891      	adds	r1, r2, r2
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	415b      	adcs	r3, r3
 8004d34:	60fb      	str	r3, [r7, #12]
 8004d36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d3a:	4641      	mov	r1, r8
 8004d3c:	1851      	adds	r1, r2, r1
 8004d3e:	6039      	str	r1, [r7, #0]
 8004d40:	4649      	mov	r1, r9
 8004d42:	414b      	adcs	r3, r1
 8004d44:	607b      	str	r3, [r7, #4]
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	f04f 0300 	mov.w	r3, #0
 8004d4e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d52:	4659      	mov	r1, fp
 8004d54:	00cb      	lsls	r3, r1, #3
 8004d56:	4651      	mov	r1, sl
 8004d58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d5c:	4651      	mov	r1, sl
 8004d5e:	00ca      	lsls	r2, r1, #3
 8004d60:	4610      	mov	r0, r2
 8004d62:	4619      	mov	r1, r3
 8004d64:	4603      	mov	r3, r0
 8004d66:	4642      	mov	r2, r8
 8004d68:	189b      	adds	r3, r3, r2
 8004d6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d6c:	464b      	mov	r3, r9
 8004d6e:	460a      	mov	r2, r1
 8004d70:	eb42 0303 	adc.w	r3, r2, r3
 8004d74:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	663b      	str	r3, [r7, #96]	; 0x60
 8004d80:	667a      	str	r2, [r7, #100]	; 0x64
 8004d82:	f04f 0200 	mov.w	r2, #0
 8004d86:	f04f 0300 	mov.w	r3, #0
 8004d8a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d8e:	4649      	mov	r1, r9
 8004d90:	008b      	lsls	r3, r1, #2
 8004d92:	4641      	mov	r1, r8
 8004d94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d98:	4641      	mov	r1, r8
 8004d9a:	008a      	lsls	r2, r1, #2
 8004d9c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004da0:	f7fb ff72 	bl	8000c88 <__aeabi_uldivmod>
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4b0d      	ldr	r3, [pc, #52]	; (8004de0 <UART_SetConfig+0x4e4>)
 8004daa:	fba3 1302 	umull	r1, r3, r3, r2
 8004dae:	095b      	lsrs	r3, r3, #5
 8004db0:	2164      	movs	r1, #100	; 0x64
 8004db2:	fb01 f303 	mul.w	r3, r1, r3
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	3332      	adds	r3, #50	; 0x32
 8004dbc:	4a08      	ldr	r2, [pc, #32]	; (8004de0 <UART_SetConfig+0x4e4>)
 8004dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc2:	095b      	lsrs	r3, r3, #5
 8004dc4:	f003 020f 	and.w	r2, r3, #15
 8004dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4422      	add	r2, r4
 8004dd0:	609a      	str	r2, [r3, #8]
}
 8004dd2:	bf00      	nop
 8004dd4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dde:	bf00      	nop
 8004de0:	51eb851f 	.word	0x51eb851f

08004de4 <__errno>:
 8004de4:	4b01      	ldr	r3, [pc, #4]	; (8004dec <__errno+0x8>)
 8004de6:	6818      	ldr	r0, [r3, #0]
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	2000000c 	.word	0x2000000c

08004df0 <__libc_init_array>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	4d0d      	ldr	r5, [pc, #52]	; (8004e28 <__libc_init_array+0x38>)
 8004df4:	4c0d      	ldr	r4, [pc, #52]	; (8004e2c <__libc_init_array+0x3c>)
 8004df6:	1b64      	subs	r4, r4, r5
 8004df8:	10a4      	asrs	r4, r4, #2
 8004dfa:	2600      	movs	r6, #0
 8004dfc:	42a6      	cmp	r6, r4
 8004dfe:	d109      	bne.n	8004e14 <__libc_init_array+0x24>
 8004e00:	4d0b      	ldr	r5, [pc, #44]	; (8004e30 <__libc_init_array+0x40>)
 8004e02:	4c0c      	ldr	r4, [pc, #48]	; (8004e34 <__libc_init_array+0x44>)
 8004e04:	f003 fe4a 	bl	8008a9c <_init>
 8004e08:	1b64      	subs	r4, r4, r5
 8004e0a:	10a4      	asrs	r4, r4, #2
 8004e0c:	2600      	movs	r6, #0
 8004e0e:	42a6      	cmp	r6, r4
 8004e10:	d105      	bne.n	8004e1e <__libc_init_array+0x2e>
 8004e12:	bd70      	pop	{r4, r5, r6, pc}
 8004e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e18:	4798      	blx	r3
 8004e1a:	3601      	adds	r6, #1
 8004e1c:	e7ee      	b.n	8004dfc <__libc_init_array+0xc>
 8004e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e22:	4798      	blx	r3
 8004e24:	3601      	adds	r6, #1
 8004e26:	e7f2      	b.n	8004e0e <__libc_init_array+0x1e>
 8004e28:	08008f48 	.word	0x08008f48
 8004e2c:	08008f48 	.word	0x08008f48
 8004e30:	08008f48 	.word	0x08008f48
 8004e34:	08008f4c 	.word	0x08008f4c

08004e38 <memset>:
 8004e38:	4402      	add	r2, r0
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d100      	bne.n	8004e42 <memset+0xa>
 8004e40:	4770      	bx	lr
 8004e42:	f803 1b01 	strb.w	r1, [r3], #1
 8004e46:	e7f9      	b.n	8004e3c <memset+0x4>

08004e48 <__cvt>:
 8004e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e4c:	ec55 4b10 	vmov	r4, r5, d0
 8004e50:	2d00      	cmp	r5, #0
 8004e52:	460e      	mov	r6, r1
 8004e54:	4619      	mov	r1, r3
 8004e56:	462b      	mov	r3, r5
 8004e58:	bfbb      	ittet	lt
 8004e5a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e5e:	461d      	movlt	r5, r3
 8004e60:	2300      	movge	r3, #0
 8004e62:	232d      	movlt	r3, #45	; 0x2d
 8004e64:	700b      	strb	r3, [r1, #0]
 8004e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e68:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e6c:	4691      	mov	r9, r2
 8004e6e:	f023 0820 	bic.w	r8, r3, #32
 8004e72:	bfbc      	itt	lt
 8004e74:	4622      	movlt	r2, r4
 8004e76:	4614      	movlt	r4, r2
 8004e78:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e7c:	d005      	beq.n	8004e8a <__cvt+0x42>
 8004e7e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e82:	d100      	bne.n	8004e86 <__cvt+0x3e>
 8004e84:	3601      	adds	r6, #1
 8004e86:	2102      	movs	r1, #2
 8004e88:	e000      	b.n	8004e8c <__cvt+0x44>
 8004e8a:	2103      	movs	r1, #3
 8004e8c:	ab03      	add	r3, sp, #12
 8004e8e:	9301      	str	r3, [sp, #4]
 8004e90:	ab02      	add	r3, sp, #8
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	ec45 4b10 	vmov	d0, r4, r5
 8004e98:	4653      	mov	r3, sl
 8004e9a:	4632      	mov	r2, r6
 8004e9c:	f000 fcec 	bl	8005878 <_dtoa_r>
 8004ea0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ea4:	4607      	mov	r7, r0
 8004ea6:	d102      	bne.n	8004eae <__cvt+0x66>
 8004ea8:	f019 0f01 	tst.w	r9, #1
 8004eac:	d022      	beq.n	8004ef4 <__cvt+0xac>
 8004eae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004eb2:	eb07 0906 	add.w	r9, r7, r6
 8004eb6:	d110      	bne.n	8004eda <__cvt+0x92>
 8004eb8:	783b      	ldrb	r3, [r7, #0]
 8004eba:	2b30      	cmp	r3, #48	; 0x30
 8004ebc:	d10a      	bne.n	8004ed4 <__cvt+0x8c>
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	4629      	mov	r1, r5
 8004ec6:	f7fb fe1f 	bl	8000b08 <__aeabi_dcmpeq>
 8004eca:	b918      	cbnz	r0, 8004ed4 <__cvt+0x8c>
 8004ecc:	f1c6 0601 	rsb	r6, r6, #1
 8004ed0:	f8ca 6000 	str.w	r6, [sl]
 8004ed4:	f8da 3000 	ldr.w	r3, [sl]
 8004ed8:	4499      	add	r9, r3
 8004eda:	2200      	movs	r2, #0
 8004edc:	2300      	movs	r3, #0
 8004ede:	4620      	mov	r0, r4
 8004ee0:	4629      	mov	r1, r5
 8004ee2:	f7fb fe11 	bl	8000b08 <__aeabi_dcmpeq>
 8004ee6:	b108      	cbz	r0, 8004eec <__cvt+0xa4>
 8004ee8:	f8cd 900c 	str.w	r9, [sp, #12]
 8004eec:	2230      	movs	r2, #48	; 0x30
 8004eee:	9b03      	ldr	r3, [sp, #12]
 8004ef0:	454b      	cmp	r3, r9
 8004ef2:	d307      	bcc.n	8004f04 <__cvt+0xbc>
 8004ef4:	9b03      	ldr	r3, [sp, #12]
 8004ef6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ef8:	1bdb      	subs	r3, r3, r7
 8004efa:	4638      	mov	r0, r7
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	b004      	add	sp, #16
 8004f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f04:	1c59      	adds	r1, r3, #1
 8004f06:	9103      	str	r1, [sp, #12]
 8004f08:	701a      	strb	r2, [r3, #0]
 8004f0a:	e7f0      	b.n	8004eee <__cvt+0xa6>

08004f0c <__exponent>:
 8004f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2900      	cmp	r1, #0
 8004f12:	bfb8      	it	lt
 8004f14:	4249      	neglt	r1, r1
 8004f16:	f803 2b02 	strb.w	r2, [r3], #2
 8004f1a:	bfb4      	ite	lt
 8004f1c:	222d      	movlt	r2, #45	; 0x2d
 8004f1e:	222b      	movge	r2, #43	; 0x2b
 8004f20:	2909      	cmp	r1, #9
 8004f22:	7042      	strb	r2, [r0, #1]
 8004f24:	dd2a      	ble.n	8004f7c <__exponent+0x70>
 8004f26:	f10d 0407 	add.w	r4, sp, #7
 8004f2a:	46a4      	mov	ip, r4
 8004f2c:	270a      	movs	r7, #10
 8004f2e:	46a6      	mov	lr, r4
 8004f30:	460a      	mov	r2, r1
 8004f32:	fb91 f6f7 	sdiv	r6, r1, r7
 8004f36:	fb07 1516 	mls	r5, r7, r6, r1
 8004f3a:	3530      	adds	r5, #48	; 0x30
 8004f3c:	2a63      	cmp	r2, #99	; 0x63
 8004f3e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004f42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004f46:	4631      	mov	r1, r6
 8004f48:	dcf1      	bgt.n	8004f2e <__exponent+0x22>
 8004f4a:	3130      	adds	r1, #48	; 0x30
 8004f4c:	f1ae 0502 	sub.w	r5, lr, #2
 8004f50:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004f54:	1c44      	adds	r4, r0, #1
 8004f56:	4629      	mov	r1, r5
 8004f58:	4561      	cmp	r1, ip
 8004f5a:	d30a      	bcc.n	8004f72 <__exponent+0x66>
 8004f5c:	f10d 0209 	add.w	r2, sp, #9
 8004f60:	eba2 020e 	sub.w	r2, r2, lr
 8004f64:	4565      	cmp	r5, ip
 8004f66:	bf88      	it	hi
 8004f68:	2200      	movhi	r2, #0
 8004f6a:	4413      	add	r3, r2
 8004f6c:	1a18      	subs	r0, r3, r0
 8004f6e:	b003      	add	sp, #12
 8004f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f76:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004f7a:	e7ed      	b.n	8004f58 <__exponent+0x4c>
 8004f7c:	2330      	movs	r3, #48	; 0x30
 8004f7e:	3130      	adds	r1, #48	; 0x30
 8004f80:	7083      	strb	r3, [r0, #2]
 8004f82:	70c1      	strb	r1, [r0, #3]
 8004f84:	1d03      	adds	r3, r0, #4
 8004f86:	e7f1      	b.n	8004f6c <__exponent+0x60>

08004f88 <_printf_float>:
 8004f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8c:	ed2d 8b02 	vpush	{d8}
 8004f90:	b08d      	sub	sp, #52	; 0x34
 8004f92:	460c      	mov	r4, r1
 8004f94:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f98:	4616      	mov	r6, r2
 8004f9a:	461f      	mov	r7, r3
 8004f9c:	4605      	mov	r5, r0
 8004f9e:	f001 fa59 	bl	8006454 <_localeconv_r>
 8004fa2:	f8d0 a000 	ldr.w	sl, [r0]
 8004fa6:	4650      	mov	r0, sl
 8004fa8:	f7fb f932 	bl	8000210 <strlen>
 8004fac:	2300      	movs	r3, #0
 8004fae:	930a      	str	r3, [sp, #40]	; 0x28
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	9305      	str	r3, [sp, #20]
 8004fb4:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004fbc:	3307      	adds	r3, #7
 8004fbe:	f023 0307 	bic.w	r3, r3, #7
 8004fc2:	f103 0208 	add.w	r2, r3, #8
 8004fc6:	f8c8 2000 	str.w	r2, [r8]
 8004fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004fd2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004fd6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004fda:	9307      	str	r3, [sp, #28]
 8004fdc:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fe0:	ee08 0a10 	vmov	s16, r0
 8004fe4:	4b9f      	ldr	r3, [pc, #636]	; (8005264 <_printf_float+0x2dc>)
 8004fe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fea:	f04f 32ff 	mov.w	r2, #4294967295
 8004fee:	f7fb fdbd 	bl	8000b6c <__aeabi_dcmpun>
 8004ff2:	bb88      	cbnz	r0, 8005058 <_printf_float+0xd0>
 8004ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ff8:	4b9a      	ldr	r3, [pc, #616]	; (8005264 <_printf_float+0x2dc>)
 8004ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8004ffe:	f7fb fd97 	bl	8000b30 <__aeabi_dcmple>
 8005002:	bb48      	cbnz	r0, 8005058 <_printf_float+0xd0>
 8005004:	2200      	movs	r2, #0
 8005006:	2300      	movs	r3, #0
 8005008:	4640      	mov	r0, r8
 800500a:	4649      	mov	r1, r9
 800500c:	f7fb fd86 	bl	8000b1c <__aeabi_dcmplt>
 8005010:	b110      	cbz	r0, 8005018 <_printf_float+0x90>
 8005012:	232d      	movs	r3, #45	; 0x2d
 8005014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005018:	4b93      	ldr	r3, [pc, #588]	; (8005268 <_printf_float+0x2e0>)
 800501a:	4894      	ldr	r0, [pc, #592]	; (800526c <_printf_float+0x2e4>)
 800501c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005020:	bf94      	ite	ls
 8005022:	4698      	movls	r8, r3
 8005024:	4680      	movhi	r8, r0
 8005026:	2303      	movs	r3, #3
 8005028:	6123      	str	r3, [r4, #16]
 800502a:	9b05      	ldr	r3, [sp, #20]
 800502c:	f023 0204 	bic.w	r2, r3, #4
 8005030:	6022      	str	r2, [r4, #0]
 8005032:	f04f 0900 	mov.w	r9, #0
 8005036:	9700      	str	r7, [sp, #0]
 8005038:	4633      	mov	r3, r6
 800503a:	aa0b      	add	r2, sp, #44	; 0x2c
 800503c:	4621      	mov	r1, r4
 800503e:	4628      	mov	r0, r5
 8005040:	f000 f9d8 	bl	80053f4 <_printf_common>
 8005044:	3001      	adds	r0, #1
 8005046:	f040 8090 	bne.w	800516a <_printf_float+0x1e2>
 800504a:	f04f 30ff 	mov.w	r0, #4294967295
 800504e:	b00d      	add	sp, #52	; 0x34
 8005050:	ecbd 8b02 	vpop	{d8}
 8005054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005058:	4642      	mov	r2, r8
 800505a:	464b      	mov	r3, r9
 800505c:	4640      	mov	r0, r8
 800505e:	4649      	mov	r1, r9
 8005060:	f7fb fd84 	bl	8000b6c <__aeabi_dcmpun>
 8005064:	b140      	cbz	r0, 8005078 <_printf_float+0xf0>
 8005066:	464b      	mov	r3, r9
 8005068:	2b00      	cmp	r3, #0
 800506a:	bfbc      	itt	lt
 800506c:	232d      	movlt	r3, #45	; 0x2d
 800506e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005072:	487f      	ldr	r0, [pc, #508]	; (8005270 <_printf_float+0x2e8>)
 8005074:	4b7f      	ldr	r3, [pc, #508]	; (8005274 <_printf_float+0x2ec>)
 8005076:	e7d1      	b.n	800501c <_printf_float+0x94>
 8005078:	6863      	ldr	r3, [r4, #4]
 800507a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800507e:	9206      	str	r2, [sp, #24]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	d13f      	bne.n	8005104 <_printf_float+0x17c>
 8005084:	2306      	movs	r3, #6
 8005086:	6063      	str	r3, [r4, #4]
 8005088:	9b05      	ldr	r3, [sp, #20]
 800508a:	6861      	ldr	r1, [r4, #4]
 800508c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005090:	2300      	movs	r3, #0
 8005092:	9303      	str	r3, [sp, #12]
 8005094:	ab0a      	add	r3, sp, #40	; 0x28
 8005096:	e9cd b301 	strd	fp, r3, [sp, #4]
 800509a:	ab09      	add	r3, sp, #36	; 0x24
 800509c:	ec49 8b10 	vmov	d0, r8, r9
 80050a0:	9300      	str	r3, [sp, #0]
 80050a2:	6022      	str	r2, [r4, #0]
 80050a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050a8:	4628      	mov	r0, r5
 80050aa:	f7ff fecd 	bl	8004e48 <__cvt>
 80050ae:	9b06      	ldr	r3, [sp, #24]
 80050b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050b2:	2b47      	cmp	r3, #71	; 0x47
 80050b4:	4680      	mov	r8, r0
 80050b6:	d108      	bne.n	80050ca <_printf_float+0x142>
 80050b8:	1cc8      	adds	r0, r1, #3
 80050ba:	db02      	blt.n	80050c2 <_printf_float+0x13a>
 80050bc:	6863      	ldr	r3, [r4, #4]
 80050be:	4299      	cmp	r1, r3
 80050c0:	dd41      	ble.n	8005146 <_printf_float+0x1be>
 80050c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80050c6:	fa5f fb8b 	uxtb.w	fp, fp
 80050ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80050ce:	d820      	bhi.n	8005112 <_printf_float+0x18a>
 80050d0:	3901      	subs	r1, #1
 80050d2:	465a      	mov	r2, fp
 80050d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80050d8:	9109      	str	r1, [sp, #36]	; 0x24
 80050da:	f7ff ff17 	bl	8004f0c <__exponent>
 80050de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050e0:	1813      	adds	r3, r2, r0
 80050e2:	2a01      	cmp	r2, #1
 80050e4:	4681      	mov	r9, r0
 80050e6:	6123      	str	r3, [r4, #16]
 80050e8:	dc02      	bgt.n	80050f0 <_printf_float+0x168>
 80050ea:	6822      	ldr	r2, [r4, #0]
 80050ec:	07d2      	lsls	r2, r2, #31
 80050ee:	d501      	bpl.n	80050f4 <_printf_float+0x16c>
 80050f0:	3301      	adds	r3, #1
 80050f2:	6123      	str	r3, [r4, #16]
 80050f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d09c      	beq.n	8005036 <_printf_float+0xae>
 80050fc:	232d      	movs	r3, #45	; 0x2d
 80050fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005102:	e798      	b.n	8005036 <_printf_float+0xae>
 8005104:	9a06      	ldr	r2, [sp, #24]
 8005106:	2a47      	cmp	r2, #71	; 0x47
 8005108:	d1be      	bne.n	8005088 <_printf_float+0x100>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1bc      	bne.n	8005088 <_printf_float+0x100>
 800510e:	2301      	movs	r3, #1
 8005110:	e7b9      	b.n	8005086 <_printf_float+0xfe>
 8005112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005116:	d118      	bne.n	800514a <_printf_float+0x1c2>
 8005118:	2900      	cmp	r1, #0
 800511a:	6863      	ldr	r3, [r4, #4]
 800511c:	dd0b      	ble.n	8005136 <_printf_float+0x1ae>
 800511e:	6121      	str	r1, [r4, #16]
 8005120:	b913      	cbnz	r3, 8005128 <_printf_float+0x1a0>
 8005122:	6822      	ldr	r2, [r4, #0]
 8005124:	07d0      	lsls	r0, r2, #31
 8005126:	d502      	bpl.n	800512e <_printf_float+0x1a6>
 8005128:	3301      	adds	r3, #1
 800512a:	440b      	add	r3, r1
 800512c:	6123      	str	r3, [r4, #16]
 800512e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005130:	f04f 0900 	mov.w	r9, #0
 8005134:	e7de      	b.n	80050f4 <_printf_float+0x16c>
 8005136:	b913      	cbnz	r3, 800513e <_printf_float+0x1b6>
 8005138:	6822      	ldr	r2, [r4, #0]
 800513a:	07d2      	lsls	r2, r2, #31
 800513c:	d501      	bpl.n	8005142 <_printf_float+0x1ba>
 800513e:	3302      	adds	r3, #2
 8005140:	e7f4      	b.n	800512c <_printf_float+0x1a4>
 8005142:	2301      	movs	r3, #1
 8005144:	e7f2      	b.n	800512c <_printf_float+0x1a4>
 8005146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800514a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800514c:	4299      	cmp	r1, r3
 800514e:	db05      	blt.n	800515c <_printf_float+0x1d4>
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	6121      	str	r1, [r4, #16]
 8005154:	07d8      	lsls	r0, r3, #31
 8005156:	d5ea      	bpl.n	800512e <_printf_float+0x1a6>
 8005158:	1c4b      	adds	r3, r1, #1
 800515a:	e7e7      	b.n	800512c <_printf_float+0x1a4>
 800515c:	2900      	cmp	r1, #0
 800515e:	bfd4      	ite	le
 8005160:	f1c1 0202 	rsble	r2, r1, #2
 8005164:	2201      	movgt	r2, #1
 8005166:	4413      	add	r3, r2
 8005168:	e7e0      	b.n	800512c <_printf_float+0x1a4>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	055a      	lsls	r2, r3, #21
 800516e:	d407      	bmi.n	8005180 <_printf_float+0x1f8>
 8005170:	6923      	ldr	r3, [r4, #16]
 8005172:	4642      	mov	r2, r8
 8005174:	4631      	mov	r1, r6
 8005176:	4628      	mov	r0, r5
 8005178:	47b8      	blx	r7
 800517a:	3001      	adds	r0, #1
 800517c:	d12c      	bne.n	80051d8 <_printf_float+0x250>
 800517e:	e764      	b.n	800504a <_printf_float+0xc2>
 8005180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005184:	f240 80e0 	bls.w	8005348 <_printf_float+0x3c0>
 8005188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800518c:	2200      	movs	r2, #0
 800518e:	2300      	movs	r3, #0
 8005190:	f7fb fcba 	bl	8000b08 <__aeabi_dcmpeq>
 8005194:	2800      	cmp	r0, #0
 8005196:	d034      	beq.n	8005202 <_printf_float+0x27a>
 8005198:	4a37      	ldr	r2, [pc, #220]	; (8005278 <_printf_float+0x2f0>)
 800519a:	2301      	movs	r3, #1
 800519c:	4631      	mov	r1, r6
 800519e:	4628      	mov	r0, r5
 80051a0:	47b8      	blx	r7
 80051a2:	3001      	adds	r0, #1
 80051a4:	f43f af51 	beq.w	800504a <_printf_float+0xc2>
 80051a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051ac:	429a      	cmp	r2, r3
 80051ae:	db02      	blt.n	80051b6 <_printf_float+0x22e>
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	07d8      	lsls	r0, r3, #31
 80051b4:	d510      	bpl.n	80051d8 <_printf_float+0x250>
 80051b6:	ee18 3a10 	vmov	r3, s16
 80051ba:	4652      	mov	r2, sl
 80051bc:	4631      	mov	r1, r6
 80051be:	4628      	mov	r0, r5
 80051c0:	47b8      	blx	r7
 80051c2:	3001      	adds	r0, #1
 80051c4:	f43f af41 	beq.w	800504a <_printf_float+0xc2>
 80051c8:	f04f 0800 	mov.w	r8, #0
 80051cc:	f104 091a 	add.w	r9, r4, #26
 80051d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d2:	3b01      	subs	r3, #1
 80051d4:	4543      	cmp	r3, r8
 80051d6:	dc09      	bgt.n	80051ec <_printf_float+0x264>
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	079b      	lsls	r3, r3, #30
 80051dc:	f100 8105 	bmi.w	80053ea <_printf_float+0x462>
 80051e0:	68e0      	ldr	r0, [r4, #12]
 80051e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051e4:	4298      	cmp	r0, r3
 80051e6:	bfb8      	it	lt
 80051e8:	4618      	movlt	r0, r3
 80051ea:	e730      	b.n	800504e <_printf_float+0xc6>
 80051ec:	2301      	movs	r3, #1
 80051ee:	464a      	mov	r2, r9
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	47b8      	blx	r7
 80051f6:	3001      	adds	r0, #1
 80051f8:	f43f af27 	beq.w	800504a <_printf_float+0xc2>
 80051fc:	f108 0801 	add.w	r8, r8, #1
 8005200:	e7e6      	b.n	80051d0 <_printf_float+0x248>
 8005202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005204:	2b00      	cmp	r3, #0
 8005206:	dc39      	bgt.n	800527c <_printf_float+0x2f4>
 8005208:	4a1b      	ldr	r2, [pc, #108]	; (8005278 <_printf_float+0x2f0>)
 800520a:	2301      	movs	r3, #1
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f af19 	beq.w	800504a <_printf_float+0xc2>
 8005218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800521c:	4313      	orrs	r3, r2
 800521e:	d102      	bne.n	8005226 <_printf_float+0x29e>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	07d9      	lsls	r1, r3, #31
 8005224:	d5d8      	bpl.n	80051d8 <_printf_float+0x250>
 8005226:	ee18 3a10 	vmov	r3, s16
 800522a:	4652      	mov	r2, sl
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af09 	beq.w	800504a <_printf_float+0xc2>
 8005238:	f04f 0900 	mov.w	r9, #0
 800523c:	f104 0a1a 	add.w	sl, r4, #26
 8005240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005242:	425b      	negs	r3, r3
 8005244:	454b      	cmp	r3, r9
 8005246:	dc01      	bgt.n	800524c <_printf_float+0x2c4>
 8005248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800524a:	e792      	b.n	8005172 <_printf_float+0x1ea>
 800524c:	2301      	movs	r3, #1
 800524e:	4652      	mov	r2, sl
 8005250:	4631      	mov	r1, r6
 8005252:	4628      	mov	r0, r5
 8005254:	47b8      	blx	r7
 8005256:	3001      	adds	r0, #1
 8005258:	f43f aef7 	beq.w	800504a <_printf_float+0xc2>
 800525c:	f109 0901 	add.w	r9, r9, #1
 8005260:	e7ee      	b.n	8005240 <_printf_float+0x2b8>
 8005262:	bf00      	nop
 8005264:	7fefffff 	.word	0x7fefffff
 8005268:	08008b38 	.word	0x08008b38
 800526c:	08008b3c 	.word	0x08008b3c
 8005270:	08008b44 	.word	0x08008b44
 8005274:	08008b40 	.word	0x08008b40
 8005278:	08008b48 	.word	0x08008b48
 800527c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800527e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005280:	429a      	cmp	r2, r3
 8005282:	bfa8      	it	ge
 8005284:	461a      	movge	r2, r3
 8005286:	2a00      	cmp	r2, #0
 8005288:	4691      	mov	r9, r2
 800528a:	dc37      	bgt.n	80052fc <_printf_float+0x374>
 800528c:	f04f 0b00 	mov.w	fp, #0
 8005290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005294:	f104 021a 	add.w	r2, r4, #26
 8005298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800529a:	9305      	str	r3, [sp, #20]
 800529c:	eba3 0309 	sub.w	r3, r3, r9
 80052a0:	455b      	cmp	r3, fp
 80052a2:	dc33      	bgt.n	800530c <_printf_float+0x384>
 80052a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052a8:	429a      	cmp	r2, r3
 80052aa:	db3b      	blt.n	8005324 <_printf_float+0x39c>
 80052ac:	6823      	ldr	r3, [r4, #0]
 80052ae:	07da      	lsls	r2, r3, #31
 80052b0:	d438      	bmi.n	8005324 <_printf_float+0x39c>
 80052b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052b4:	9a05      	ldr	r2, [sp, #20]
 80052b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052b8:	1a9a      	subs	r2, r3, r2
 80052ba:	eba3 0901 	sub.w	r9, r3, r1
 80052be:	4591      	cmp	r9, r2
 80052c0:	bfa8      	it	ge
 80052c2:	4691      	movge	r9, r2
 80052c4:	f1b9 0f00 	cmp.w	r9, #0
 80052c8:	dc35      	bgt.n	8005336 <_printf_float+0x3ae>
 80052ca:	f04f 0800 	mov.w	r8, #0
 80052ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052d2:	f104 0a1a 	add.w	sl, r4, #26
 80052d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052da:	1a9b      	subs	r3, r3, r2
 80052dc:	eba3 0309 	sub.w	r3, r3, r9
 80052e0:	4543      	cmp	r3, r8
 80052e2:	f77f af79 	ble.w	80051d8 <_printf_float+0x250>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f aeaa 	beq.w	800504a <_printf_float+0xc2>
 80052f6:	f108 0801 	add.w	r8, r8, #1
 80052fa:	e7ec      	b.n	80052d6 <_printf_float+0x34e>
 80052fc:	4613      	mov	r3, r2
 80052fe:	4631      	mov	r1, r6
 8005300:	4642      	mov	r2, r8
 8005302:	4628      	mov	r0, r5
 8005304:	47b8      	blx	r7
 8005306:	3001      	adds	r0, #1
 8005308:	d1c0      	bne.n	800528c <_printf_float+0x304>
 800530a:	e69e      	b.n	800504a <_printf_float+0xc2>
 800530c:	2301      	movs	r3, #1
 800530e:	4631      	mov	r1, r6
 8005310:	4628      	mov	r0, r5
 8005312:	9205      	str	r2, [sp, #20]
 8005314:	47b8      	blx	r7
 8005316:	3001      	adds	r0, #1
 8005318:	f43f ae97 	beq.w	800504a <_printf_float+0xc2>
 800531c:	9a05      	ldr	r2, [sp, #20]
 800531e:	f10b 0b01 	add.w	fp, fp, #1
 8005322:	e7b9      	b.n	8005298 <_printf_float+0x310>
 8005324:	ee18 3a10 	vmov	r3, s16
 8005328:	4652      	mov	r2, sl
 800532a:	4631      	mov	r1, r6
 800532c:	4628      	mov	r0, r5
 800532e:	47b8      	blx	r7
 8005330:	3001      	adds	r0, #1
 8005332:	d1be      	bne.n	80052b2 <_printf_float+0x32a>
 8005334:	e689      	b.n	800504a <_printf_float+0xc2>
 8005336:	9a05      	ldr	r2, [sp, #20]
 8005338:	464b      	mov	r3, r9
 800533a:	4442      	add	r2, r8
 800533c:	4631      	mov	r1, r6
 800533e:	4628      	mov	r0, r5
 8005340:	47b8      	blx	r7
 8005342:	3001      	adds	r0, #1
 8005344:	d1c1      	bne.n	80052ca <_printf_float+0x342>
 8005346:	e680      	b.n	800504a <_printf_float+0xc2>
 8005348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800534a:	2a01      	cmp	r2, #1
 800534c:	dc01      	bgt.n	8005352 <_printf_float+0x3ca>
 800534e:	07db      	lsls	r3, r3, #31
 8005350:	d538      	bpl.n	80053c4 <_printf_float+0x43c>
 8005352:	2301      	movs	r3, #1
 8005354:	4642      	mov	r2, r8
 8005356:	4631      	mov	r1, r6
 8005358:	4628      	mov	r0, r5
 800535a:	47b8      	blx	r7
 800535c:	3001      	adds	r0, #1
 800535e:	f43f ae74 	beq.w	800504a <_printf_float+0xc2>
 8005362:	ee18 3a10 	vmov	r3, s16
 8005366:	4652      	mov	r2, sl
 8005368:	4631      	mov	r1, r6
 800536a:	4628      	mov	r0, r5
 800536c:	47b8      	blx	r7
 800536e:	3001      	adds	r0, #1
 8005370:	f43f ae6b 	beq.w	800504a <_printf_float+0xc2>
 8005374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005378:	2200      	movs	r2, #0
 800537a:	2300      	movs	r3, #0
 800537c:	f7fb fbc4 	bl	8000b08 <__aeabi_dcmpeq>
 8005380:	b9d8      	cbnz	r0, 80053ba <_printf_float+0x432>
 8005382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005384:	f108 0201 	add.w	r2, r8, #1
 8005388:	3b01      	subs	r3, #1
 800538a:	4631      	mov	r1, r6
 800538c:	4628      	mov	r0, r5
 800538e:	47b8      	blx	r7
 8005390:	3001      	adds	r0, #1
 8005392:	d10e      	bne.n	80053b2 <_printf_float+0x42a>
 8005394:	e659      	b.n	800504a <_printf_float+0xc2>
 8005396:	2301      	movs	r3, #1
 8005398:	4652      	mov	r2, sl
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	f43f ae52 	beq.w	800504a <_printf_float+0xc2>
 80053a6:	f108 0801 	add.w	r8, r8, #1
 80053aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053ac:	3b01      	subs	r3, #1
 80053ae:	4543      	cmp	r3, r8
 80053b0:	dcf1      	bgt.n	8005396 <_printf_float+0x40e>
 80053b2:	464b      	mov	r3, r9
 80053b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80053b8:	e6dc      	b.n	8005174 <_printf_float+0x1ec>
 80053ba:	f04f 0800 	mov.w	r8, #0
 80053be:	f104 0a1a 	add.w	sl, r4, #26
 80053c2:	e7f2      	b.n	80053aa <_printf_float+0x422>
 80053c4:	2301      	movs	r3, #1
 80053c6:	4642      	mov	r2, r8
 80053c8:	e7df      	b.n	800538a <_printf_float+0x402>
 80053ca:	2301      	movs	r3, #1
 80053cc:	464a      	mov	r2, r9
 80053ce:	4631      	mov	r1, r6
 80053d0:	4628      	mov	r0, r5
 80053d2:	47b8      	blx	r7
 80053d4:	3001      	adds	r0, #1
 80053d6:	f43f ae38 	beq.w	800504a <_printf_float+0xc2>
 80053da:	f108 0801 	add.w	r8, r8, #1
 80053de:	68e3      	ldr	r3, [r4, #12]
 80053e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053e2:	1a5b      	subs	r3, r3, r1
 80053e4:	4543      	cmp	r3, r8
 80053e6:	dcf0      	bgt.n	80053ca <_printf_float+0x442>
 80053e8:	e6fa      	b.n	80051e0 <_printf_float+0x258>
 80053ea:	f04f 0800 	mov.w	r8, #0
 80053ee:	f104 0919 	add.w	r9, r4, #25
 80053f2:	e7f4      	b.n	80053de <_printf_float+0x456>

080053f4 <_printf_common>:
 80053f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f8:	4616      	mov	r6, r2
 80053fa:	4699      	mov	r9, r3
 80053fc:	688a      	ldr	r2, [r1, #8]
 80053fe:	690b      	ldr	r3, [r1, #16]
 8005400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005404:	4293      	cmp	r3, r2
 8005406:	bfb8      	it	lt
 8005408:	4613      	movlt	r3, r2
 800540a:	6033      	str	r3, [r6, #0]
 800540c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005410:	4607      	mov	r7, r0
 8005412:	460c      	mov	r4, r1
 8005414:	b10a      	cbz	r2, 800541a <_printf_common+0x26>
 8005416:	3301      	adds	r3, #1
 8005418:	6033      	str	r3, [r6, #0]
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	0699      	lsls	r1, r3, #26
 800541e:	bf42      	ittt	mi
 8005420:	6833      	ldrmi	r3, [r6, #0]
 8005422:	3302      	addmi	r3, #2
 8005424:	6033      	strmi	r3, [r6, #0]
 8005426:	6825      	ldr	r5, [r4, #0]
 8005428:	f015 0506 	ands.w	r5, r5, #6
 800542c:	d106      	bne.n	800543c <_printf_common+0x48>
 800542e:	f104 0a19 	add.w	sl, r4, #25
 8005432:	68e3      	ldr	r3, [r4, #12]
 8005434:	6832      	ldr	r2, [r6, #0]
 8005436:	1a9b      	subs	r3, r3, r2
 8005438:	42ab      	cmp	r3, r5
 800543a:	dc26      	bgt.n	800548a <_printf_common+0x96>
 800543c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005440:	1e13      	subs	r3, r2, #0
 8005442:	6822      	ldr	r2, [r4, #0]
 8005444:	bf18      	it	ne
 8005446:	2301      	movne	r3, #1
 8005448:	0692      	lsls	r2, r2, #26
 800544a:	d42b      	bmi.n	80054a4 <_printf_common+0xb0>
 800544c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005450:	4649      	mov	r1, r9
 8005452:	4638      	mov	r0, r7
 8005454:	47c0      	blx	r8
 8005456:	3001      	adds	r0, #1
 8005458:	d01e      	beq.n	8005498 <_printf_common+0xa4>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	68e5      	ldr	r5, [r4, #12]
 800545e:	6832      	ldr	r2, [r6, #0]
 8005460:	f003 0306 	and.w	r3, r3, #6
 8005464:	2b04      	cmp	r3, #4
 8005466:	bf08      	it	eq
 8005468:	1aad      	subeq	r5, r5, r2
 800546a:	68a3      	ldr	r3, [r4, #8]
 800546c:	6922      	ldr	r2, [r4, #16]
 800546e:	bf0c      	ite	eq
 8005470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005474:	2500      	movne	r5, #0
 8005476:	4293      	cmp	r3, r2
 8005478:	bfc4      	itt	gt
 800547a:	1a9b      	subgt	r3, r3, r2
 800547c:	18ed      	addgt	r5, r5, r3
 800547e:	2600      	movs	r6, #0
 8005480:	341a      	adds	r4, #26
 8005482:	42b5      	cmp	r5, r6
 8005484:	d11a      	bne.n	80054bc <_printf_common+0xc8>
 8005486:	2000      	movs	r0, #0
 8005488:	e008      	b.n	800549c <_printf_common+0xa8>
 800548a:	2301      	movs	r3, #1
 800548c:	4652      	mov	r2, sl
 800548e:	4649      	mov	r1, r9
 8005490:	4638      	mov	r0, r7
 8005492:	47c0      	blx	r8
 8005494:	3001      	adds	r0, #1
 8005496:	d103      	bne.n	80054a0 <_printf_common+0xac>
 8005498:	f04f 30ff 	mov.w	r0, #4294967295
 800549c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a0:	3501      	adds	r5, #1
 80054a2:	e7c6      	b.n	8005432 <_printf_common+0x3e>
 80054a4:	18e1      	adds	r1, r4, r3
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	2030      	movs	r0, #48	; 0x30
 80054aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054ae:	4422      	add	r2, r4
 80054b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054b8:	3302      	adds	r3, #2
 80054ba:	e7c7      	b.n	800544c <_printf_common+0x58>
 80054bc:	2301      	movs	r3, #1
 80054be:	4622      	mov	r2, r4
 80054c0:	4649      	mov	r1, r9
 80054c2:	4638      	mov	r0, r7
 80054c4:	47c0      	blx	r8
 80054c6:	3001      	adds	r0, #1
 80054c8:	d0e6      	beq.n	8005498 <_printf_common+0xa4>
 80054ca:	3601      	adds	r6, #1
 80054cc:	e7d9      	b.n	8005482 <_printf_common+0x8e>
	...

080054d0 <_printf_i>:
 80054d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054d4:	7e0f      	ldrb	r7, [r1, #24]
 80054d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054d8:	2f78      	cmp	r7, #120	; 0x78
 80054da:	4691      	mov	r9, r2
 80054dc:	4680      	mov	r8, r0
 80054de:	460c      	mov	r4, r1
 80054e0:	469a      	mov	sl, r3
 80054e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054e6:	d807      	bhi.n	80054f8 <_printf_i+0x28>
 80054e8:	2f62      	cmp	r7, #98	; 0x62
 80054ea:	d80a      	bhi.n	8005502 <_printf_i+0x32>
 80054ec:	2f00      	cmp	r7, #0
 80054ee:	f000 80d8 	beq.w	80056a2 <_printf_i+0x1d2>
 80054f2:	2f58      	cmp	r7, #88	; 0x58
 80054f4:	f000 80a3 	beq.w	800563e <_printf_i+0x16e>
 80054f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005500:	e03a      	b.n	8005578 <_printf_i+0xa8>
 8005502:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005506:	2b15      	cmp	r3, #21
 8005508:	d8f6      	bhi.n	80054f8 <_printf_i+0x28>
 800550a:	a101      	add	r1, pc, #4	; (adr r1, 8005510 <_printf_i+0x40>)
 800550c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005510:	08005569 	.word	0x08005569
 8005514:	0800557d 	.word	0x0800557d
 8005518:	080054f9 	.word	0x080054f9
 800551c:	080054f9 	.word	0x080054f9
 8005520:	080054f9 	.word	0x080054f9
 8005524:	080054f9 	.word	0x080054f9
 8005528:	0800557d 	.word	0x0800557d
 800552c:	080054f9 	.word	0x080054f9
 8005530:	080054f9 	.word	0x080054f9
 8005534:	080054f9 	.word	0x080054f9
 8005538:	080054f9 	.word	0x080054f9
 800553c:	08005689 	.word	0x08005689
 8005540:	080055ad 	.word	0x080055ad
 8005544:	0800566b 	.word	0x0800566b
 8005548:	080054f9 	.word	0x080054f9
 800554c:	080054f9 	.word	0x080054f9
 8005550:	080056ab 	.word	0x080056ab
 8005554:	080054f9 	.word	0x080054f9
 8005558:	080055ad 	.word	0x080055ad
 800555c:	080054f9 	.word	0x080054f9
 8005560:	080054f9 	.word	0x080054f9
 8005564:	08005673 	.word	0x08005673
 8005568:	682b      	ldr	r3, [r5, #0]
 800556a:	1d1a      	adds	r2, r3, #4
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	602a      	str	r2, [r5, #0]
 8005570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005578:	2301      	movs	r3, #1
 800557a:	e0a3      	b.n	80056c4 <_printf_i+0x1f4>
 800557c:	6820      	ldr	r0, [r4, #0]
 800557e:	6829      	ldr	r1, [r5, #0]
 8005580:	0606      	lsls	r6, r0, #24
 8005582:	f101 0304 	add.w	r3, r1, #4
 8005586:	d50a      	bpl.n	800559e <_printf_i+0xce>
 8005588:	680e      	ldr	r6, [r1, #0]
 800558a:	602b      	str	r3, [r5, #0]
 800558c:	2e00      	cmp	r6, #0
 800558e:	da03      	bge.n	8005598 <_printf_i+0xc8>
 8005590:	232d      	movs	r3, #45	; 0x2d
 8005592:	4276      	negs	r6, r6
 8005594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005598:	485e      	ldr	r0, [pc, #376]	; (8005714 <_printf_i+0x244>)
 800559a:	230a      	movs	r3, #10
 800559c:	e019      	b.n	80055d2 <_printf_i+0x102>
 800559e:	680e      	ldr	r6, [r1, #0]
 80055a0:	602b      	str	r3, [r5, #0]
 80055a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055a6:	bf18      	it	ne
 80055a8:	b236      	sxthne	r6, r6
 80055aa:	e7ef      	b.n	800558c <_printf_i+0xbc>
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	6820      	ldr	r0, [r4, #0]
 80055b0:	1d19      	adds	r1, r3, #4
 80055b2:	6029      	str	r1, [r5, #0]
 80055b4:	0601      	lsls	r1, r0, #24
 80055b6:	d501      	bpl.n	80055bc <_printf_i+0xec>
 80055b8:	681e      	ldr	r6, [r3, #0]
 80055ba:	e002      	b.n	80055c2 <_printf_i+0xf2>
 80055bc:	0646      	lsls	r6, r0, #25
 80055be:	d5fb      	bpl.n	80055b8 <_printf_i+0xe8>
 80055c0:	881e      	ldrh	r6, [r3, #0]
 80055c2:	4854      	ldr	r0, [pc, #336]	; (8005714 <_printf_i+0x244>)
 80055c4:	2f6f      	cmp	r7, #111	; 0x6f
 80055c6:	bf0c      	ite	eq
 80055c8:	2308      	moveq	r3, #8
 80055ca:	230a      	movne	r3, #10
 80055cc:	2100      	movs	r1, #0
 80055ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055d2:	6865      	ldr	r5, [r4, #4]
 80055d4:	60a5      	str	r5, [r4, #8]
 80055d6:	2d00      	cmp	r5, #0
 80055d8:	bfa2      	ittt	ge
 80055da:	6821      	ldrge	r1, [r4, #0]
 80055dc:	f021 0104 	bicge.w	r1, r1, #4
 80055e0:	6021      	strge	r1, [r4, #0]
 80055e2:	b90e      	cbnz	r6, 80055e8 <_printf_i+0x118>
 80055e4:	2d00      	cmp	r5, #0
 80055e6:	d04d      	beq.n	8005684 <_printf_i+0x1b4>
 80055e8:	4615      	mov	r5, r2
 80055ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80055ee:	fb03 6711 	mls	r7, r3, r1, r6
 80055f2:	5dc7      	ldrb	r7, [r0, r7]
 80055f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055f8:	4637      	mov	r7, r6
 80055fa:	42bb      	cmp	r3, r7
 80055fc:	460e      	mov	r6, r1
 80055fe:	d9f4      	bls.n	80055ea <_printf_i+0x11a>
 8005600:	2b08      	cmp	r3, #8
 8005602:	d10b      	bne.n	800561c <_printf_i+0x14c>
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	07de      	lsls	r6, r3, #31
 8005608:	d508      	bpl.n	800561c <_printf_i+0x14c>
 800560a:	6923      	ldr	r3, [r4, #16]
 800560c:	6861      	ldr	r1, [r4, #4]
 800560e:	4299      	cmp	r1, r3
 8005610:	bfde      	ittt	le
 8005612:	2330      	movle	r3, #48	; 0x30
 8005614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005618:	f105 35ff 	addle.w	r5, r5, #4294967295
 800561c:	1b52      	subs	r2, r2, r5
 800561e:	6122      	str	r2, [r4, #16]
 8005620:	f8cd a000 	str.w	sl, [sp]
 8005624:	464b      	mov	r3, r9
 8005626:	aa03      	add	r2, sp, #12
 8005628:	4621      	mov	r1, r4
 800562a:	4640      	mov	r0, r8
 800562c:	f7ff fee2 	bl	80053f4 <_printf_common>
 8005630:	3001      	adds	r0, #1
 8005632:	d14c      	bne.n	80056ce <_printf_i+0x1fe>
 8005634:	f04f 30ff 	mov.w	r0, #4294967295
 8005638:	b004      	add	sp, #16
 800563a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800563e:	4835      	ldr	r0, [pc, #212]	; (8005714 <_printf_i+0x244>)
 8005640:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005644:	6829      	ldr	r1, [r5, #0]
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	f851 6b04 	ldr.w	r6, [r1], #4
 800564c:	6029      	str	r1, [r5, #0]
 800564e:	061d      	lsls	r5, r3, #24
 8005650:	d514      	bpl.n	800567c <_printf_i+0x1ac>
 8005652:	07df      	lsls	r7, r3, #31
 8005654:	bf44      	itt	mi
 8005656:	f043 0320 	orrmi.w	r3, r3, #32
 800565a:	6023      	strmi	r3, [r4, #0]
 800565c:	b91e      	cbnz	r6, 8005666 <_printf_i+0x196>
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	f023 0320 	bic.w	r3, r3, #32
 8005664:	6023      	str	r3, [r4, #0]
 8005666:	2310      	movs	r3, #16
 8005668:	e7b0      	b.n	80055cc <_printf_i+0xfc>
 800566a:	6823      	ldr	r3, [r4, #0]
 800566c:	f043 0320 	orr.w	r3, r3, #32
 8005670:	6023      	str	r3, [r4, #0]
 8005672:	2378      	movs	r3, #120	; 0x78
 8005674:	4828      	ldr	r0, [pc, #160]	; (8005718 <_printf_i+0x248>)
 8005676:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800567a:	e7e3      	b.n	8005644 <_printf_i+0x174>
 800567c:	0659      	lsls	r1, r3, #25
 800567e:	bf48      	it	mi
 8005680:	b2b6      	uxthmi	r6, r6
 8005682:	e7e6      	b.n	8005652 <_printf_i+0x182>
 8005684:	4615      	mov	r5, r2
 8005686:	e7bb      	b.n	8005600 <_printf_i+0x130>
 8005688:	682b      	ldr	r3, [r5, #0]
 800568a:	6826      	ldr	r6, [r4, #0]
 800568c:	6961      	ldr	r1, [r4, #20]
 800568e:	1d18      	adds	r0, r3, #4
 8005690:	6028      	str	r0, [r5, #0]
 8005692:	0635      	lsls	r5, r6, #24
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	d501      	bpl.n	800569c <_printf_i+0x1cc>
 8005698:	6019      	str	r1, [r3, #0]
 800569a:	e002      	b.n	80056a2 <_printf_i+0x1d2>
 800569c:	0670      	lsls	r0, r6, #25
 800569e:	d5fb      	bpl.n	8005698 <_printf_i+0x1c8>
 80056a0:	8019      	strh	r1, [r3, #0]
 80056a2:	2300      	movs	r3, #0
 80056a4:	6123      	str	r3, [r4, #16]
 80056a6:	4615      	mov	r5, r2
 80056a8:	e7ba      	b.n	8005620 <_printf_i+0x150>
 80056aa:	682b      	ldr	r3, [r5, #0]
 80056ac:	1d1a      	adds	r2, r3, #4
 80056ae:	602a      	str	r2, [r5, #0]
 80056b0:	681d      	ldr	r5, [r3, #0]
 80056b2:	6862      	ldr	r2, [r4, #4]
 80056b4:	2100      	movs	r1, #0
 80056b6:	4628      	mov	r0, r5
 80056b8:	f7fa fdb2 	bl	8000220 <memchr>
 80056bc:	b108      	cbz	r0, 80056c2 <_printf_i+0x1f2>
 80056be:	1b40      	subs	r0, r0, r5
 80056c0:	6060      	str	r0, [r4, #4]
 80056c2:	6863      	ldr	r3, [r4, #4]
 80056c4:	6123      	str	r3, [r4, #16]
 80056c6:	2300      	movs	r3, #0
 80056c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056cc:	e7a8      	b.n	8005620 <_printf_i+0x150>
 80056ce:	6923      	ldr	r3, [r4, #16]
 80056d0:	462a      	mov	r2, r5
 80056d2:	4649      	mov	r1, r9
 80056d4:	4640      	mov	r0, r8
 80056d6:	47d0      	blx	sl
 80056d8:	3001      	adds	r0, #1
 80056da:	d0ab      	beq.n	8005634 <_printf_i+0x164>
 80056dc:	6823      	ldr	r3, [r4, #0]
 80056de:	079b      	lsls	r3, r3, #30
 80056e0:	d413      	bmi.n	800570a <_printf_i+0x23a>
 80056e2:	68e0      	ldr	r0, [r4, #12]
 80056e4:	9b03      	ldr	r3, [sp, #12]
 80056e6:	4298      	cmp	r0, r3
 80056e8:	bfb8      	it	lt
 80056ea:	4618      	movlt	r0, r3
 80056ec:	e7a4      	b.n	8005638 <_printf_i+0x168>
 80056ee:	2301      	movs	r3, #1
 80056f0:	4632      	mov	r2, r6
 80056f2:	4649      	mov	r1, r9
 80056f4:	4640      	mov	r0, r8
 80056f6:	47d0      	blx	sl
 80056f8:	3001      	adds	r0, #1
 80056fa:	d09b      	beq.n	8005634 <_printf_i+0x164>
 80056fc:	3501      	adds	r5, #1
 80056fe:	68e3      	ldr	r3, [r4, #12]
 8005700:	9903      	ldr	r1, [sp, #12]
 8005702:	1a5b      	subs	r3, r3, r1
 8005704:	42ab      	cmp	r3, r5
 8005706:	dcf2      	bgt.n	80056ee <_printf_i+0x21e>
 8005708:	e7eb      	b.n	80056e2 <_printf_i+0x212>
 800570a:	2500      	movs	r5, #0
 800570c:	f104 0619 	add.w	r6, r4, #25
 8005710:	e7f5      	b.n	80056fe <_printf_i+0x22e>
 8005712:	bf00      	nop
 8005714:	08008b4a 	.word	0x08008b4a
 8005718:	08008b5b 	.word	0x08008b5b

0800571c <siprintf>:
 800571c:	b40e      	push	{r1, r2, r3}
 800571e:	b500      	push	{lr}
 8005720:	b09c      	sub	sp, #112	; 0x70
 8005722:	ab1d      	add	r3, sp, #116	; 0x74
 8005724:	9002      	str	r0, [sp, #8]
 8005726:	9006      	str	r0, [sp, #24]
 8005728:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800572c:	4809      	ldr	r0, [pc, #36]	; (8005754 <siprintf+0x38>)
 800572e:	9107      	str	r1, [sp, #28]
 8005730:	9104      	str	r1, [sp, #16]
 8005732:	4909      	ldr	r1, [pc, #36]	; (8005758 <siprintf+0x3c>)
 8005734:	f853 2b04 	ldr.w	r2, [r3], #4
 8005738:	9105      	str	r1, [sp, #20]
 800573a:	6800      	ldr	r0, [r0, #0]
 800573c:	9301      	str	r3, [sp, #4]
 800573e:	a902      	add	r1, sp, #8
 8005740:	f001 fb78 	bl	8006e34 <_svfiprintf_r>
 8005744:	9b02      	ldr	r3, [sp, #8]
 8005746:	2200      	movs	r2, #0
 8005748:	701a      	strb	r2, [r3, #0]
 800574a:	b01c      	add	sp, #112	; 0x70
 800574c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005750:	b003      	add	sp, #12
 8005752:	4770      	bx	lr
 8005754:	2000000c 	.word	0x2000000c
 8005758:	ffff0208 	.word	0xffff0208

0800575c <quorem>:
 800575c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005760:	6903      	ldr	r3, [r0, #16]
 8005762:	690c      	ldr	r4, [r1, #16]
 8005764:	42a3      	cmp	r3, r4
 8005766:	4607      	mov	r7, r0
 8005768:	f2c0 8081 	blt.w	800586e <quorem+0x112>
 800576c:	3c01      	subs	r4, #1
 800576e:	f101 0814 	add.w	r8, r1, #20
 8005772:	f100 0514 	add.w	r5, r0, #20
 8005776:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800577a:	9301      	str	r3, [sp, #4]
 800577c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005784:	3301      	adds	r3, #1
 8005786:	429a      	cmp	r2, r3
 8005788:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800578c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005790:	fbb2 f6f3 	udiv	r6, r2, r3
 8005794:	d331      	bcc.n	80057fa <quorem+0x9e>
 8005796:	f04f 0e00 	mov.w	lr, #0
 800579a:	4640      	mov	r0, r8
 800579c:	46ac      	mov	ip, r5
 800579e:	46f2      	mov	sl, lr
 80057a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80057a4:	b293      	uxth	r3, r2
 80057a6:	fb06 e303 	mla	r3, r6, r3, lr
 80057aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	ebaa 0303 	sub.w	r3, sl, r3
 80057b4:	f8dc a000 	ldr.w	sl, [ip]
 80057b8:	0c12      	lsrs	r2, r2, #16
 80057ba:	fa13 f38a 	uxtah	r3, r3, sl
 80057be:	fb06 e202 	mla	r2, r6, r2, lr
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	9b00      	ldr	r3, [sp, #0]
 80057c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80057ca:	b292      	uxth	r2, r2
 80057cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80057d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057d4:	f8bd 3000 	ldrh.w	r3, [sp]
 80057d8:	4581      	cmp	r9, r0
 80057da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057de:	f84c 3b04 	str.w	r3, [ip], #4
 80057e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80057e6:	d2db      	bcs.n	80057a0 <quorem+0x44>
 80057e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80057ec:	b92b      	cbnz	r3, 80057fa <quorem+0x9e>
 80057ee:	9b01      	ldr	r3, [sp, #4]
 80057f0:	3b04      	subs	r3, #4
 80057f2:	429d      	cmp	r5, r3
 80057f4:	461a      	mov	r2, r3
 80057f6:	d32e      	bcc.n	8005856 <quorem+0xfa>
 80057f8:	613c      	str	r4, [r7, #16]
 80057fa:	4638      	mov	r0, r7
 80057fc:	f001 f8c6 	bl	800698c <__mcmp>
 8005800:	2800      	cmp	r0, #0
 8005802:	db24      	blt.n	800584e <quorem+0xf2>
 8005804:	3601      	adds	r6, #1
 8005806:	4628      	mov	r0, r5
 8005808:	f04f 0c00 	mov.w	ip, #0
 800580c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005810:	f8d0 e000 	ldr.w	lr, [r0]
 8005814:	b293      	uxth	r3, r2
 8005816:	ebac 0303 	sub.w	r3, ip, r3
 800581a:	0c12      	lsrs	r2, r2, #16
 800581c:	fa13 f38e 	uxtah	r3, r3, lr
 8005820:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005824:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005828:	b29b      	uxth	r3, r3
 800582a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800582e:	45c1      	cmp	r9, r8
 8005830:	f840 3b04 	str.w	r3, [r0], #4
 8005834:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005838:	d2e8      	bcs.n	800580c <quorem+0xb0>
 800583a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800583e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005842:	b922      	cbnz	r2, 800584e <quorem+0xf2>
 8005844:	3b04      	subs	r3, #4
 8005846:	429d      	cmp	r5, r3
 8005848:	461a      	mov	r2, r3
 800584a:	d30a      	bcc.n	8005862 <quorem+0x106>
 800584c:	613c      	str	r4, [r7, #16]
 800584e:	4630      	mov	r0, r6
 8005850:	b003      	add	sp, #12
 8005852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005856:	6812      	ldr	r2, [r2, #0]
 8005858:	3b04      	subs	r3, #4
 800585a:	2a00      	cmp	r2, #0
 800585c:	d1cc      	bne.n	80057f8 <quorem+0x9c>
 800585e:	3c01      	subs	r4, #1
 8005860:	e7c7      	b.n	80057f2 <quorem+0x96>
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	3b04      	subs	r3, #4
 8005866:	2a00      	cmp	r2, #0
 8005868:	d1f0      	bne.n	800584c <quorem+0xf0>
 800586a:	3c01      	subs	r4, #1
 800586c:	e7eb      	b.n	8005846 <quorem+0xea>
 800586e:	2000      	movs	r0, #0
 8005870:	e7ee      	b.n	8005850 <quorem+0xf4>
 8005872:	0000      	movs	r0, r0
 8005874:	0000      	movs	r0, r0
	...

08005878 <_dtoa_r>:
 8005878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800587c:	ed2d 8b04 	vpush	{d8-d9}
 8005880:	ec57 6b10 	vmov	r6, r7, d0
 8005884:	b093      	sub	sp, #76	; 0x4c
 8005886:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005888:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800588c:	9106      	str	r1, [sp, #24]
 800588e:	ee10 aa10 	vmov	sl, s0
 8005892:	4604      	mov	r4, r0
 8005894:	9209      	str	r2, [sp, #36]	; 0x24
 8005896:	930c      	str	r3, [sp, #48]	; 0x30
 8005898:	46bb      	mov	fp, r7
 800589a:	b975      	cbnz	r5, 80058ba <_dtoa_r+0x42>
 800589c:	2010      	movs	r0, #16
 800589e:	f000 fddd 	bl	800645c <malloc>
 80058a2:	4602      	mov	r2, r0
 80058a4:	6260      	str	r0, [r4, #36]	; 0x24
 80058a6:	b920      	cbnz	r0, 80058b2 <_dtoa_r+0x3a>
 80058a8:	4ba7      	ldr	r3, [pc, #668]	; (8005b48 <_dtoa_r+0x2d0>)
 80058aa:	21ea      	movs	r1, #234	; 0xea
 80058ac:	48a7      	ldr	r0, [pc, #668]	; (8005b4c <_dtoa_r+0x2d4>)
 80058ae:	f001 fbd1 	bl	8007054 <__assert_func>
 80058b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80058b6:	6005      	str	r5, [r0, #0]
 80058b8:	60c5      	str	r5, [r0, #12]
 80058ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058bc:	6819      	ldr	r1, [r3, #0]
 80058be:	b151      	cbz	r1, 80058d6 <_dtoa_r+0x5e>
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	604a      	str	r2, [r1, #4]
 80058c4:	2301      	movs	r3, #1
 80058c6:	4093      	lsls	r3, r2
 80058c8:	608b      	str	r3, [r1, #8]
 80058ca:	4620      	mov	r0, r4
 80058cc:	f000 fe1c 	bl	8006508 <_Bfree>
 80058d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058d2:	2200      	movs	r2, #0
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	1e3b      	subs	r3, r7, #0
 80058d8:	bfaa      	itet	ge
 80058da:	2300      	movge	r3, #0
 80058dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80058e0:	f8c8 3000 	strge.w	r3, [r8]
 80058e4:	4b9a      	ldr	r3, [pc, #616]	; (8005b50 <_dtoa_r+0x2d8>)
 80058e6:	bfbc      	itt	lt
 80058e8:	2201      	movlt	r2, #1
 80058ea:	f8c8 2000 	strlt.w	r2, [r8]
 80058ee:	ea33 030b 	bics.w	r3, r3, fp
 80058f2:	d11b      	bne.n	800592c <_dtoa_r+0xb4>
 80058f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80058fa:	6013      	str	r3, [r2, #0]
 80058fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005900:	4333      	orrs	r3, r6
 8005902:	f000 8592 	beq.w	800642a <_dtoa_r+0xbb2>
 8005906:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005908:	b963      	cbnz	r3, 8005924 <_dtoa_r+0xac>
 800590a:	4b92      	ldr	r3, [pc, #584]	; (8005b54 <_dtoa_r+0x2dc>)
 800590c:	e022      	b.n	8005954 <_dtoa_r+0xdc>
 800590e:	4b92      	ldr	r3, [pc, #584]	; (8005b58 <_dtoa_r+0x2e0>)
 8005910:	9301      	str	r3, [sp, #4]
 8005912:	3308      	adds	r3, #8
 8005914:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005916:	6013      	str	r3, [r2, #0]
 8005918:	9801      	ldr	r0, [sp, #4]
 800591a:	b013      	add	sp, #76	; 0x4c
 800591c:	ecbd 8b04 	vpop	{d8-d9}
 8005920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005924:	4b8b      	ldr	r3, [pc, #556]	; (8005b54 <_dtoa_r+0x2dc>)
 8005926:	9301      	str	r3, [sp, #4]
 8005928:	3303      	adds	r3, #3
 800592a:	e7f3      	b.n	8005914 <_dtoa_r+0x9c>
 800592c:	2200      	movs	r2, #0
 800592e:	2300      	movs	r3, #0
 8005930:	4650      	mov	r0, sl
 8005932:	4659      	mov	r1, fp
 8005934:	f7fb f8e8 	bl	8000b08 <__aeabi_dcmpeq>
 8005938:	ec4b ab19 	vmov	d9, sl, fp
 800593c:	4680      	mov	r8, r0
 800593e:	b158      	cbz	r0, 8005958 <_dtoa_r+0xe0>
 8005940:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005942:	2301      	movs	r3, #1
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 856b 	beq.w	8006424 <_dtoa_r+0xbac>
 800594e:	4883      	ldr	r0, [pc, #524]	; (8005b5c <_dtoa_r+0x2e4>)
 8005950:	6018      	str	r0, [r3, #0]
 8005952:	1e43      	subs	r3, r0, #1
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	e7df      	b.n	8005918 <_dtoa_r+0xa0>
 8005958:	ec4b ab10 	vmov	d0, sl, fp
 800595c:	aa10      	add	r2, sp, #64	; 0x40
 800595e:	a911      	add	r1, sp, #68	; 0x44
 8005960:	4620      	mov	r0, r4
 8005962:	f001 f8b9 	bl	8006ad8 <__d2b>
 8005966:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800596a:	ee08 0a10 	vmov	s16, r0
 800596e:	2d00      	cmp	r5, #0
 8005970:	f000 8084 	beq.w	8005a7c <_dtoa_r+0x204>
 8005974:	ee19 3a90 	vmov	r3, s19
 8005978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800597c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005980:	4656      	mov	r6, sl
 8005982:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005986:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800598a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800598e:	4b74      	ldr	r3, [pc, #464]	; (8005b60 <_dtoa_r+0x2e8>)
 8005990:	2200      	movs	r2, #0
 8005992:	4630      	mov	r0, r6
 8005994:	4639      	mov	r1, r7
 8005996:	f7fa fc97 	bl	80002c8 <__aeabi_dsub>
 800599a:	a365      	add	r3, pc, #404	; (adr r3, 8005b30 <_dtoa_r+0x2b8>)
 800599c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a0:	f7fa fe4a 	bl	8000638 <__aeabi_dmul>
 80059a4:	a364      	add	r3, pc, #400	; (adr r3, 8005b38 <_dtoa_r+0x2c0>)
 80059a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059aa:	f7fa fc8f 	bl	80002cc <__adddf3>
 80059ae:	4606      	mov	r6, r0
 80059b0:	4628      	mov	r0, r5
 80059b2:	460f      	mov	r7, r1
 80059b4:	f7fa fdd6 	bl	8000564 <__aeabi_i2d>
 80059b8:	a361      	add	r3, pc, #388	; (adr r3, 8005b40 <_dtoa_r+0x2c8>)
 80059ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059be:	f7fa fe3b 	bl	8000638 <__aeabi_dmul>
 80059c2:	4602      	mov	r2, r0
 80059c4:	460b      	mov	r3, r1
 80059c6:	4630      	mov	r0, r6
 80059c8:	4639      	mov	r1, r7
 80059ca:	f7fa fc7f 	bl	80002cc <__adddf3>
 80059ce:	4606      	mov	r6, r0
 80059d0:	460f      	mov	r7, r1
 80059d2:	f7fb f8e1 	bl	8000b98 <__aeabi_d2iz>
 80059d6:	2200      	movs	r2, #0
 80059d8:	9000      	str	r0, [sp, #0]
 80059da:	2300      	movs	r3, #0
 80059dc:	4630      	mov	r0, r6
 80059de:	4639      	mov	r1, r7
 80059e0:	f7fb f89c 	bl	8000b1c <__aeabi_dcmplt>
 80059e4:	b150      	cbz	r0, 80059fc <_dtoa_r+0x184>
 80059e6:	9800      	ldr	r0, [sp, #0]
 80059e8:	f7fa fdbc 	bl	8000564 <__aeabi_i2d>
 80059ec:	4632      	mov	r2, r6
 80059ee:	463b      	mov	r3, r7
 80059f0:	f7fb f88a 	bl	8000b08 <__aeabi_dcmpeq>
 80059f4:	b910      	cbnz	r0, 80059fc <_dtoa_r+0x184>
 80059f6:	9b00      	ldr	r3, [sp, #0]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	9b00      	ldr	r3, [sp, #0]
 80059fe:	2b16      	cmp	r3, #22
 8005a00:	d85a      	bhi.n	8005ab8 <_dtoa_r+0x240>
 8005a02:	9a00      	ldr	r2, [sp, #0]
 8005a04:	4b57      	ldr	r3, [pc, #348]	; (8005b64 <_dtoa_r+0x2ec>)
 8005a06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0e:	ec51 0b19 	vmov	r0, r1, d9
 8005a12:	f7fb f883 	bl	8000b1c <__aeabi_dcmplt>
 8005a16:	2800      	cmp	r0, #0
 8005a18:	d050      	beq.n	8005abc <_dtoa_r+0x244>
 8005a1a:	9b00      	ldr	r3, [sp, #0]
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	9300      	str	r3, [sp, #0]
 8005a20:	2300      	movs	r3, #0
 8005a22:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a26:	1b5d      	subs	r5, r3, r5
 8005a28:	1e6b      	subs	r3, r5, #1
 8005a2a:	9305      	str	r3, [sp, #20]
 8005a2c:	bf45      	ittet	mi
 8005a2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005a32:	9304      	strmi	r3, [sp, #16]
 8005a34:	2300      	movpl	r3, #0
 8005a36:	2300      	movmi	r3, #0
 8005a38:	bf4c      	ite	mi
 8005a3a:	9305      	strmi	r3, [sp, #20]
 8005a3c:	9304      	strpl	r3, [sp, #16]
 8005a3e:	9b00      	ldr	r3, [sp, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	db3d      	blt.n	8005ac0 <_dtoa_r+0x248>
 8005a44:	9b05      	ldr	r3, [sp, #20]
 8005a46:	9a00      	ldr	r2, [sp, #0]
 8005a48:	920a      	str	r2, [sp, #40]	; 0x28
 8005a4a:	4413      	add	r3, r2
 8005a4c:	9305      	str	r3, [sp, #20]
 8005a4e:	2300      	movs	r3, #0
 8005a50:	9307      	str	r3, [sp, #28]
 8005a52:	9b06      	ldr	r3, [sp, #24]
 8005a54:	2b09      	cmp	r3, #9
 8005a56:	f200 8089 	bhi.w	8005b6c <_dtoa_r+0x2f4>
 8005a5a:	2b05      	cmp	r3, #5
 8005a5c:	bfc4      	itt	gt
 8005a5e:	3b04      	subgt	r3, #4
 8005a60:	9306      	strgt	r3, [sp, #24]
 8005a62:	9b06      	ldr	r3, [sp, #24]
 8005a64:	f1a3 0302 	sub.w	r3, r3, #2
 8005a68:	bfcc      	ite	gt
 8005a6a:	2500      	movgt	r5, #0
 8005a6c:	2501      	movle	r5, #1
 8005a6e:	2b03      	cmp	r3, #3
 8005a70:	f200 8087 	bhi.w	8005b82 <_dtoa_r+0x30a>
 8005a74:	e8df f003 	tbb	[pc, r3]
 8005a78:	59383a2d 	.word	0x59383a2d
 8005a7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005a80:	441d      	add	r5, r3
 8005a82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005a86:	2b20      	cmp	r3, #32
 8005a88:	bfc1      	itttt	gt
 8005a8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005a8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005a92:	fa0b f303 	lslgt.w	r3, fp, r3
 8005a96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005a9a:	bfda      	itte	le
 8005a9c:	f1c3 0320 	rsble	r3, r3, #32
 8005aa0:	fa06 f003 	lslle.w	r0, r6, r3
 8005aa4:	4318      	orrgt	r0, r3
 8005aa6:	f7fa fd4d 	bl	8000544 <__aeabi_ui2d>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4606      	mov	r6, r0
 8005aae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005ab2:	3d01      	subs	r5, #1
 8005ab4:	930e      	str	r3, [sp, #56]	; 0x38
 8005ab6:	e76a      	b.n	800598e <_dtoa_r+0x116>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e7b2      	b.n	8005a22 <_dtoa_r+0x1aa>
 8005abc:	900b      	str	r0, [sp, #44]	; 0x2c
 8005abe:	e7b1      	b.n	8005a24 <_dtoa_r+0x1ac>
 8005ac0:	9b04      	ldr	r3, [sp, #16]
 8005ac2:	9a00      	ldr	r2, [sp, #0]
 8005ac4:	1a9b      	subs	r3, r3, r2
 8005ac6:	9304      	str	r3, [sp, #16]
 8005ac8:	4253      	negs	r3, r2
 8005aca:	9307      	str	r3, [sp, #28]
 8005acc:	2300      	movs	r3, #0
 8005ace:	930a      	str	r3, [sp, #40]	; 0x28
 8005ad0:	e7bf      	b.n	8005a52 <_dtoa_r+0x1da>
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	9308      	str	r3, [sp, #32]
 8005ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	dc55      	bgt.n	8005b88 <_dtoa_r+0x310>
 8005adc:	2301      	movs	r3, #1
 8005ade:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ae6:	e00c      	b.n	8005b02 <_dtoa_r+0x28a>
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e7f3      	b.n	8005ad4 <_dtoa_r+0x25c>
 8005aec:	2300      	movs	r3, #0
 8005aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005af0:	9308      	str	r3, [sp, #32]
 8005af2:	9b00      	ldr	r3, [sp, #0]
 8005af4:	4413      	add	r3, r2
 8005af6:	9302      	str	r3, [sp, #8]
 8005af8:	3301      	adds	r3, #1
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	9303      	str	r3, [sp, #12]
 8005afe:	bfb8      	it	lt
 8005b00:	2301      	movlt	r3, #1
 8005b02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b04:	2200      	movs	r2, #0
 8005b06:	6042      	str	r2, [r0, #4]
 8005b08:	2204      	movs	r2, #4
 8005b0a:	f102 0614 	add.w	r6, r2, #20
 8005b0e:	429e      	cmp	r6, r3
 8005b10:	6841      	ldr	r1, [r0, #4]
 8005b12:	d93d      	bls.n	8005b90 <_dtoa_r+0x318>
 8005b14:	4620      	mov	r0, r4
 8005b16:	f000 fcb7 	bl	8006488 <_Balloc>
 8005b1a:	9001      	str	r0, [sp, #4]
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	d13b      	bne.n	8005b98 <_dtoa_r+0x320>
 8005b20:	4b11      	ldr	r3, [pc, #68]	; (8005b68 <_dtoa_r+0x2f0>)
 8005b22:	4602      	mov	r2, r0
 8005b24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005b28:	e6c0      	b.n	80058ac <_dtoa_r+0x34>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e7df      	b.n	8005aee <_dtoa_r+0x276>
 8005b2e:	bf00      	nop
 8005b30:	636f4361 	.word	0x636f4361
 8005b34:	3fd287a7 	.word	0x3fd287a7
 8005b38:	8b60c8b3 	.word	0x8b60c8b3
 8005b3c:	3fc68a28 	.word	0x3fc68a28
 8005b40:	509f79fb 	.word	0x509f79fb
 8005b44:	3fd34413 	.word	0x3fd34413
 8005b48:	08008b79 	.word	0x08008b79
 8005b4c:	08008b90 	.word	0x08008b90
 8005b50:	7ff00000 	.word	0x7ff00000
 8005b54:	08008b75 	.word	0x08008b75
 8005b58:	08008b6c 	.word	0x08008b6c
 8005b5c:	08008b49 	.word	0x08008b49
 8005b60:	3ff80000 	.word	0x3ff80000
 8005b64:	08008c80 	.word	0x08008c80
 8005b68:	08008beb 	.word	0x08008beb
 8005b6c:	2501      	movs	r5, #1
 8005b6e:	2300      	movs	r3, #0
 8005b70:	9306      	str	r3, [sp, #24]
 8005b72:	9508      	str	r5, [sp, #32]
 8005b74:	f04f 33ff 	mov.w	r3, #4294967295
 8005b78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	2312      	movs	r3, #18
 8005b80:	e7b0      	b.n	8005ae4 <_dtoa_r+0x26c>
 8005b82:	2301      	movs	r3, #1
 8005b84:	9308      	str	r3, [sp, #32]
 8005b86:	e7f5      	b.n	8005b74 <_dtoa_r+0x2fc>
 8005b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005b8e:	e7b8      	b.n	8005b02 <_dtoa_r+0x28a>
 8005b90:	3101      	adds	r1, #1
 8005b92:	6041      	str	r1, [r0, #4]
 8005b94:	0052      	lsls	r2, r2, #1
 8005b96:	e7b8      	b.n	8005b0a <_dtoa_r+0x292>
 8005b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b9a:	9a01      	ldr	r2, [sp, #4]
 8005b9c:	601a      	str	r2, [r3, #0]
 8005b9e:	9b03      	ldr	r3, [sp, #12]
 8005ba0:	2b0e      	cmp	r3, #14
 8005ba2:	f200 809d 	bhi.w	8005ce0 <_dtoa_r+0x468>
 8005ba6:	2d00      	cmp	r5, #0
 8005ba8:	f000 809a 	beq.w	8005ce0 <_dtoa_r+0x468>
 8005bac:	9b00      	ldr	r3, [sp, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	dd32      	ble.n	8005c18 <_dtoa_r+0x3a0>
 8005bb2:	4ab7      	ldr	r2, [pc, #732]	; (8005e90 <_dtoa_r+0x618>)
 8005bb4:	f003 030f 	and.w	r3, r3, #15
 8005bb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005bbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005bc0:	9b00      	ldr	r3, [sp, #0]
 8005bc2:	05d8      	lsls	r0, r3, #23
 8005bc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005bc8:	d516      	bpl.n	8005bf8 <_dtoa_r+0x380>
 8005bca:	4bb2      	ldr	r3, [pc, #712]	; (8005e94 <_dtoa_r+0x61c>)
 8005bcc:	ec51 0b19 	vmov	r0, r1, d9
 8005bd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005bd4:	f7fa fe5a 	bl	800088c <__aeabi_ddiv>
 8005bd8:	f007 070f 	and.w	r7, r7, #15
 8005bdc:	4682      	mov	sl, r0
 8005bde:	468b      	mov	fp, r1
 8005be0:	2503      	movs	r5, #3
 8005be2:	4eac      	ldr	r6, [pc, #688]	; (8005e94 <_dtoa_r+0x61c>)
 8005be4:	b957      	cbnz	r7, 8005bfc <_dtoa_r+0x384>
 8005be6:	4642      	mov	r2, r8
 8005be8:	464b      	mov	r3, r9
 8005bea:	4650      	mov	r0, sl
 8005bec:	4659      	mov	r1, fp
 8005bee:	f7fa fe4d 	bl	800088c <__aeabi_ddiv>
 8005bf2:	4682      	mov	sl, r0
 8005bf4:	468b      	mov	fp, r1
 8005bf6:	e028      	b.n	8005c4a <_dtoa_r+0x3d2>
 8005bf8:	2502      	movs	r5, #2
 8005bfa:	e7f2      	b.n	8005be2 <_dtoa_r+0x36a>
 8005bfc:	07f9      	lsls	r1, r7, #31
 8005bfe:	d508      	bpl.n	8005c12 <_dtoa_r+0x39a>
 8005c00:	4640      	mov	r0, r8
 8005c02:	4649      	mov	r1, r9
 8005c04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c08:	f7fa fd16 	bl	8000638 <__aeabi_dmul>
 8005c0c:	3501      	adds	r5, #1
 8005c0e:	4680      	mov	r8, r0
 8005c10:	4689      	mov	r9, r1
 8005c12:	107f      	asrs	r7, r7, #1
 8005c14:	3608      	adds	r6, #8
 8005c16:	e7e5      	b.n	8005be4 <_dtoa_r+0x36c>
 8005c18:	f000 809b 	beq.w	8005d52 <_dtoa_r+0x4da>
 8005c1c:	9b00      	ldr	r3, [sp, #0]
 8005c1e:	4f9d      	ldr	r7, [pc, #628]	; (8005e94 <_dtoa_r+0x61c>)
 8005c20:	425e      	negs	r6, r3
 8005c22:	4b9b      	ldr	r3, [pc, #620]	; (8005e90 <_dtoa_r+0x618>)
 8005c24:	f006 020f 	and.w	r2, r6, #15
 8005c28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c30:	ec51 0b19 	vmov	r0, r1, d9
 8005c34:	f7fa fd00 	bl	8000638 <__aeabi_dmul>
 8005c38:	1136      	asrs	r6, r6, #4
 8005c3a:	4682      	mov	sl, r0
 8005c3c:	468b      	mov	fp, r1
 8005c3e:	2300      	movs	r3, #0
 8005c40:	2502      	movs	r5, #2
 8005c42:	2e00      	cmp	r6, #0
 8005c44:	d17a      	bne.n	8005d3c <_dtoa_r+0x4c4>
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1d3      	bne.n	8005bf2 <_dtoa_r+0x37a>
 8005c4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f000 8082 	beq.w	8005d56 <_dtoa_r+0x4de>
 8005c52:	4b91      	ldr	r3, [pc, #580]	; (8005e98 <_dtoa_r+0x620>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	4650      	mov	r0, sl
 8005c58:	4659      	mov	r1, fp
 8005c5a:	f7fa ff5f 	bl	8000b1c <__aeabi_dcmplt>
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	d079      	beq.n	8005d56 <_dtoa_r+0x4de>
 8005c62:	9b03      	ldr	r3, [sp, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d076      	beq.n	8005d56 <_dtoa_r+0x4de>
 8005c68:	9b02      	ldr	r3, [sp, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	dd36      	ble.n	8005cdc <_dtoa_r+0x464>
 8005c6e:	9b00      	ldr	r3, [sp, #0]
 8005c70:	4650      	mov	r0, sl
 8005c72:	4659      	mov	r1, fp
 8005c74:	1e5f      	subs	r7, r3, #1
 8005c76:	2200      	movs	r2, #0
 8005c78:	4b88      	ldr	r3, [pc, #544]	; (8005e9c <_dtoa_r+0x624>)
 8005c7a:	f7fa fcdd 	bl	8000638 <__aeabi_dmul>
 8005c7e:	9e02      	ldr	r6, [sp, #8]
 8005c80:	4682      	mov	sl, r0
 8005c82:	468b      	mov	fp, r1
 8005c84:	3501      	adds	r5, #1
 8005c86:	4628      	mov	r0, r5
 8005c88:	f7fa fc6c 	bl	8000564 <__aeabi_i2d>
 8005c8c:	4652      	mov	r2, sl
 8005c8e:	465b      	mov	r3, fp
 8005c90:	f7fa fcd2 	bl	8000638 <__aeabi_dmul>
 8005c94:	4b82      	ldr	r3, [pc, #520]	; (8005ea0 <_dtoa_r+0x628>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	f7fa fb18 	bl	80002cc <__adddf3>
 8005c9c:	46d0      	mov	r8, sl
 8005c9e:	46d9      	mov	r9, fp
 8005ca0:	4682      	mov	sl, r0
 8005ca2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005ca6:	2e00      	cmp	r6, #0
 8005ca8:	d158      	bne.n	8005d5c <_dtoa_r+0x4e4>
 8005caa:	4b7e      	ldr	r3, [pc, #504]	; (8005ea4 <_dtoa_r+0x62c>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	4640      	mov	r0, r8
 8005cb0:	4649      	mov	r1, r9
 8005cb2:	f7fa fb09 	bl	80002c8 <__aeabi_dsub>
 8005cb6:	4652      	mov	r2, sl
 8005cb8:	465b      	mov	r3, fp
 8005cba:	4680      	mov	r8, r0
 8005cbc:	4689      	mov	r9, r1
 8005cbe:	f7fa ff4b 	bl	8000b58 <__aeabi_dcmpgt>
 8005cc2:	2800      	cmp	r0, #0
 8005cc4:	f040 8295 	bne.w	80061f2 <_dtoa_r+0x97a>
 8005cc8:	4652      	mov	r2, sl
 8005cca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005cce:	4640      	mov	r0, r8
 8005cd0:	4649      	mov	r1, r9
 8005cd2:	f7fa ff23 	bl	8000b1c <__aeabi_dcmplt>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	f040 8289 	bne.w	80061ee <_dtoa_r+0x976>
 8005cdc:	ec5b ab19 	vmov	sl, fp, d9
 8005ce0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f2c0 8148 	blt.w	8005f78 <_dtoa_r+0x700>
 8005ce8:	9a00      	ldr	r2, [sp, #0]
 8005cea:	2a0e      	cmp	r2, #14
 8005cec:	f300 8144 	bgt.w	8005f78 <_dtoa_r+0x700>
 8005cf0:	4b67      	ldr	r3, [pc, #412]	; (8005e90 <_dtoa_r+0x618>)
 8005cf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f280 80d5 	bge.w	8005eac <_dtoa_r+0x634>
 8005d02:	9b03      	ldr	r3, [sp, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f300 80d1 	bgt.w	8005eac <_dtoa_r+0x634>
 8005d0a:	f040 826f 	bne.w	80061ec <_dtoa_r+0x974>
 8005d0e:	4b65      	ldr	r3, [pc, #404]	; (8005ea4 <_dtoa_r+0x62c>)
 8005d10:	2200      	movs	r2, #0
 8005d12:	4640      	mov	r0, r8
 8005d14:	4649      	mov	r1, r9
 8005d16:	f7fa fc8f 	bl	8000638 <__aeabi_dmul>
 8005d1a:	4652      	mov	r2, sl
 8005d1c:	465b      	mov	r3, fp
 8005d1e:	f7fa ff11 	bl	8000b44 <__aeabi_dcmpge>
 8005d22:	9e03      	ldr	r6, [sp, #12]
 8005d24:	4637      	mov	r7, r6
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f040 8245 	bne.w	80061b6 <_dtoa_r+0x93e>
 8005d2c:	9d01      	ldr	r5, [sp, #4]
 8005d2e:	2331      	movs	r3, #49	; 0x31
 8005d30:	f805 3b01 	strb.w	r3, [r5], #1
 8005d34:	9b00      	ldr	r3, [sp, #0]
 8005d36:	3301      	adds	r3, #1
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	e240      	b.n	80061be <_dtoa_r+0x946>
 8005d3c:	07f2      	lsls	r2, r6, #31
 8005d3e:	d505      	bpl.n	8005d4c <_dtoa_r+0x4d4>
 8005d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d44:	f7fa fc78 	bl	8000638 <__aeabi_dmul>
 8005d48:	3501      	adds	r5, #1
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	1076      	asrs	r6, r6, #1
 8005d4e:	3708      	adds	r7, #8
 8005d50:	e777      	b.n	8005c42 <_dtoa_r+0x3ca>
 8005d52:	2502      	movs	r5, #2
 8005d54:	e779      	b.n	8005c4a <_dtoa_r+0x3d2>
 8005d56:	9f00      	ldr	r7, [sp, #0]
 8005d58:	9e03      	ldr	r6, [sp, #12]
 8005d5a:	e794      	b.n	8005c86 <_dtoa_r+0x40e>
 8005d5c:	9901      	ldr	r1, [sp, #4]
 8005d5e:	4b4c      	ldr	r3, [pc, #304]	; (8005e90 <_dtoa_r+0x618>)
 8005d60:	4431      	add	r1, r6
 8005d62:	910d      	str	r1, [sp, #52]	; 0x34
 8005d64:	9908      	ldr	r1, [sp, #32]
 8005d66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005d6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	d043      	beq.n	8005dfa <_dtoa_r+0x582>
 8005d72:	494d      	ldr	r1, [pc, #308]	; (8005ea8 <_dtoa_r+0x630>)
 8005d74:	2000      	movs	r0, #0
 8005d76:	f7fa fd89 	bl	800088c <__aeabi_ddiv>
 8005d7a:	4652      	mov	r2, sl
 8005d7c:	465b      	mov	r3, fp
 8005d7e:	f7fa faa3 	bl	80002c8 <__aeabi_dsub>
 8005d82:	9d01      	ldr	r5, [sp, #4]
 8005d84:	4682      	mov	sl, r0
 8005d86:	468b      	mov	fp, r1
 8005d88:	4649      	mov	r1, r9
 8005d8a:	4640      	mov	r0, r8
 8005d8c:	f7fa ff04 	bl	8000b98 <__aeabi_d2iz>
 8005d90:	4606      	mov	r6, r0
 8005d92:	f7fa fbe7 	bl	8000564 <__aeabi_i2d>
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	4640      	mov	r0, r8
 8005d9c:	4649      	mov	r1, r9
 8005d9e:	f7fa fa93 	bl	80002c8 <__aeabi_dsub>
 8005da2:	3630      	adds	r6, #48	; 0x30
 8005da4:	f805 6b01 	strb.w	r6, [r5], #1
 8005da8:	4652      	mov	r2, sl
 8005daa:	465b      	mov	r3, fp
 8005dac:	4680      	mov	r8, r0
 8005dae:	4689      	mov	r9, r1
 8005db0:	f7fa feb4 	bl	8000b1c <__aeabi_dcmplt>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d163      	bne.n	8005e80 <_dtoa_r+0x608>
 8005db8:	4642      	mov	r2, r8
 8005dba:	464b      	mov	r3, r9
 8005dbc:	4936      	ldr	r1, [pc, #216]	; (8005e98 <_dtoa_r+0x620>)
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	f7fa fa82 	bl	80002c8 <__aeabi_dsub>
 8005dc4:	4652      	mov	r2, sl
 8005dc6:	465b      	mov	r3, fp
 8005dc8:	f7fa fea8 	bl	8000b1c <__aeabi_dcmplt>
 8005dcc:	2800      	cmp	r0, #0
 8005dce:	f040 80b5 	bne.w	8005f3c <_dtoa_r+0x6c4>
 8005dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dd4:	429d      	cmp	r5, r3
 8005dd6:	d081      	beq.n	8005cdc <_dtoa_r+0x464>
 8005dd8:	4b30      	ldr	r3, [pc, #192]	; (8005e9c <_dtoa_r+0x624>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	4650      	mov	r0, sl
 8005dde:	4659      	mov	r1, fp
 8005de0:	f7fa fc2a 	bl	8000638 <__aeabi_dmul>
 8005de4:	4b2d      	ldr	r3, [pc, #180]	; (8005e9c <_dtoa_r+0x624>)
 8005de6:	4682      	mov	sl, r0
 8005de8:	468b      	mov	fp, r1
 8005dea:	4640      	mov	r0, r8
 8005dec:	4649      	mov	r1, r9
 8005dee:	2200      	movs	r2, #0
 8005df0:	f7fa fc22 	bl	8000638 <__aeabi_dmul>
 8005df4:	4680      	mov	r8, r0
 8005df6:	4689      	mov	r9, r1
 8005df8:	e7c6      	b.n	8005d88 <_dtoa_r+0x510>
 8005dfa:	4650      	mov	r0, sl
 8005dfc:	4659      	mov	r1, fp
 8005dfe:	f7fa fc1b 	bl	8000638 <__aeabi_dmul>
 8005e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e04:	9d01      	ldr	r5, [sp, #4]
 8005e06:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e08:	4682      	mov	sl, r0
 8005e0a:	468b      	mov	fp, r1
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	4640      	mov	r0, r8
 8005e10:	f7fa fec2 	bl	8000b98 <__aeabi_d2iz>
 8005e14:	4606      	mov	r6, r0
 8005e16:	f7fa fba5 	bl	8000564 <__aeabi_i2d>
 8005e1a:	3630      	adds	r6, #48	; 0x30
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	460b      	mov	r3, r1
 8005e20:	4640      	mov	r0, r8
 8005e22:	4649      	mov	r1, r9
 8005e24:	f7fa fa50 	bl	80002c8 <__aeabi_dsub>
 8005e28:	f805 6b01 	strb.w	r6, [r5], #1
 8005e2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e2e:	429d      	cmp	r5, r3
 8005e30:	4680      	mov	r8, r0
 8005e32:	4689      	mov	r9, r1
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	d124      	bne.n	8005e84 <_dtoa_r+0x60c>
 8005e3a:	4b1b      	ldr	r3, [pc, #108]	; (8005ea8 <_dtoa_r+0x630>)
 8005e3c:	4650      	mov	r0, sl
 8005e3e:	4659      	mov	r1, fp
 8005e40:	f7fa fa44 	bl	80002cc <__adddf3>
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4640      	mov	r0, r8
 8005e4a:	4649      	mov	r1, r9
 8005e4c:	f7fa fe84 	bl	8000b58 <__aeabi_dcmpgt>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d173      	bne.n	8005f3c <_dtoa_r+0x6c4>
 8005e54:	4652      	mov	r2, sl
 8005e56:	465b      	mov	r3, fp
 8005e58:	4913      	ldr	r1, [pc, #76]	; (8005ea8 <_dtoa_r+0x630>)
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	f7fa fa34 	bl	80002c8 <__aeabi_dsub>
 8005e60:	4602      	mov	r2, r0
 8005e62:	460b      	mov	r3, r1
 8005e64:	4640      	mov	r0, r8
 8005e66:	4649      	mov	r1, r9
 8005e68:	f7fa fe58 	bl	8000b1c <__aeabi_dcmplt>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	f43f af35 	beq.w	8005cdc <_dtoa_r+0x464>
 8005e72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005e74:	1e6b      	subs	r3, r5, #1
 8005e76:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e7c:	2b30      	cmp	r3, #48	; 0x30
 8005e7e:	d0f8      	beq.n	8005e72 <_dtoa_r+0x5fa>
 8005e80:	9700      	str	r7, [sp, #0]
 8005e82:	e049      	b.n	8005f18 <_dtoa_r+0x6a0>
 8005e84:	4b05      	ldr	r3, [pc, #20]	; (8005e9c <_dtoa_r+0x624>)
 8005e86:	f7fa fbd7 	bl	8000638 <__aeabi_dmul>
 8005e8a:	4680      	mov	r8, r0
 8005e8c:	4689      	mov	r9, r1
 8005e8e:	e7bd      	b.n	8005e0c <_dtoa_r+0x594>
 8005e90:	08008c80 	.word	0x08008c80
 8005e94:	08008c58 	.word	0x08008c58
 8005e98:	3ff00000 	.word	0x3ff00000
 8005e9c:	40240000 	.word	0x40240000
 8005ea0:	401c0000 	.word	0x401c0000
 8005ea4:	40140000 	.word	0x40140000
 8005ea8:	3fe00000 	.word	0x3fe00000
 8005eac:	9d01      	ldr	r5, [sp, #4]
 8005eae:	4656      	mov	r6, sl
 8005eb0:	465f      	mov	r7, fp
 8005eb2:	4642      	mov	r2, r8
 8005eb4:	464b      	mov	r3, r9
 8005eb6:	4630      	mov	r0, r6
 8005eb8:	4639      	mov	r1, r7
 8005eba:	f7fa fce7 	bl	800088c <__aeabi_ddiv>
 8005ebe:	f7fa fe6b 	bl	8000b98 <__aeabi_d2iz>
 8005ec2:	4682      	mov	sl, r0
 8005ec4:	f7fa fb4e 	bl	8000564 <__aeabi_i2d>
 8005ec8:	4642      	mov	r2, r8
 8005eca:	464b      	mov	r3, r9
 8005ecc:	f7fa fbb4 	bl	8000638 <__aeabi_dmul>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	4639      	mov	r1, r7
 8005ed8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005edc:	f7fa f9f4 	bl	80002c8 <__aeabi_dsub>
 8005ee0:	f805 6b01 	strb.w	r6, [r5], #1
 8005ee4:	9e01      	ldr	r6, [sp, #4]
 8005ee6:	9f03      	ldr	r7, [sp, #12]
 8005ee8:	1bae      	subs	r6, r5, r6
 8005eea:	42b7      	cmp	r7, r6
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	d135      	bne.n	8005f5e <_dtoa_r+0x6e6>
 8005ef2:	f7fa f9eb 	bl	80002cc <__adddf3>
 8005ef6:	4642      	mov	r2, r8
 8005ef8:	464b      	mov	r3, r9
 8005efa:	4606      	mov	r6, r0
 8005efc:	460f      	mov	r7, r1
 8005efe:	f7fa fe2b 	bl	8000b58 <__aeabi_dcmpgt>
 8005f02:	b9d0      	cbnz	r0, 8005f3a <_dtoa_r+0x6c2>
 8005f04:	4642      	mov	r2, r8
 8005f06:	464b      	mov	r3, r9
 8005f08:	4630      	mov	r0, r6
 8005f0a:	4639      	mov	r1, r7
 8005f0c:	f7fa fdfc 	bl	8000b08 <__aeabi_dcmpeq>
 8005f10:	b110      	cbz	r0, 8005f18 <_dtoa_r+0x6a0>
 8005f12:	f01a 0f01 	tst.w	sl, #1
 8005f16:	d110      	bne.n	8005f3a <_dtoa_r+0x6c2>
 8005f18:	4620      	mov	r0, r4
 8005f1a:	ee18 1a10 	vmov	r1, s16
 8005f1e:	f000 faf3 	bl	8006508 <_Bfree>
 8005f22:	2300      	movs	r3, #0
 8005f24:	9800      	ldr	r0, [sp, #0]
 8005f26:	702b      	strb	r3, [r5, #0]
 8005f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	6018      	str	r0, [r3, #0]
 8005f2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f43f acf1 	beq.w	8005918 <_dtoa_r+0xa0>
 8005f36:	601d      	str	r5, [r3, #0]
 8005f38:	e4ee      	b.n	8005918 <_dtoa_r+0xa0>
 8005f3a:	9f00      	ldr	r7, [sp, #0]
 8005f3c:	462b      	mov	r3, r5
 8005f3e:	461d      	mov	r5, r3
 8005f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f44:	2a39      	cmp	r2, #57	; 0x39
 8005f46:	d106      	bne.n	8005f56 <_dtoa_r+0x6de>
 8005f48:	9a01      	ldr	r2, [sp, #4]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d1f7      	bne.n	8005f3e <_dtoa_r+0x6c6>
 8005f4e:	9901      	ldr	r1, [sp, #4]
 8005f50:	2230      	movs	r2, #48	; 0x30
 8005f52:	3701      	adds	r7, #1
 8005f54:	700a      	strb	r2, [r1, #0]
 8005f56:	781a      	ldrb	r2, [r3, #0]
 8005f58:	3201      	adds	r2, #1
 8005f5a:	701a      	strb	r2, [r3, #0]
 8005f5c:	e790      	b.n	8005e80 <_dtoa_r+0x608>
 8005f5e:	4ba6      	ldr	r3, [pc, #664]	; (80061f8 <_dtoa_r+0x980>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	f7fa fb69 	bl	8000638 <__aeabi_dmul>
 8005f66:	2200      	movs	r2, #0
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	f7fa fdcb 	bl	8000b08 <__aeabi_dcmpeq>
 8005f72:	2800      	cmp	r0, #0
 8005f74:	d09d      	beq.n	8005eb2 <_dtoa_r+0x63a>
 8005f76:	e7cf      	b.n	8005f18 <_dtoa_r+0x6a0>
 8005f78:	9a08      	ldr	r2, [sp, #32]
 8005f7a:	2a00      	cmp	r2, #0
 8005f7c:	f000 80d7 	beq.w	800612e <_dtoa_r+0x8b6>
 8005f80:	9a06      	ldr	r2, [sp, #24]
 8005f82:	2a01      	cmp	r2, #1
 8005f84:	f300 80ba 	bgt.w	80060fc <_dtoa_r+0x884>
 8005f88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f8a:	2a00      	cmp	r2, #0
 8005f8c:	f000 80b2 	beq.w	80060f4 <_dtoa_r+0x87c>
 8005f90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005f94:	9e07      	ldr	r6, [sp, #28]
 8005f96:	9d04      	ldr	r5, [sp, #16]
 8005f98:	9a04      	ldr	r2, [sp, #16]
 8005f9a:	441a      	add	r2, r3
 8005f9c:	9204      	str	r2, [sp, #16]
 8005f9e:	9a05      	ldr	r2, [sp, #20]
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	441a      	add	r2, r3
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	9205      	str	r2, [sp, #20]
 8005fa8:	f000 fb66 	bl	8006678 <__i2b>
 8005fac:	4607      	mov	r7, r0
 8005fae:	2d00      	cmp	r5, #0
 8005fb0:	dd0c      	ble.n	8005fcc <_dtoa_r+0x754>
 8005fb2:	9b05      	ldr	r3, [sp, #20]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	dd09      	ble.n	8005fcc <_dtoa_r+0x754>
 8005fb8:	42ab      	cmp	r3, r5
 8005fba:	9a04      	ldr	r2, [sp, #16]
 8005fbc:	bfa8      	it	ge
 8005fbe:	462b      	movge	r3, r5
 8005fc0:	1ad2      	subs	r2, r2, r3
 8005fc2:	9204      	str	r2, [sp, #16]
 8005fc4:	9a05      	ldr	r2, [sp, #20]
 8005fc6:	1aed      	subs	r5, r5, r3
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	9305      	str	r3, [sp, #20]
 8005fcc:	9b07      	ldr	r3, [sp, #28]
 8005fce:	b31b      	cbz	r3, 8006018 <_dtoa_r+0x7a0>
 8005fd0:	9b08      	ldr	r3, [sp, #32]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 80af 	beq.w	8006136 <_dtoa_r+0x8be>
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	dd13      	ble.n	8006004 <_dtoa_r+0x78c>
 8005fdc:	4639      	mov	r1, r7
 8005fde:	4632      	mov	r2, r6
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f000 fc09 	bl	80067f8 <__pow5mult>
 8005fe6:	ee18 2a10 	vmov	r2, s16
 8005fea:	4601      	mov	r1, r0
 8005fec:	4607      	mov	r7, r0
 8005fee:	4620      	mov	r0, r4
 8005ff0:	f000 fb58 	bl	80066a4 <__multiply>
 8005ff4:	ee18 1a10 	vmov	r1, s16
 8005ff8:	4680      	mov	r8, r0
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	f000 fa84 	bl	8006508 <_Bfree>
 8006000:	ee08 8a10 	vmov	s16, r8
 8006004:	9b07      	ldr	r3, [sp, #28]
 8006006:	1b9a      	subs	r2, r3, r6
 8006008:	d006      	beq.n	8006018 <_dtoa_r+0x7a0>
 800600a:	ee18 1a10 	vmov	r1, s16
 800600e:	4620      	mov	r0, r4
 8006010:	f000 fbf2 	bl	80067f8 <__pow5mult>
 8006014:	ee08 0a10 	vmov	s16, r0
 8006018:	2101      	movs	r1, #1
 800601a:	4620      	mov	r0, r4
 800601c:	f000 fb2c 	bl	8006678 <__i2b>
 8006020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006022:	2b00      	cmp	r3, #0
 8006024:	4606      	mov	r6, r0
 8006026:	f340 8088 	ble.w	800613a <_dtoa_r+0x8c2>
 800602a:	461a      	mov	r2, r3
 800602c:	4601      	mov	r1, r0
 800602e:	4620      	mov	r0, r4
 8006030:	f000 fbe2 	bl	80067f8 <__pow5mult>
 8006034:	9b06      	ldr	r3, [sp, #24]
 8006036:	2b01      	cmp	r3, #1
 8006038:	4606      	mov	r6, r0
 800603a:	f340 8081 	ble.w	8006140 <_dtoa_r+0x8c8>
 800603e:	f04f 0800 	mov.w	r8, #0
 8006042:	6933      	ldr	r3, [r6, #16]
 8006044:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006048:	6918      	ldr	r0, [r3, #16]
 800604a:	f000 fac5 	bl	80065d8 <__hi0bits>
 800604e:	f1c0 0020 	rsb	r0, r0, #32
 8006052:	9b05      	ldr	r3, [sp, #20]
 8006054:	4418      	add	r0, r3
 8006056:	f010 001f 	ands.w	r0, r0, #31
 800605a:	f000 8092 	beq.w	8006182 <_dtoa_r+0x90a>
 800605e:	f1c0 0320 	rsb	r3, r0, #32
 8006062:	2b04      	cmp	r3, #4
 8006064:	f340 808a 	ble.w	800617c <_dtoa_r+0x904>
 8006068:	f1c0 001c 	rsb	r0, r0, #28
 800606c:	9b04      	ldr	r3, [sp, #16]
 800606e:	4403      	add	r3, r0
 8006070:	9304      	str	r3, [sp, #16]
 8006072:	9b05      	ldr	r3, [sp, #20]
 8006074:	4403      	add	r3, r0
 8006076:	4405      	add	r5, r0
 8006078:	9305      	str	r3, [sp, #20]
 800607a:	9b04      	ldr	r3, [sp, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	dd07      	ble.n	8006090 <_dtoa_r+0x818>
 8006080:	ee18 1a10 	vmov	r1, s16
 8006084:	461a      	mov	r2, r3
 8006086:	4620      	mov	r0, r4
 8006088:	f000 fc10 	bl	80068ac <__lshift>
 800608c:	ee08 0a10 	vmov	s16, r0
 8006090:	9b05      	ldr	r3, [sp, #20]
 8006092:	2b00      	cmp	r3, #0
 8006094:	dd05      	ble.n	80060a2 <_dtoa_r+0x82a>
 8006096:	4631      	mov	r1, r6
 8006098:	461a      	mov	r2, r3
 800609a:	4620      	mov	r0, r4
 800609c:	f000 fc06 	bl	80068ac <__lshift>
 80060a0:	4606      	mov	r6, r0
 80060a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d06e      	beq.n	8006186 <_dtoa_r+0x90e>
 80060a8:	ee18 0a10 	vmov	r0, s16
 80060ac:	4631      	mov	r1, r6
 80060ae:	f000 fc6d 	bl	800698c <__mcmp>
 80060b2:	2800      	cmp	r0, #0
 80060b4:	da67      	bge.n	8006186 <_dtoa_r+0x90e>
 80060b6:	9b00      	ldr	r3, [sp, #0]
 80060b8:	3b01      	subs	r3, #1
 80060ba:	ee18 1a10 	vmov	r1, s16
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	220a      	movs	r2, #10
 80060c2:	2300      	movs	r3, #0
 80060c4:	4620      	mov	r0, r4
 80060c6:	f000 fa41 	bl	800654c <__multadd>
 80060ca:	9b08      	ldr	r3, [sp, #32]
 80060cc:	ee08 0a10 	vmov	s16, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f000 81b1 	beq.w	8006438 <_dtoa_r+0xbc0>
 80060d6:	2300      	movs	r3, #0
 80060d8:	4639      	mov	r1, r7
 80060da:	220a      	movs	r2, #10
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 fa35 	bl	800654c <__multadd>
 80060e2:	9b02      	ldr	r3, [sp, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	4607      	mov	r7, r0
 80060e8:	f300 808e 	bgt.w	8006208 <_dtoa_r+0x990>
 80060ec:	9b06      	ldr	r3, [sp, #24]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	dc51      	bgt.n	8006196 <_dtoa_r+0x91e>
 80060f2:	e089      	b.n	8006208 <_dtoa_r+0x990>
 80060f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80060fa:	e74b      	b.n	8005f94 <_dtoa_r+0x71c>
 80060fc:	9b03      	ldr	r3, [sp, #12]
 80060fe:	1e5e      	subs	r6, r3, #1
 8006100:	9b07      	ldr	r3, [sp, #28]
 8006102:	42b3      	cmp	r3, r6
 8006104:	bfbf      	itttt	lt
 8006106:	9b07      	ldrlt	r3, [sp, #28]
 8006108:	9607      	strlt	r6, [sp, #28]
 800610a:	1af2      	sublt	r2, r6, r3
 800610c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800610e:	bfb6      	itet	lt
 8006110:	189b      	addlt	r3, r3, r2
 8006112:	1b9e      	subge	r6, r3, r6
 8006114:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006116:	9b03      	ldr	r3, [sp, #12]
 8006118:	bfb8      	it	lt
 800611a:	2600      	movlt	r6, #0
 800611c:	2b00      	cmp	r3, #0
 800611e:	bfb7      	itett	lt
 8006120:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006124:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006128:	1a9d      	sublt	r5, r3, r2
 800612a:	2300      	movlt	r3, #0
 800612c:	e734      	b.n	8005f98 <_dtoa_r+0x720>
 800612e:	9e07      	ldr	r6, [sp, #28]
 8006130:	9d04      	ldr	r5, [sp, #16]
 8006132:	9f08      	ldr	r7, [sp, #32]
 8006134:	e73b      	b.n	8005fae <_dtoa_r+0x736>
 8006136:	9a07      	ldr	r2, [sp, #28]
 8006138:	e767      	b.n	800600a <_dtoa_r+0x792>
 800613a:	9b06      	ldr	r3, [sp, #24]
 800613c:	2b01      	cmp	r3, #1
 800613e:	dc18      	bgt.n	8006172 <_dtoa_r+0x8fa>
 8006140:	f1ba 0f00 	cmp.w	sl, #0
 8006144:	d115      	bne.n	8006172 <_dtoa_r+0x8fa>
 8006146:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800614a:	b993      	cbnz	r3, 8006172 <_dtoa_r+0x8fa>
 800614c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006150:	0d1b      	lsrs	r3, r3, #20
 8006152:	051b      	lsls	r3, r3, #20
 8006154:	b183      	cbz	r3, 8006178 <_dtoa_r+0x900>
 8006156:	9b04      	ldr	r3, [sp, #16]
 8006158:	3301      	adds	r3, #1
 800615a:	9304      	str	r3, [sp, #16]
 800615c:	9b05      	ldr	r3, [sp, #20]
 800615e:	3301      	adds	r3, #1
 8006160:	9305      	str	r3, [sp, #20]
 8006162:	f04f 0801 	mov.w	r8, #1
 8006166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006168:	2b00      	cmp	r3, #0
 800616a:	f47f af6a 	bne.w	8006042 <_dtoa_r+0x7ca>
 800616e:	2001      	movs	r0, #1
 8006170:	e76f      	b.n	8006052 <_dtoa_r+0x7da>
 8006172:	f04f 0800 	mov.w	r8, #0
 8006176:	e7f6      	b.n	8006166 <_dtoa_r+0x8ee>
 8006178:	4698      	mov	r8, r3
 800617a:	e7f4      	b.n	8006166 <_dtoa_r+0x8ee>
 800617c:	f43f af7d 	beq.w	800607a <_dtoa_r+0x802>
 8006180:	4618      	mov	r0, r3
 8006182:	301c      	adds	r0, #28
 8006184:	e772      	b.n	800606c <_dtoa_r+0x7f4>
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	2b00      	cmp	r3, #0
 800618a:	dc37      	bgt.n	80061fc <_dtoa_r+0x984>
 800618c:	9b06      	ldr	r3, [sp, #24]
 800618e:	2b02      	cmp	r3, #2
 8006190:	dd34      	ble.n	80061fc <_dtoa_r+0x984>
 8006192:	9b03      	ldr	r3, [sp, #12]
 8006194:	9302      	str	r3, [sp, #8]
 8006196:	9b02      	ldr	r3, [sp, #8]
 8006198:	b96b      	cbnz	r3, 80061b6 <_dtoa_r+0x93e>
 800619a:	4631      	mov	r1, r6
 800619c:	2205      	movs	r2, #5
 800619e:	4620      	mov	r0, r4
 80061a0:	f000 f9d4 	bl	800654c <__multadd>
 80061a4:	4601      	mov	r1, r0
 80061a6:	4606      	mov	r6, r0
 80061a8:	ee18 0a10 	vmov	r0, s16
 80061ac:	f000 fbee 	bl	800698c <__mcmp>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f73f adbb 	bgt.w	8005d2c <_dtoa_r+0x4b4>
 80061b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b8:	9d01      	ldr	r5, [sp, #4]
 80061ba:	43db      	mvns	r3, r3
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	f04f 0800 	mov.w	r8, #0
 80061c2:	4631      	mov	r1, r6
 80061c4:	4620      	mov	r0, r4
 80061c6:	f000 f99f 	bl	8006508 <_Bfree>
 80061ca:	2f00      	cmp	r7, #0
 80061cc:	f43f aea4 	beq.w	8005f18 <_dtoa_r+0x6a0>
 80061d0:	f1b8 0f00 	cmp.w	r8, #0
 80061d4:	d005      	beq.n	80061e2 <_dtoa_r+0x96a>
 80061d6:	45b8      	cmp	r8, r7
 80061d8:	d003      	beq.n	80061e2 <_dtoa_r+0x96a>
 80061da:	4641      	mov	r1, r8
 80061dc:	4620      	mov	r0, r4
 80061de:	f000 f993 	bl	8006508 <_Bfree>
 80061e2:	4639      	mov	r1, r7
 80061e4:	4620      	mov	r0, r4
 80061e6:	f000 f98f 	bl	8006508 <_Bfree>
 80061ea:	e695      	b.n	8005f18 <_dtoa_r+0x6a0>
 80061ec:	2600      	movs	r6, #0
 80061ee:	4637      	mov	r7, r6
 80061f0:	e7e1      	b.n	80061b6 <_dtoa_r+0x93e>
 80061f2:	9700      	str	r7, [sp, #0]
 80061f4:	4637      	mov	r7, r6
 80061f6:	e599      	b.n	8005d2c <_dtoa_r+0x4b4>
 80061f8:	40240000 	.word	0x40240000
 80061fc:	9b08      	ldr	r3, [sp, #32]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 80ca 	beq.w	8006398 <_dtoa_r+0xb20>
 8006204:	9b03      	ldr	r3, [sp, #12]
 8006206:	9302      	str	r3, [sp, #8]
 8006208:	2d00      	cmp	r5, #0
 800620a:	dd05      	ble.n	8006218 <_dtoa_r+0x9a0>
 800620c:	4639      	mov	r1, r7
 800620e:	462a      	mov	r2, r5
 8006210:	4620      	mov	r0, r4
 8006212:	f000 fb4b 	bl	80068ac <__lshift>
 8006216:	4607      	mov	r7, r0
 8006218:	f1b8 0f00 	cmp.w	r8, #0
 800621c:	d05b      	beq.n	80062d6 <_dtoa_r+0xa5e>
 800621e:	6879      	ldr	r1, [r7, #4]
 8006220:	4620      	mov	r0, r4
 8006222:	f000 f931 	bl	8006488 <_Balloc>
 8006226:	4605      	mov	r5, r0
 8006228:	b928      	cbnz	r0, 8006236 <_dtoa_r+0x9be>
 800622a:	4b87      	ldr	r3, [pc, #540]	; (8006448 <_dtoa_r+0xbd0>)
 800622c:	4602      	mov	r2, r0
 800622e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006232:	f7ff bb3b 	b.w	80058ac <_dtoa_r+0x34>
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	3202      	adds	r2, #2
 800623a:	0092      	lsls	r2, r2, #2
 800623c:	f107 010c 	add.w	r1, r7, #12
 8006240:	300c      	adds	r0, #12
 8006242:	f000 f913 	bl	800646c <memcpy>
 8006246:	2201      	movs	r2, #1
 8006248:	4629      	mov	r1, r5
 800624a:	4620      	mov	r0, r4
 800624c:	f000 fb2e 	bl	80068ac <__lshift>
 8006250:	9b01      	ldr	r3, [sp, #4]
 8006252:	f103 0901 	add.w	r9, r3, #1
 8006256:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800625a:	4413      	add	r3, r2
 800625c:	9305      	str	r3, [sp, #20]
 800625e:	f00a 0301 	and.w	r3, sl, #1
 8006262:	46b8      	mov	r8, r7
 8006264:	9304      	str	r3, [sp, #16]
 8006266:	4607      	mov	r7, r0
 8006268:	4631      	mov	r1, r6
 800626a:	ee18 0a10 	vmov	r0, s16
 800626e:	f7ff fa75 	bl	800575c <quorem>
 8006272:	4641      	mov	r1, r8
 8006274:	9002      	str	r0, [sp, #8]
 8006276:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800627a:	ee18 0a10 	vmov	r0, s16
 800627e:	f000 fb85 	bl	800698c <__mcmp>
 8006282:	463a      	mov	r2, r7
 8006284:	9003      	str	r0, [sp, #12]
 8006286:	4631      	mov	r1, r6
 8006288:	4620      	mov	r0, r4
 800628a:	f000 fb9b 	bl	80069c4 <__mdiff>
 800628e:	68c2      	ldr	r2, [r0, #12]
 8006290:	f109 3bff 	add.w	fp, r9, #4294967295
 8006294:	4605      	mov	r5, r0
 8006296:	bb02      	cbnz	r2, 80062da <_dtoa_r+0xa62>
 8006298:	4601      	mov	r1, r0
 800629a:	ee18 0a10 	vmov	r0, s16
 800629e:	f000 fb75 	bl	800698c <__mcmp>
 80062a2:	4602      	mov	r2, r0
 80062a4:	4629      	mov	r1, r5
 80062a6:	4620      	mov	r0, r4
 80062a8:	9207      	str	r2, [sp, #28]
 80062aa:	f000 f92d 	bl	8006508 <_Bfree>
 80062ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80062b2:	ea43 0102 	orr.w	r1, r3, r2
 80062b6:	9b04      	ldr	r3, [sp, #16]
 80062b8:	430b      	orrs	r3, r1
 80062ba:	464d      	mov	r5, r9
 80062bc:	d10f      	bne.n	80062de <_dtoa_r+0xa66>
 80062be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80062c2:	d02a      	beq.n	800631a <_dtoa_r+0xaa2>
 80062c4:	9b03      	ldr	r3, [sp, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	dd02      	ble.n	80062d0 <_dtoa_r+0xa58>
 80062ca:	9b02      	ldr	r3, [sp, #8]
 80062cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80062d0:	f88b a000 	strb.w	sl, [fp]
 80062d4:	e775      	b.n	80061c2 <_dtoa_r+0x94a>
 80062d6:	4638      	mov	r0, r7
 80062d8:	e7ba      	b.n	8006250 <_dtoa_r+0x9d8>
 80062da:	2201      	movs	r2, #1
 80062dc:	e7e2      	b.n	80062a4 <_dtoa_r+0xa2c>
 80062de:	9b03      	ldr	r3, [sp, #12]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	db04      	blt.n	80062ee <_dtoa_r+0xa76>
 80062e4:	9906      	ldr	r1, [sp, #24]
 80062e6:	430b      	orrs	r3, r1
 80062e8:	9904      	ldr	r1, [sp, #16]
 80062ea:	430b      	orrs	r3, r1
 80062ec:	d122      	bne.n	8006334 <_dtoa_r+0xabc>
 80062ee:	2a00      	cmp	r2, #0
 80062f0:	ddee      	ble.n	80062d0 <_dtoa_r+0xa58>
 80062f2:	ee18 1a10 	vmov	r1, s16
 80062f6:	2201      	movs	r2, #1
 80062f8:	4620      	mov	r0, r4
 80062fa:	f000 fad7 	bl	80068ac <__lshift>
 80062fe:	4631      	mov	r1, r6
 8006300:	ee08 0a10 	vmov	s16, r0
 8006304:	f000 fb42 	bl	800698c <__mcmp>
 8006308:	2800      	cmp	r0, #0
 800630a:	dc03      	bgt.n	8006314 <_dtoa_r+0xa9c>
 800630c:	d1e0      	bne.n	80062d0 <_dtoa_r+0xa58>
 800630e:	f01a 0f01 	tst.w	sl, #1
 8006312:	d0dd      	beq.n	80062d0 <_dtoa_r+0xa58>
 8006314:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006318:	d1d7      	bne.n	80062ca <_dtoa_r+0xa52>
 800631a:	2339      	movs	r3, #57	; 0x39
 800631c:	f88b 3000 	strb.w	r3, [fp]
 8006320:	462b      	mov	r3, r5
 8006322:	461d      	mov	r5, r3
 8006324:	3b01      	subs	r3, #1
 8006326:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800632a:	2a39      	cmp	r2, #57	; 0x39
 800632c:	d071      	beq.n	8006412 <_dtoa_r+0xb9a>
 800632e:	3201      	adds	r2, #1
 8006330:	701a      	strb	r2, [r3, #0]
 8006332:	e746      	b.n	80061c2 <_dtoa_r+0x94a>
 8006334:	2a00      	cmp	r2, #0
 8006336:	dd07      	ble.n	8006348 <_dtoa_r+0xad0>
 8006338:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800633c:	d0ed      	beq.n	800631a <_dtoa_r+0xaa2>
 800633e:	f10a 0301 	add.w	r3, sl, #1
 8006342:	f88b 3000 	strb.w	r3, [fp]
 8006346:	e73c      	b.n	80061c2 <_dtoa_r+0x94a>
 8006348:	9b05      	ldr	r3, [sp, #20]
 800634a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800634e:	4599      	cmp	r9, r3
 8006350:	d047      	beq.n	80063e2 <_dtoa_r+0xb6a>
 8006352:	ee18 1a10 	vmov	r1, s16
 8006356:	2300      	movs	r3, #0
 8006358:	220a      	movs	r2, #10
 800635a:	4620      	mov	r0, r4
 800635c:	f000 f8f6 	bl	800654c <__multadd>
 8006360:	45b8      	cmp	r8, r7
 8006362:	ee08 0a10 	vmov	s16, r0
 8006366:	f04f 0300 	mov.w	r3, #0
 800636a:	f04f 020a 	mov.w	r2, #10
 800636e:	4641      	mov	r1, r8
 8006370:	4620      	mov	r0, r4
 8006372:	d106      	bne.n	8006382 <_dtoa_r+0xb0a>
 8006374:	f000 f8ea 	bl	800654c <__multadd>
 8006378:	4680      	mov	r8, r0
 800637a:	4607      	mov	r7, r0
 800637c:	f109 0901 	add.w	r9, r9, #1
 8006380:	e772      	b.n	8006268 <_dtoa_r+0x9f0>
 8006382:	f000 f8e3 	bl	800654c <__multadd>
 8006386:	4639      	mov	r1, r7
 8006388:	4680      	mov	r8, r0
 800638a:	2300      	movs	r3, #0
 800638c:	220a      	movs	r2, #10
 800638e:	4620      	mov	r0, r4
 8006390:	f000 f8dc 	bl	800654c <__multadd>
 8006394:	4607      	mov	r7, r0
 8006396:	e7f1      	b.n	800637c <_dtoa_r+0xb04>
 8006398:	9b03      	ldr	r3, [sp, #12]
 800639a:	9302      	str	r3, [sp, #8]
 800639c:	9d01      	ldr	r5, [sp, #4]
 800639e:	ee18 0a10 	vmov	r0, s16
 80063a2:	4631      	mov	r1, r6
 80063a4:	f7ff f9da 	bl	800575c <quorem>
 80063a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80063ac:	9b01      	ldr	r3, [sp, #4]
 80063ae:	f805 ab01 	strb.w	sl, [r5], #1
 80063b2:	1aea      	subs	r2, r5, r3
 80063b4:	9b02      	ldr	r3, [sp, #8]
 80063b6:	4293      	cmp	r3, r2
 80063b8:	dd09      	ble.n	80063ce <_dtoa_r+0xb56>
 80063ba:	ee18 1a10 	vmov	r1, s16
 80063be:	2300      	movs	r3, #0
 80063c0:	220a      	movs	r2, #10
 80063c2:	4620      	mov	r0, r4
 80063c4:	f000 f8c2 	bl	800654c <__multadd>
 80063c8:	ee08 0a10 	vmov	s16, r0
 80063cc:	e7e7      	b.n	800639e <_dtoa_r+0xb26>
 80063ce:	9b02      	ldr	r3, [sp, #8]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	bfc8      	it	gt
 80063d4:	461d      	movgt	r5, r3
 80063d6:	9b01      	ldr	r3, [sp, #4]
 80063d8:	bfd8      	it	le
 80063da:	2501      	movle	r5, #1
 80063dc:	441d      	add	r5, r3
 80063de:	f04f 0800 	mov.w	r8, #0
 80063e2:	ee18 1a10 	vmov	r1, s16
 80063e6:	2201      	movs	r2, #1
 80063e8:	4620      	mov	r0, r4
 80063ea:	f000 fa5f 	bl	80068ac <__lshift>
 80063ee:	4631      	mov	r1, r6
 80063f0:	ee08 0a10 	vmov	s16, r0
 80063f4:	f000 faca 	bl	800698c <__mcmp>
 80063f8:	2800      	cmp	r0, #0
 80063fa:	dc91      	bgt.n	8006320 <_dtoa_r+0xaa8>
 80063fc:	d102      	bne.n	8006404 <_dtoa_r+0xb8c>
 80063fe:	f01a 0f01 	tst.w	sl, #1
 8006402:	d18d      	bne.n	8006320 <_dtoa_r+0xaa8>
 8006404:	462b      	mov	r3, r5
 8006406:	461d      	mov	r5, r3
 8006408:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800640c:	2a30      	cmp	r2, #48	; 0x30
 800640e:	d0fa      	beq.n	8006406 <_dtoa_r+0xb8e>
 8006410:	e6d7      	b.n	80061c2 <_dtoa_r+0x94a>
 8006412:	9a01      	ldr	r2, [sp, #4]
 8006414:	429a      	cmp	r2, r3
 8006416:	d184      	bne.n	8006322 <_dtoa_r+0xaaa>
 8006418:	9b00      	ldr	r3, [sp, #0]
 800641a:	3301      	adds	r3, #1
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	2331      	movs	r3, #49	; 0x31
 8006420:	7013      	strb	r3, [r2, #0]
 8006422:	e6ce      	b.n	80061c2 <_dtoa_r+0x94a>
 8006424:	4b09      	ldr	r3, [pc, #36]	; (800644c <_dtoa_r+0xbd4>)
 8006426:	f7ff ba95 	b.w	8005954 <_dtoa_r+0xdc>
 800642a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800642c:	2b00      	cmp	r3, #0
 800642e:	f47f aa6e 	bne.w	800590e <_dtoa_r+0x96>
 8006432:	4b07      	ldr	r3, [pc, #28]	; (8006450 <_dtoa_r+0xbd8>)
 8006434:	f7ff ba8e 	b.w	8005954 <_dtoa_r+0xdc>
 8006438:	9b02      	ldr	r3, [sp, #8]
 800643a:	2b00      	cmp	r3, #0
 800643c:	dcae      	bgt.n	800639c <_dtoa_r+0xb24>
 800643e:	9b06      	ldr	r3, [sp, #24]
 8006440:	2b02      	cmp	r3, #2
 8006442:	f73f aea8 	bgt.w	8006196 <_dtoa_r+0x91e>
 8006446:	e7a9      	b.n	800639c <_dtoa_r+0xb24>
 8006448:	08008beb 	.word	0x08008beb
 800644c:	08008b48 	.word	0x08008b48
 8006450:	08008b6c 	.word	0x08008b6c

08006454 <_localeconv_r>:
 8006454:	4800      	ldr	r0, [pc, #0]	; (8006458 <_localeconv_r+0x4>)
 8006456:	4770      	bx	lr
 8006458:	20000160 	.word	0x20000160

0800645c <malloc>:
 800645c:	4b02      	ldr	r3, [pc, #8]	; (8006468 <malloc+0xc>)
 800645e:	4601      	mov	r1, r0
 8006460:	6818      	ldr	r0, [r3, #0]
 8006462:	f000 bc17 	b.w	8006c94 <_malloc_r>
 8006466:	bf00      	nop
 8006468:	2000000c 	.word	0x2000000c

0800646c <memcpy>:
 800646c:	440a      	add	r2, r1
 800646e:	4291      	cmp	r1, r2
 8006470:	f100 33ff 	add.w	r3, r0, #4294967295
 8006474:	d100      	bne.n	8006478 <memcpy+0xc>
 8006476:	4770      	bx	lr
 8006478:	b510      	push	{r4, lr}
 800647a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800647e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006482:	4291      	cmp	r1, r2
 8006484:	d1f9      	bne.n	800647a <memcpy+0xe>
 8006486:	bd10      	pop	{r4, pc}

08006488 <_Balloc>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800648c:	4604      	mov	r4, r0
 800648e:	460d      	mov	r5, r1
 8006490:	b976      	cbnz	r6, 80064b0 <_Balloc+0x28>
 8006492:	2010      	movs	r0, #16
 8006494:	f7ff ffe2 	bl	800645c <malloc>
 8006498:	4602      	mov	r2, r0
 800649a:	6260      	str	r0, [r4, #36]	; 0x24
 800649c:	b920      	cbnz	r0, 80064a8 <_Balloc+0x20>
 800649e:	4b18      	ldr	r3, [pc, #96]	; (8006500 <_Balloc+0x78>)
 80064a0:	4818      	ldr	r0, [pc, #96]	; (8006504 <_Balloc+0x7c>)
 80064a2:	2166      	movs	r1, #102	; 0x66
 80064a4:	f000 fdd6 	bl	8007054 <__assert_func>
 80064a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064ac:	6006      	str	r6, [r0, #0]
 80064ae:	60c6      	str	r6, [r0, #12]
 80064b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80064b2:	68f3      	ldr	r3, [r6, #12]
 80064b4:	b183      	cbz	r3, 80064d8 <_Balloc+0x50>
 80064b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064be:	b9b8      	cbnz	r0, 80064f0 <_Balloc+0x68>
 80064c0:	2101      	movs	r1, #1
 80064c2:	fa01 f605 	lsl.w	r6, r1, r5
 80064c6:	1d72      	adds	r2, r6, #5
 80064c8:	0092      	lsls	r2, r2, #2
 80064ca:	4620      	mov	r0, r4
 80064cc:	f000 fb60 	bl	8006b90 <_calloc_r>
 80064d0:	b160      	cbz	r0, 80064ec <_Balloc+0x64>
 80064d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064d6:	e00e      	b.n	80064f6 <_Balloc+0x6e>
 80064d8:	2221      	movs	r2, #33	; 0x21
 80064da:	2104      	movs	r1, #4
 80064dc:	4620      	mov	r0, r4
 80064de:	f000 fb57 	bl	8006b90 <_calloc_r>
 80064e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064e4:	60f0      	str	r0, [r6, #12]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1e4      	bne.n	80064b6 <_Balloc+0x2e>
 80064ec:	2000      	movs	r0, #0
 80064ee:	bd70      	pop	{r4, r5, r6, pc}
 80064f0:	6802      	ldr	r2, [r0, #0]
 80064f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064f6:	2300      	movs	r3, #0
 80064f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064fc:	e7f7      	b.n	80064ee <_Balloc+0x66>
 80064fe:	bf00      	nop
 8006500:	08008b79 	.word	0x08008b79
 8006504:	08008bfc 	.word	0x08008bfc

08006508 <_Bfree>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800650c:	4605      	mov	r5, r0
 800650e:	460c      	mov	r4, r1
 8006510:	b976      	cbnz	r6, 8006530 <_Bfree+0x28>
 8006512:	2010      	movs	r0, #16
 8006514:	f7ff ffa2 	bl	800645c <malloc>
 8006518:	4602      	mov	r2, r0
 800651a:	6268      	str	r0, [r5, #36]	; 0x24
 800651c:	b920      	cbnz	r0, 8006528 <_Bfree+0x20>
 800651e:	4b09      	ldr	r3, [pc, #36]	; (8006544 <_Bfree+0x3c>)
 8006520:	4809      	ldr	r0, [pc, #36]	; (8006548 <_Bfree+0x40>)
 8006522:	218a      	movs	r1, #138	; 0x8a
 8006524:	f000 fd96 	bl	8007054 <__assert_func>
 8006528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800652c:	6006      	str	r6, [r0, #0]
 800652e:	60c6      	str	r6, [r0, #12]
 8006530:	b13c      	cbz	r4, 8006542 <_Bfree+0x3a>
 8006532:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006534:	6862      	ldr	r2, [r4, #4]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800653c:	6021      	str	r1, [r4, #0]
 800653e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006542:	bd70      	pop	{r4, r5, r6, pc}
 8006544:	08008b79 	.word	0x08008b79
 8006548:	08008bfc 	.word	0x08008bfc

0800654c <__multadd>:
 800654c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006550:	690d      	ldr	r5, [r1, #16]
 8006552:	4607      	mov	r7, r0
 8006554:	460c      	mov	r4, r1
 8006556:	461e      	mov	r6, r3
 8006558:	f101 0c14 	add.w	ip, r1, #20
 800655c:	2000      	movs	r0, #0
 800655e:	f8dc 3000 	ldr.w	r3, [ip]
 8006562:	b299      	uxth	r1, r3
 8006564:	fb02 6101 	mla	r1, r2, r1, r6
 8006568:	0c1e      	lsrs	r6, r3, #16
 800656a:	0c0b      	lsrs	r3, r1, #16
 800656c:	fb02 3306 	mla	r3, r2, r6, r3
 8006570:	b289      	uxth	r1, r1
 8006572:	3001      	adds	r0, #1
 8006574:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006578:	4285      	cmp	r5, r0
 800657a:	f84c 1b04 	str.w	r1, [ip], #4
 800657e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006582:	dcec      	bgt.n	800655e <__multadd+0x12>
 8006584:	b30e      	cbz	r6, 80065ca <__multadd+0x7e>
 8006586:	68a3      	ldr	r3, [r4, #8]
 8006588:	42ab      	cmp	r3, r5
 800658a:	dc19      	bgt.n	80065c0 <__multadd+0x74>
 800658c:	6861      	ldr	r1, [r4, #4]
 800658e:	4638      	mov	r0, r7
 8006590:	3101      	adds	r1, #1
 8006592:	f7ff ff79 	bl	8006488 <_Balloc>
 8006596:	4680      	mov	r8, r0
 8006598:	b928      	cbnz	r0, 80065a6 <__multadd+0x5a>
 800659a:	4602      	mov	r2, r0
 800659c:	4b0c      	ldr	r3, [pc, #48]	; (80065d0 <__multadd+0x84>)
 800659e:	480d      	ldr	r0, [pc, #52]	; (80065d4 <__multadd+0x88>)
 80065a0:	21b5      	movs	r1, #181	; 0xb5
 80065a2:	f000 fd57 	bl	8007054 <__assert_func>
 80065a6:	6922      	ldr	r2, [r4, #16]
 80065a8:	3202      	adds	r2, #2
 80065aa:	f104 010c 	add.w	r1, r4, #12
 80065ae:	0092      	lsls	r2, r2, #2
 80065b0:	300c      	adds	r0, #12
 80065b2:	f7ff ff5b 	bl	800646c <memcpy>
 80065b6:	4621      	mov	r1, r4
 80065b8:	4638      	mov	r0, r7
 80065ba:	f7ff ffa5 	bl	8006508 <_Bfree>
 80065be:	4644      	mov	r4, r8
 80065c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065c4:	3501      	adds	r5, #1
 80065c6:	615e      	str	r6, [r3, #20]
 80065c8:	6125      	str	r5, [r4, #16]
 80065ca:	4620      	mov	r0, r4
 80065cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065d0:	08008beb 	.word	0x08008beb
 80065d4:	08008bfc 	.word	0x08008bfc

080065d8 <__hi0bits>:
 80065d8:	0c03      	lsrs	r3, r0, #16
 80065da:	041b      	lsls	r3, r3, #16
 80065dc:	b9d3      	cbnz	r3, 8006614 <__hi0bits+0x3c>
 80065de:	0400      	lsls	r0, r0, #16
 80065e0:	2310      	movs	r3, #16
 80065e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80065e6:	bf04      	itt	eq
 80065e8:	0200      	lsleq	r0, r0, #8
 80065ea:	3308      	addeq	r3, #8
 80065ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80065f0:	bf04      	itt	eq
 80065f2:	0100      	lsleq	r0, r0, #4
 80065f4:	3304      	addeq	r3, #4
 80065f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80065fa:	bf04      	itt	eq
 80065fc:	0080      	lsleq	r0, r0, #2
 80065fe:	3302      	addeq	r3, #2
 8006600:	2800      	cmp	r0, #0
 8006602:	db05      	blt.n	8006610 <__hi0bits+0x38>
 8006604:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006608:	f103 0301 	add.w	r3, r3, #1
 800660c:	bf08      	it	eq
 800660e:	2320      	moveq	r3, #32
 8006610:	4618      	mov	r0, r3
 8006612:	4770      	bx	lr
 8006614:	2300      	movs	r3, #0
 8006616:	e7e4      	b.n	80065e2 <__hi0bits+0xa>

08006618 <__lo0bits>:
 8006618:	6803      	ldr	r3, [r0, #0]
 800661a:	f013 0207 	ands.w	r2, r3, #7
 800661e:	4601      	mov	r1, r0
 8006620:	d00b      	beq.n	800663a <__lo0bits+0x22>
 8006622:	07da      	lsls	r2, r3, #31
 8006624:	d423      	bmi.n	800666e <__lo0bits+0x56>
 8006626:	0798      	lsls	r0, r3, #30
 8006628:	bf49      	itett	mi
 800662a:	085b      	lsrmi	r3, r3, #1
 800662c:	089b      	lsrpl	r3, r3, #2
 800662e:	2001      	movmi	r0, #1
 8006630:	600b      	strmi	r3, [r1, #0]
 8006632:	bf5c      	itt	pl
 8006634:	600b      	strpl	r3, [r1, #0]
 8006636:	2002      	movpl	r0, #2
 8006638:	4770      	bx	lr
 800663a:	b298      	uxth	r0, r3
 800663c:	b9a8      	cbnz	r0, 800666a <__lo0bits+0x52>
 800663e:	0c1b      	lsrs	r3, r3, #16
 8006640:	2010      	movs	r0, #16
 8006642:	b2da      	uxtb	r2, r3
 8006644:	b90a      	cbnz	r2, 800664a <__lo0bits+0x32>
 8006646:	3008      	adds	r0, #8
 8006648:	0a1b      	lsrs	r3, r3, #8
 800664a:	071a      	lsls	r2, r3, #28
 800664c:	bf04      	itt	eq
 800664e:	091b      	lsreq	r3, r3, #4
 8006650:	3004      	addeq	r0, #4
 8006652:	079a      	lsls	r2, r3, #30
 8006654:	bf04      	itt	eq
 8006656:	089b      	lsreq	r3, r3, #2
 8006658:	3002      	addeq	r0, #2
 800665a:	07da      	lsls	r2, r3, #31
 800665c:	d403      	bmi.n	8006666 <__lo0bits+0x4e>
 800665e:	085b      	lsrs	r3, r3, #1
 8006660:	f100 0001 	add.w	r0, r0, #1
 8006664:	d005      	beq.n	8006672 <__lo0bits+0x5a>
 8006666:	600b      	str	r3, [r1, #0]
 8006668:	4770      	bx	lr
 800666a:	4610      	mov	r0, r2
 800666c:	e7e9      	b.n	8006642 <__lo0bits+0x2a>
 800666e:	2000      	movs	r0, #0
 8006670:	4770      	bx	lr
 8006672:	2020      	movs	r0, #32
 8006674:	4770      	bx	lr
	...

08006678 <__i2b>:
 8006678:	b510      	push	{r4, lr}
 800667a:	460c      	mov	r4, r1
 800667c:	2101      	movs	r1, #1
 800667e:	f7ff ff03 	bl	8006488 <_Balloc>
 8006682:	4602      	mov	r2, r0
 8006684:	b928      	cbnz	r0, 8006692 <__i2b+0x1a>
 8006686:	4b05      	ldr	r3, [pc, #20]	; (800669c <__i2b+0x24>)
 8006688:	4805      	ldr	r0, [pc, #20]	; (80066a0 <__i2b+0x28>)
 800668a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800668e:	f000 fce1 	bl	8007054 <__assert_func>
 8006692:	2301      	movs	r3, #1
 8006694:	6144      	str	r4, [r0, #20]
 8006696:	6103      	str	r3, [r0, #16]
 8006698:	bd10      	pop	{r4, pc}
 800669a:	bf00      	nop
 800669c:	08008beb 	.word	0x08008beb
 80066a0:	08008bfc 	.word	0x08008bfc

080066a4 <__multiply>:
 80066a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a8:	4691      	mov	r9, r2
 80066aa:	690a      	ldr	r2, [r1, #16]
 80066ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	bfb8      	it	lt
 80066b4:	460b      	movlt	r3, r1
 80066b6:	460c      	mov	r4, r1
 80066b8:	bfbc      	itt	lt
 80066ba:	464c      	movlt	r4, r9
 80066bc:	4699      	movlt	r9, r3
 80066be:	6927      	ldr	r7, [r4, #16]
 80066c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80066c4:	68a3      	ldr	r3, [r4, #8]
 80066c6:	6861      	ldr	r1, [r4, #4]
 80066c8:	eb07 060a 	add.w	r6, r7, sl
 80066cc:	42b3      	cmp	r3, r6
 80066ce:	b085      	sub	sp, #20
 80066d0:	bfb8      	it	lt
 80066d2:	3101      	addlt	r1, #1
 80066d4:	f7ff fed8 	bl	8006488 <_Balloc>
 80066d8:	b930      	cbnz	r0, 80066e8 <__multiply+0x44>
 80066da:	4602      	mov	r2, r0
 80066dc:	4b44      	ldr	r3, [pc, #272]	; (80067f0 <__multiply+0x14c>)
 80066de:	4845      	ldr	r0, [pc, #276]	; (80067f4 <__multiply+0x150>)
 80066e0:	f240 115d 	movw	r1, #349	; 0x15d
 80066e4:	f000 fcb6 	bl	8007054 <__assert_func>
 80066e8:	f100 0514 	add.w	r5, r0, #20
 80066ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80066f0:	462b      	mov	r3, r5
 80066f2:	2200      	movs	r2, #0
 80066f4:	4543      	cmp	r3, r8
 80066f6:	d321      	bcc.n	800673c <__multiply+0x98>
 80066f8:	f104 0314 	add.w	r3, r4, #20
 80066fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006700:	f109 0314 	add.w	r3, r9, #20
 8006704:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006708:	9202      	str	r2, [sp, #8]
 800670a:	1b3a      	subs	r2, r7, r4
 800670c:	3a15      	subs	r2, #21
 800670e:	f022 0203 	bic.w	r2, r2, #3
 8006712:	3204      	adds	r2, #4
 8006714:	f104 0115 	add.w	r1, r4, #21
 8006718:	428f      	cmp	r7, r1
 800671a:	bf38      	it	cc
 800671c:	2204      	movcc	r2, #4
 800671e:	9201      	str	r2, [sp, #4]
 8006720:	9a02      	ldr	r2, [sp, #8]
 8006722:	9303      	str	r3, [sp, #12]
 8006724:	429a      	cmp	r2, r3
 8006726:	d80c      	bhi.n	8006742 <__multiply+0x9e>
 8006728:	2e00      	cmp	r6, #0
 800672a:	dd03      	ble.n	8006734 <__multiply+0x90>
 800672c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006730:	2b00      	cmp	r3, #0
 8006732:	d05a      	beq.n	80067ea <__multiply+0x146>
 8006734:	6106      	str	r6, [r0, #16]
 8006736:	b005      	add	sp, #20
 8006738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673c:	f843 2b04 	str.w	r2, [r3], #4
 8006740:	e7d8      	b.n	80066f4 <__multiply+0x50>
 8006742:	f8b3 a000 	ldrh.w	sl, [r3]
 8006746:	f1ba 0f00 	cmp.w	sl, #0
 800674a:	d024      	beq.n	8006796 <__multiply+0xf2>
 800674c:	f104 0e14 	add.w	lr, r4, #20
 8006750:	46a9      	mov	r9, r5
 8006752:	f04f 0c00 	mov.w	ip, #0
 8006756:	f85e 2b04 	ldr.w	r2, [lr], #4
 800675a:	f8d9 1000 	ldr.w	r1, [r9]
 800675e:	fa1f fb82 	uxth.w	fp, r2
 8006762:	b289      	uxth	r1, r1
 8006764:	fb0a 110b 	mla	r1, sl, fp, r1
 8006768:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800676c:	f8d9 2000 	ldr.w	r2, [r9]
 8006770:	4461      	add	r1, ip
 8006772:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006776:	fb0a c20b 	mla	r2, sl, fp, ip
 800677a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800677e:	b289      	uxth	r1, r1
 8006780:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006784:	4577      	cmp	r7, lr
 8006786:	f849 1b04 	str.w	r1, [r9], #4
 800678a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800678e:	d8e2      	bhi.n	8006756 <__multiply+0xb2>
 8006790:	9a01      	ldr	r2, [sp, #4]
 8006792:	f845 c002 	str.w	ip, [r5, r2]
 8006796:	9a03      	ldr	r2, [sp, #12]
 8006798:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800679c:	3304      	adds	r3, #4
 800679e:	f1b9 0f00 	cmp.w	r9, #0
 80067a2:	d020      	beq.n	80067e6 <__multiply+0x142>
 80067a4:	6829      	ldr	r1, [r5, #0]
 80067a6:	f104 0c14 	add.w	ip, r4, #20
 80067aa:	46ae      	mov	lr, r5
 80067ac:	f04f 0a00 	mov.w	sl, #0
 80067b0:	f8bc b000 	ldrh.w	fp, [ip]
 80067b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80067b8:	fb09 220b 	mla	r2, r9, fp, r2
 80067bc:	4492      	add	sl, r2
 80067be:	b289      	uxth	r1, r1
 80067c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80067c4:	f84e 1b04 	str.w	r1, [lr], #4
 80067c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80067cc:	f8be 1000 	ldrh.w	r1, [lr]
 80067d0:	0c12      	lsrs	r2, r2, #16
 80067d2:	fb09 1102 	mla	r1, r9, r2, r1
 80067d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80067da:	4567      	cmp	r7, ip
 80067dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80067e0:	d8e6      	bhi.n	80067b0 <__multiply+0x10c>
 80067e2:	9a01      	ldr	r2, [sp, #4]
 80067e4:	50a9      	str	r1, [r5, r2]
 80067e6:	3504      	adds	r5, #4
 80067e8:	e79a      	b.n	8006720 <__multiply+0x7c>
 80067ea:	3e01      	subs	r6, #1
 80067ec:	e79c      	b.n	8006728 <__multiply+0x84>
 80067ee:	bf00      	nop
 80067f0:	08008beb 	.word	0x08008beb
 80067f4:	08008bfc 	.word	0x08008bfc

080067f8 <__pow5mult>:
 80067f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067fc:	4615      	mov	r5, r2
 80067fe:	f012 0203 	ands.w	r2, r2, #3
 8006802:	4606      	mov	r6, r0
 8006804:	460f      	mov	r7, r1
 8006806:	d007      	beq.n	8006818 <__pow5mult+0x20>
 8006808:	4c25      	ldr	r4, [pc, #148]	; (80068a0 <__pow5mult+0xa8>)
 800680a:	3a01      	subs	r2, #1
 800680c:	2300      	movs	r3, #0
 800680e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006812:	f7ff fe9b 	bl	800654c <__multadd>
 8006816:	4607      	mov	r7, r0
 8006818:	10ad      	asrs	r5, r5, #2
 800681a:	d03d      	beq.n	8006898 <__pow5mult+0xa0>
 800681c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800681e:	b97c      	cbnz	r4, 8006840 <__pow5mult+0x48>
 8006820:	2010      	movs	r0, #16
 8006822:	f7ff fe1b 	bl	800645c <malloc>
 8006826:	4602      	mov	r2, r0
 8006828:	6270      	str	r0, [r6, #36]	; 0x24
 800682a:	b928      	cbnz	r0, 8006838 <__pow5mult+0x40>
 800682c:	4b1d      	ldr	r3, [pc, #116]	; (80068a4 <__pow5mult+0xac>)
 800682e:	481e      	ldr	r0, [pc, #120]	; (80068a8 <__pow5mult+0xb0>)
 8006830:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006834:	f000 fc0e 	bl	8007054 <__assert_func>
 8006838:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800683c:	6004      	str	r4, [r0, #0]
 800683e:	60c4      	str	r4, [r0, #12]
 8006840:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006844:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006848:	b94c      	cbnz	r4, 800685e <__pow5mult+0x66>
 800684a:	f240 2171 	movw	r1, #625	; 0x271
 800684e:	4630      	mov	r0, r6
 8006850:	f7ff ff12 	bl	8006678 <__i2b>
 8006854:	2300      	movs	r3, #0
 8006856:	f8c8 0008 	str.w	r0, [r8, #8]
 800685a:	4604      	mov	r4, r0
 800685c:	6003      	str	r3, [r0, #0]
 800685e:	f04f 0900 	mov.w	r9, #0
 8006862:	07eb      	lsls	r3, r5, #31
 8006864:	d50a      	bpl.n	800687c <__pow5mult+0x84>
 8006866:	4639      	mov	r1, r7
 8006868:	4622      	mov	r2, r4
 800686a:	4630      	mov	r0, r6
 800686c:	f7ff ff1a 	bl	80066a4 <__multiply>
 8006870:	4639      	mov	r1, r7
 8006872:	4680      	mov	r8, r0
 8006874:	4630      	mov	r0, r6
 8006876:	f7ff fe47 	bl	8006508 <_Bfree>
 800687a:	4647      	mov	r7, r8
 800687c:	106d      	asrs	r5, r5, #1
 800687e:	d00b      	beq.n	8006898 <__pow5mult+0xa0>
 8006880:	6820      	ldr	r0, [r4, #0]
 8006882:	b938      	cbnz	r0, 8006894 <__pow5mult+0x9c>
 8006884:	4622      	mov	r2, r4
 8006886:	4621      	mov	r1, r4
 8006888:	4630      	mov	r0, r6
 800688a:	f7ff ff0b 	bl	80066a4 <__multiply>
 800688e:	6020      	str	r0, [r4, #0]
 8006890:	f8c0 9000 	str.w	r9, [r0]
 8006894:	4604      	mov	r4, r0
 8006896:	e7e4      	b.n	8006862 <__pow5mult+0x6a>
 8006898:	4638      	mov	r0, r7
 800689a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800689e:	bf00      	nop
 80068a0:	08008d48 	.word	0x08008d48
 80068a4:	08008b79 	.word	0x08008b79
 80068a8:	08008bfc 	.word	0x08008bfc

080068ac <__lshift>:
 80068ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068b0:	460c      	mov	r4, r1
 80068b2:	6849      	ldr	r1, [r1, #4]
 80068b4:	6923      	ldr	r3, [r4, #16]
 80068b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068ba:	68a3      	ldr	r3, [r4, #8]
 80068bc:	4607      	mov	r7, r0
 80068be:	4691      	mov	r9, r2
 80068c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068c4:	f108 0601 	add.w	r6, r8, #1
 80068c8:	42b3      	cmp	r3, r6
 80068ca:	db0b      	blt.n	80068e4 <__lshift+0x38>
 80068cc:	4638      	mov	r0, r7
 80068ce:	f7ff fddb 	bl	8006488 <_Balloc>
 80068d2:	4605      	mov	r5, r0
 80068d4:	b948      	cbnz	r0, 80068ea <__lshift+0x3e>
 80068d6:	4602      	mov	r2, r0
 80068d8:	4b2a      	ldr	r3, [pc, #168]	; (8006984 <__lshift+0xd8>)
 80068da:	482b      	ldr	r0, [pc, #172]	; (8006988 <__lshift+0xdc>)
 80068dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80068e0:	f000 fbb8 	bl	8007054 <__assert_func>
 80068e4:	3101      	adds	r1, #1
 80068e6:	005b      	lsls	r3, r3, #1
 80068e8:	e7ee      	b.n	80068c8 <__lshift+0x1c>
 80068ea:	2300      	movs	r3, #0
 80068ec:	f100 0114 	add.w	r1, r0, #20
 80068f0:	f100 0210 	add.w	r2, r0, #16
 80068f4:	4618      	mov	r0, r3
 80068f6:	4553      	cmp	r3, sl
 80068f8:	db37      	blt.n	800696a <__lshift+0xbe>
 80068fa:	6920      	ldr	r0, [r4, #16]
 80068fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006900:	f104 0314 	add.w	r3, r4, #20
 8006904:	f019 091f 	ands.w	r9, r9, #31
 8006908:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800690c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006910:	d02f      	beq.n	8006972 <__lshift+0xc6>
 8006912:	f1c9 0e20 	rsb	lr, r9, #32
 8006916:	468a      	mov	sl, r1
 8006918:	f04f 0c00 	mov.w	ip, #0
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	fa02 f209 	lsl.w	r2, r2, r9
 8006922:	ea42 020c 	orr.w	r2, r2, ip
 8006926:	f84a 2b04 	str.w	r2, [sl], #4
 800692a:	f853 2b04 	ldr.w	r2, [r3], #4
 800692e:	4298      	cmp	r0, r3
 8006930:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006934:	d8f2      	bhi.n	800691c <__lshift+0x70>
 8006936:	1b03      	subs	r3, r0, r4
 8006938:	3b15      	subs	r3, #21
 800693a:	f023 0303 	bic.w	r3, r3, #3
 800693e:	3304      	adds	r3, #4
 8006940:	f104 0215 	add.w	r2, r4, #21
 8006944:	4290      	cmp	r0, r2
 8006946:	bf38      	it	cc
 8006948:	2304      	movcc	r3, #4
 800694a:	f841 c003 	str.w	ip, [r1, r3]
 800694e:	f1bc 0f00 	cmp.w	ip, #0
 8006952:	d001      	beq.n	8006958 <__lshift+0xac>
 8006954:	f108 0602 	add.w	r6, r8, #2
 8006958:	3e01      	subs	r6, #1
 800695a:	4638      	mov	r0, r7
 800695c:	612e      	str	r6, [r5, #16]
 800695e:	4621      	mov	r1, r4
 8006960:	f7ff fdd2 	bl	8006508 <_Bfree>
 8006964:	4628      	mov	r0, r5
 8006966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696a:	f842 0f04 	str.w	r0, [r2, #4]!
 800696e:	3301      	adds	r3, #1
 8006970:	e7c1      	b.n	80068f6 <__lshift+0x4a>
 8006972:	3904      	subs	r1, #4
 8006974:	f853 2b04 	ldr.w	r2, [r3], #4
 8006978:	f841 2f04 	str.w	r2, [r1, #4]!
 800697c:	4298      	cmp	r0, r3
 800697e:	d8f9      	bhi.n	8006974 <__lshift+0xc8>
 8006980:	e7ea      	b.n	8006958 <__lshift+0xac>
 8006982:	bf00      	nop
 8006984:	08008beb 	.word	0x08008beb
 8006988:	08008bfc 	.word	0x08008bfc

0800698c <__mcmp>:
 800698c:	b530      	push	{r4, r5, lr}
 800698e:	6902      	ldr	r2, [r0, #16]
 8006990:	690c      	ldr	r4, [r1, #16]
 8006992:	1b12      	subs	r2, r2, r4
 8006994:	d10e      	bne.n	80069b4 <__mcmp+0x28>
 8006996:	f100 0314 	add.w	r3, r0, #20
 800699a:	3114      	adds	r1, #20
 800699c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80069a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80069a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80069a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80069ac:	42a5      	cmp	r5, r4
 80069ae:	d003      	beq.n	80069b8 <__mcmp+0x2c>
 80069b0:	d305      	bcc.n	80069be <__mcmp+0x32>
 80069b2:	2201      	movs	r2, #1
 80069b4:	4610      	mov	r0, r2
 80069b6:	bd30      	pop	{r4, r5, pc}
 80069b8:	4283      	cmp	r3, r0
 80069ba:	d3f3      	bcc.n	80069a4 <__mcmp+0x18>
 80069bc:	e7fa      	b.n	80069b4 <__mcmp+0x28>
 80069be:	f04f 32ff 	mov.w	r2, #4294967295
 80069c2:	e7f7      	b.n	80069b4 <__mcmp+0x28>

080069c4 <__mdiff>:
 80069c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c8:	460c      	mov	r4, r1
 80069ca:	4606      	mov	r6, r0
 80069cc:	4611      	mov	r1, r2
 80069ce:	4620      	mov	r0, r4
 80069d0:	4690      	mov	r8, r2
 80069d2:	f7ff ffdb 	bl	800698c <__mcmp>
 80069d6:	1e05      	subs	r5, r0, #0
 80069d8:	d110      	bne.n	80069fc <__mdiff+0x38>
 80069da:	4629      	mov	r1, r5
 80069dc:	4630      	mov	r0, r6
 80069de:	f7ff fd53 	bl	8006488 <_Balloc>
 80069e2:	b930      	cbnz	r0, 80069f2 <__mdiff+0x2e>
 80069e4:	4b3a      	ldr	r3, [pc, #232]	; (8006ad0 <__mdiff+0x10c>)
 80069e6:	4602      	mov	r2, r0
 80069e8:	f240 2132 	movw	r1, #562	; 0x232
 80069ec:	4839      	ldr	r0, [pc, #228]	; (8006ad4 <__mdiff+0x110>)
 80069ee:	f000 fb31 	bl	8007054 <__assert_func>
 80069f2:	2301      	movs	r3, #1
 80069f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069fc:	bfa4      	itt	ge
 80069fe:	4643      	movge	r3, r8
 8006a00:	46a0      	movge	r8, r4
 8006a02:	4630      	mov	r0, r6
 8006a04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006a08:	bfa6      	itte	ge
 8006a0a:	461c      	movge	r4, r3
 8006a0c:	2500      	movge	r5, #0
 8006a0e:	2501      	movlt	r5, #1
 8006a10:	f7ff fd3a 	bl	8006488 <_Balloc>
 8006a14:	b920      	cbnz	r0, 8006a20 <__mdiff+0x5c>
 8006a16:	4b2e      	ldr	r3, [pc, #184]	; (8006ad0 <__mdiff+0x10c>)
 8006a18:	4602      	mov	r2, r0
 8006a1a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006a1e:	e7e5      	b.n	80069ec <__mdiff+0x28>
 8006a20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006a24:	6926      	ldr	r6, [r4, #16]
 8006a26:	60c5      	str	r5, [r0, #12]
 8006a28:	f104 0914 	add.w	r9, r4, #20
 8006a2c:	f108 0514 	add.w	r5, r8, #20
 8006a30:	f100 0e14 	add.w	lr, r0, #20
 8006a34:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006a38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006a3c:	f108 0210 	add.w	r2, r8, #16
 8006a40:	46f2      	mov	sl, lr
 8006a42:	2100      	movs	r1, #0
 8006a44:	f859 3b04 	ldr.w	r3, [r9], #4
 8006a48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006a4c:	fa1f f883 	uxth.w	r8, r3
 8006a50:	fa11 f18b 	uxtah	r1, r1, fp
 8006a54:	0c1b      	lsrs	r3, r3, #16
 8006a56:	eba1 0808 	sub.w	r8, r1, r8
 8006a5a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006a5e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006a62:	fa1f f888 	uxth.w	r8, r8
 8006a66:	1419      	asrs	r1, r3, #16
 8006a68:	454e      	cmp	r6, r9
 8006a6a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006a6e:	f84a 3b04 	str.w	r3, [sl], #4
 8006a72:	d8e7      	bhi.n	8006a44 <__mdiff+0x80>
 8006a74:	1b33      	subs	r3, r6, r4
 8006a76:	3b15      	subs	r3, #21
 8006a78:	f023 0303 	bic.w	r3, r3, #3
 8006a7c:	3304      	adds	r3, #4
 8006a7e:	3415      	adds	r4, #21
 8006a80:	42a6      	cmp	r6, r4
 8006a82:	bf38      	it	cc
 8006a84:	2304      	movcc	r3, #4
 8006a86:	441d      	add	r5, r3
 8006a88:	4473      	add	r3, lr
 8006a8a:	469e      	mov	lr, r3
 8006a8c:	462e      	mov	r6, r5
 8006a8e:	4566      	cmp	r6, ip
 8006a90:	d30e      	bcc.n	8006ab0 <__mdiff+0xec>
 8006a92:	f10c 0203 	add.w	r2, ip, #3
 8006a96:	1b52      	subs	r2, r2, r5
 8006a98:	f022 0203 	bic.w	r2, r2, #3
 8006a9c:	3d03      	subs	r5, #3
 8006a9e:	45ac      	cmp	ip, r5
 8006aa0:	bf38      	it	cc
 8006aa2:	2200      	movcc	r2, #0
 8006aa4:	441a      	add	r2, r3
 8006aa6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006aaa:	b17b      	cbz	r3, 8006acc <__mdiff+0x108>
 8006aac:	6107      	str	r7, [r0, #16]
 8006aae:	e7a3      	b.n	80069f8 <__mdiff+0x34>
 8006ab0:	f856 8b04 	ldr.w	r8, [r6], #4
 8006ab4:	fa11 f288 	uxtah	r2, r1, r8
 8006ab8:	1414      	asrs	r4, r2, #16
 8006aba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006abe:	b292      	uxth	r2, r2
 8006ac0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006ac4:	f84e 2b04 	str.w	r2, [lr], #4
 8006ac8:	1421      	asrs	r1, r4, #16
 8006aca:	e7e0      	b.n	8006a8e <__mdiff+0xca>
 8006acc:	3f01      	subs	r7, #1
 8006ace:	e7ea      	b.n	8006aa6 <__mdiff+0xe2>
 8006ad0:	08008beb 	.word	0x08008beb
 8006ad4:	08008bfc 	.word	0x08008bfc

08006ad8 <__d2b>:
 8006ad8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006adc:	4689      	mov	r9, r1
 8006ade:	2101      	movs	r1, #1
 8006ae0:	ec57 6b10 	vmov	r6, r7, d0
 8006ae4:	4690      	mov	r8, r2
 8006ae6:	f7ff fccf 	bl	8006488 <_Balloc>
 8006aea:	4604      	mov	r4, r0
 8006aec:	b930      	cbnz	r0, 8006afc <__d2b+0x24>
 8006aee:	4602      	mov	r2, r0
 8006af0:	4b25      	ldr	r3, [pc, #148]	; (8006b88 <__d2b+0xb0>)
 8006af2:	4826      	ldr	r0, [pc, #152]	; (8006b8c <__d2b+0xb4>)
 8006af4:	f240 310a 	movw	r1, #778	; 0x30a
 8006af8:	f000 faac 	bl	8007054 <__assert_func>
 8006afc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006b00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b04:	bb35      	cbnz	r5, 8006b54 <__d2b+0x7c>
 8006b06:	2e00      	cmp	r6, #0
 8006b08:	9301      	str	r3, [sp, #4]
 8006b0a:	d028      	beq.n	8006b5e <__d2b+0x86>
 8006b0c:	4668      	mov	r0, sp
 8006b0e:	9600      	str	r6, [sp, #0]
 8006b10:	f7ff fd82 	bl	8006618 <__lo0bits>
 8006b14:	9900      	ldr	r1, [sp, #0]
 8006b16:	b300      	cbz	r0, 8006b5a <__d2b+0x82>
 8006b18:	9a01      	ldr	r2, [sp, #4]
 8006b1a:	f1c0 0320 	rsb	r3, r0, #32
 8006b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b22:	430b      	orrs	r3, r1
 8006b24:	40c2      	lsrs	r2, r0
 8006b26:	6163      	str	r3, [r4, #20]
 8006b28:	9201      	str	r2, [sp, #4]
 8006b2a:	9b01      	ldr	r3, [sp, #4]
 8006b2c:	61a3      	str	r3, [r4, #24]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	bf14      	ite	ne
 8006b32:	2202      	movne	r2, #2
 8006b34:	2201      	moveq	r2, #1
 8006b36:	6122      	str	r2, [r4, #16]
 8006b38:	b1d5      	cbz	r5, 8006b70 <__d2b+0x98>
 8006b3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006b3e:	4405      	add	r5, r0
 8006b40:	f8c9 5000 	str.w	r5, [r9]
 8006b44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b48:	f8c8 0000 	str.w	r0, [r8]
 8006b4c:	4620      	mov	r0, r4
 8006b4e:	b003      	add	sp, #12
 8006b50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b58:	e7d5      	b.n	8006b06 <__d2b+0x2e>
 8006b5a:	6161      	str	r1, [r4, #20]
 8006b5c:	e7e5      	b.n	8006b2a <__d2b+0x52>
 8006b5e:	a801      	add	r0, sp, #4
 8006b60:	f7ff fd5a 	bl	8006618 <__lo0bits>
 8006b64:	9b01      	ldr	r3, [sp, #4]
 8006b66:	6163      	str	r3, [r4, #20]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	6122      	str	r2, [r4, #16]
 8006b6c:	3020      	adds	r0, #32
 8006b6e:	e7e3      	b.n	8006b38 <__d2b+0x60>
 8006b70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b78:	f8c9 0000 	str.w	r0, [r9]
 8006b7c:	6918      	ldr	r0, [r3, #16]
 8006b7e:	f7ff fd2b 	bl	80065d8 <__hi0bits>
 8006b82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b86:	e7df      	b.n	8006b48 <__d2b+0x70>
 8006b88:	08008beb 	.word	0x08008beb
 8006b8c:	08008bfc 	.word	0x08008bfc

08006b90 <_calloc_r>:
 8006b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b92:	fba1 2402 	umull	r2, r4, r1, r2
 8006b96:	b94c      	cbnz	r4, 8006bac <_calloc_r+0x1c>
 8006b98:	4611      	mov	r1, r2
 8006b9a:	9201      	str	r2, [sp, #4]
 8006b9c:	f000 f87a 	bl	8006c94 <_malloc_r>
 8006ba0:	9a01      	ldr	r2, [sp, #4]
 8006ba2:	4605      	mov	r5, r0
 8006ba4:	b930      	cbnz	r0, 8006bb4 <_calloc_r+0x24>
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	b003      	add	sp, #12
 8006baa:	bd30      	pop	{r4, r5, pc}
 8006bac:	220c      	movs	r2, #12
 8006bae:	6002      	str	r2, [r0, #0]
 8006bb0:	2500      	movs	r5, #0
 8006bb2:	e7f8      	b.n	8006ba6 <_calloc_r+0x16>
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	f7fe f93f 	bl	8004e38 <memset>
 8006bba:	e7f4      	b.n	8006ba6 <_calloc_r+0x16>

08006bbc <_free_r>:
 8006bbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bbe:	2900      	cmp	r1, #0
 8006bc0:	d044      	beq.n	8006c4c <_free_r+0x90>
 8006bc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bc6:	9001      	str	r0, [sp, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f1a1 0404 	sub.w	r4, r1, #4
 8006bce:	bfb8      	it	lt
 8006bd0:	18e4      	addlt	r4, r4, r3
 8006bd2:	f000 fa9b 	bl	800710c <__malloc_lock>
 8006bd6:	4a1e      	ldr	r2, [pc, #120]	; (8006c50 <_free_r+0x94>)
 8006bd8:	9801      	ldr	r0, [sp, #4]
 8006bda:	6813      	ldr	r3, [r2, #0]
 8006bdc:	b933      	cbnz	r3, 8006bec <_free_r+0x30>
 8006bde:	6063      	str	r3, [r4, #4]
 8006be0:	6014      	str	r4, [r2, #0]
 8006be2:	b003      	add	sp, #12
 8006be4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006be8:	f000 ba96 	b.w	8007118 <__malloc_unlock>
 8006bec:	42a3      	cmp	r3, r4
 8006bee:	d908      	bls.n	8006c02 <_free_r+0x46>
 8006bf0:	6825      	ldr	r5, [r4, #0]
 8006bf2:	1961      	adds	r1, r4, r5
 8006bf4:	428b      	cmp	r3, r1
 8006bf6:	bf01      	itttt	eq
 8006bf8:	6819      	ldreq	r1, [r3, #0]
 8006bfa:	685b      	ldreq	r3, [r3, #4]
 8006bfc:	1949      	addeq	r1, r1, r5
 8006bfe:	6021      	streq	r1, [r4, #0]
 8006c00:	e7ed      	b.n	8006bde <_free_r+0x22>
 8006c02:	461a      	mov	r2, r3
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	b10b      	cbz	r3, 8006c0c <_free_r+0x50>
 8006c08:	42a3      	cmp	r3, r4
 8006c0a:	d9fa      	bls.n	8006c02 <_free_r+0x46>
 8006c0c:	6811      	ldr	r1, [r2, #0]
 8006c0e:	1855      	adds	r5, r2, r1
 8006c10:	42a5      	cmp	r5, r4
 8006c12:	d10b      	bne.n	8006c2c <_free_r+0x70>
 8006c14:	6824      	ldr	r4, [r4, #0]
 8006c16:	4421      	add	r1, r4
 8006c18:	1854      	adds	r4, r2, r1
 8006c1a:	42a3      	cmp	r3, r4
 8006c1c:	6011      	str	r1, [r2, #0]
 8006c1e:	d1e0      	bne.n	8006be2 <_free_r+0x26>
 8006c20:	681c      	ldr	r4, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	6053      	str	r3, [r2, #4]
 8006c26:	4421      	add	r1, r4
 8006c28:	6011      	str	r1, [r2, #0]
 8006c2a:	e7da      	b.n	8006be2 <_free_r+0x26>
 8006c2c:	d902      	bls.n	8006c34 <_free_r+0x78>
 8006c2e:	230c      	movs	r3, #12
 8006c30:	6003      	str	r3, [r0, #0]
 8006c32:	e7d6      	b.n	8006be2 <_free_r+0x26>
 8006c34:	6825      	ldr	r5, [r4, #0]
 8006c36:	1961      	adds	r1, r4, r5
 8006c38:	428b      	cmp	r3, r1
 8006c3a:	bf04      	itt	eq
 8006c3c:	6819      	ldreq	r1, [r3, #0]
 8006c3e:	685b      	ldreq	r3, [r3, #4]
 8006c40:	6063      	str	r3, [r4, #4]
 8006c42:	bf04      	itt	eq
 8006c44:	1949      	addeq	r1, r1, r5
 8006c46:	6021      	streq	r1, [r4, #0]
 8006c48:	6054      	str	r4, [r2, #4]
 8006c4a:	e7ca      	b.n	8006be2 <_free_r+0x26>
 8006c4c:	b003      	add	sp, #12
 8006c4e:	bd30      	pop	{r4, r5, pc}
 8006c50:	20001048 	.word	0x20001048

08006c54 <sbrk_aligned>:
 8006c54:	b570      	push	{r4, r5, r6, lr}
 8006c56:	4e0e      	ldr	r6, [pc, #56]	; (8006c90 <sbrk_aligned+0x3c>)
 8006c58:	460c      	mov	r4, r1
 8006c5a:	6831      	ldr	r1, [r6, #0]
 8006c5c:	4605      	mov	r5, r0
 8006c5e:	b911      	cbnz	r1, 8006c66 <sbrk_aligned+0x12>
 8006c60:	f000 f9e8 	bl	8007034 <_sbrk_r>
 8006c64:	6030      	str	r0, [r6, #0]
 8006c66:	4621      	mov	r1, r4
 8006c68:	4628      	mov	r0, r5
 8006c6a:	f000 f9e3 	bl	8007034 <_sbrk_r>
 8006c6e:	1c43      	adds	r3, r0, #1
 8006c70:	d00a      	beq.n	8006c88 <sbrk_aligned+0x34>
 8006c72:	1cc4      	adds	r4, r0, #3
 8006c74:	f024 0403 	bic.w	r4, r4, #3
 8006c78:	42a0      	cmp	r0, r4
 8006c7a:	d007      	beq.n	8006c8c <sbrk_aligned+0x38>
 8006c7c:	1a21      	subs	r1, r4, r0
 8006c7e:	4628      	mov	r0, r5
 8006c80:	f000 f9d8 	bl	8007034 <_sbrk_r>
 8006c84:	3001      	adds	r0, #1
 8006c86:	d101      	bne.n	8006c8c <sbrk_aligned+0x38>
 8006c88:	f04f 34ff 	mov.w	r4, #4294967295
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	bd70      	pop	{r4, r5, r6, pc}
 8006c90:	2000104c 	.word	0x2000104c

08006c94 <_malloc_r>:
 8006c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c98:	1ccd      	adds	r5, r1, #3
 8006c9a:	f025 0503 	bic.w	r5, r5, #3
 8006c9e:	3508      	adds	r5, #8
 8006ca0:	2d0c      	cmp	r5, #12
 8006ca2:	bf38      	it	cc
 8006ca4:	250c      	movcc	r5, #12
 8006ca6:	2d00      	cmp	r5, #0
 8006ca8:	4607      	mov	r7, r0
 8006caa:	db01      	blt.n	8006cb0 <_malloc_r+0x1c>
 8006cac:	42a9      	cmp	r1, r5
 8006cae:	d905      	bls.n	8006cbc <_malloc_r+0x28>
 8006cb0:	230c      	movs	r3, #12
 8006cb2:	603b      	str	r3, [r7, #0]
 8006cb4:	2600      	movs	r6, #0
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cbc:	4e2e      	ldr	r6, [pc, #184]	; (8006d78 <_malloc_r+0xe4>)
 8006cbe:	f000 fa25 	bl	800710c <__malloc_lock>
 8006cc2:	6833      	ldr	r3, [r6, #0]
 8006cc4:	461c      	mov	r4, r3
 8006cc6:	bb34      	cbnz	r4, 8006d16 <_malloc_r+0x82>
 8006cc8:	4629      	mov	r1, r5
 8006cca:	4638      	mov	r0, r7
 8006ccc:	f7ff ffc2 	bl	8006c54 <sbrk_aligned>
 8006cd0:	1c43      	adds	r3, r0, #1
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	d14d      	bne.n	8006d72 <_malloc_r+0xde>
 8006cd6:	6834      	ldr	r4, [r6, #0]
 8006cd8:	4626      	mov	r6, r4
 8006cda:	2e00      	cmp	r6, #0
 8006cdc:	d140      	bne.n	8006d60 <_malloc_r+0xcc>
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	4631      	mov	r1, r6
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	eb04 0803 	add.w	r8, r4, r3
 8006ce8:	f000 f9a4 	bl	8007034 <_sbrk_r>
 8006cec:	4580      	cmp	r8, r0
 8006cee:	d13a      	bne.n	8006d66 <_malloc_r+0xd2>
 8006cf0:	6821      	ldr	r1, [r4, #0]
 8006cf2:	3503      	adds	r5, #3
 8006cf4:	1a6d      	subs	r5, r5, r1
 8006cf6:	f025 0503 	bic.w	r5, r5, #3
 8006cfa:	3508      	adds	r5, #8
 8006cfc:	2d0c      	cmp	r5, #12
 8006cfe:	bf38      	it	cc
 8006d00:	250c      	movcc	r5, #12
 8006d02:	4629      	mov	r1, r5
 8006d04:	4638      	mov	r0, r7
 8006d06:	f7ff ffa5 	bl	8006c54 <sbrk_aligned>
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d02b      	beq.n	8006d66 <_malloc_r+0xd2>
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	442b      	add	r3, r5
 8006d12:	6023      	str	r3, [r4, #0]
 8006d14:	e00e      	b.n	8006d34 <_malloc_r+0xa0>
 8006d16:	6822      	ldr	r2, [r4, #0]
 8006d18:	1b52      	subs	r2, r2, r5
 8006d1a:	d41e      	bmi.n	8006d5a <_malloc_r+0xc6>
 8006d1c:	2a0b      	cmp	r2, #11
 8006d1e:	d916      	bls.n	8006d4e <_malloc_r+0xba>
 8006d20:	1961      	adds	r1, r4, r5
 8006d22:	42a3      	cmp	r3, r4
 8006d24:	6025      	str	r5, [r4, #0]
 8006d26:	bf18      	it	ne
 8006d28:	6059      	strne	r1, [r3, #4]
 8006d2a:	6863      	ldr	r3, [r4, #4]
 8006d2c:	bf08      	it	eq
 8006d2e:	6031      	streq	r1, [r6, #0]
 8006d30:	5162      	str	r2, [r4, r5]
 8006d32:	604b      	str	r3, [r1, #4]
 8006d34:	4638      	mov	r0, r7
 8006d36:	f104 060b 	add.w	r6, r4, #11
 8006d3a:	f000 f9ed 	bl	8007118 <__malloc_unlock>
 8006d3e:	f026 0607 	bic.w	r6, r6, #7
 8006d42:	1d23      	adds	r3, r4, #4
 8006d44:	1af2      	subs	r2, r6, r3
 8006d46:	d0b6      	beq.n	8006cb6 <_malloc_r+0x22>
 8006d48:	1b9b      	subs	r3, r3, r6
 8006d4a:	50a3      	str	r3, [r4, r2]
 8006d4c:	e7b3      	b.n	8006cb6 <_malloc_r+0x22>
 8006d4e:	6862      	ldr	r2, [r4, #4]
 8006d50:	42a3      	cmp	r3, r4
 8006d52:	bf0c      	ite	eq
 8006d54:	6032      	streq	r2, [r6, #0]
 8006d56:	605a      	strne	r2, [r3, #4]
 8006d58:	e7ec      	b.n	8006d34 <_malloc_r+0xa0>
 8006d5a:	4623      	mov	r3, r4
 8006d5c:	6864      	ldr	r4, [r4, #4]
 8006d5e:	e7b2      	b.n	8006cc6 <_malloc_r+0x32>
 8006d60:	4634      	mov	r4, r6
 8006d62:	6876      	ldr	r6, [r6, #4]
 8006d64:	e7b9      	b.n	8006cda <_malloc_r+0x46>
 8006d66:	230c      	movs	r3, #12
 8006d68:	603b      	str	r3, [r7, #0]
 8006d6a:	4638      	mov	r0, r7
 8006d6c:	f000 f9d4 	bl	8007118 <__malloc_unlock>
 8006d70:	e7a1      	b.n	8006cb6 <_malloc_r+0x22>
 8006d72:	6025      	str	r5, [r4, #0]
 8006d74:	e7de      	b.n	8006d34 <_malloc_r+0xa0>
 8006d76:	bf00      	nop
 8006d78:	20001048 	.word	0x20001048

08006d7c <__ssputs_r>:
 8006d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d80:	688e      	ldr	r6, [r1, #8]
 8006d82:	429e      	cmp	r6, r3
 8006d84:	4682      	mov	sl, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	4690      	mov	r8, r2
 8006d8a:	461f      	mov	r7, r3
 8006d8c:	d838      	bhi.n	8006e00 <__ssputs_r+0x84>
 8006d8e:	898a      	ldrh	r2, [r1, #12]
 8006d90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d94:	d032      	beq.n	8006dfc <__ssputs_r+0x80>
 8006d96:	6825      	ldr	r5, [r4, #0]
 8006d98:	6909      	ldr	r1, [r1, #16]
 8006d9a:	eba5 0901 	sub.w	r9, r5, r1
 8006d9e:	6965      	ldr	r5, [r4, #20]
 8006da0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006da4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006da8:	3301      	adds	r3, #1
 8006daa:	444b      	add	r3, r9
 8006dac:	106d      	asrs	r5, r5, #1
 8006dae:	429d      	cmp	r5, r3
 8006db0:	bf38      	it	cc
 8006db2:	461d      	movcc	r5, r3
 8006db4:	0553      	lsls	r3, r2, #21
 8006db6:	d531      	bpl.n	8006e1c <__ssputs_r+0xa0>
 8006db8:	4629      	mov	r1, r5
 8006dba:	f7ff ff6b 	bl	8006c94 <_malloc_r>
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	b950      	cbnz	r0, 8006dd8 <__ssputs_r+0x5c>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	f8ca 3000 	str.w	r3, [sl]
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dce:	81a3      	strh	r3, [r4, #12]
 8006dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd8:	6921      	ldr	r1, [r4, #16]
 8006dda:	464a      	mov	r2, r9
 8006ddc:	f7ff fb46 	bl	800646c <memcpy>
 8006de0:	89a3      	ldrh	r3, [r4, #12]
 8006de2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dea:	81a3      	strh	r3, [r4, #12]
 8006dec:	6126      	str	r6, [r4, #16]
 8006dee:	6165      	str	r5, [r4, #20]
 8006df0:	444e      	add	r6, r9
 8006df2:	eba5 0509 	sub.w	r5, r5, r9
 8006df6:	6026      	str	r6, [r4, #0]
 8006df8:	60a5      	str	r5, [r4, #8]
 8006dfa:	463e      	mov	r6, r7
 8006dfc:	42be      	cmp	r6, r7
 8006dfe:	d900      	bls.n	8006e02 <__ssputs_r+0x86>
 8006e00:	463e      	mov	r6, r7
 8006e02:	6820      	ldr	r0, [r4, #0]
 8006e04:	4632      	mov	r2, r6
 8006e06:	4641      	mov	r1, r8
 8006e08:	f000 f966 	bl	80070d8 <memmove>
 8006e0c:	68a3      	ldr	r3, [r4, #8]
 8006e0e:	1b9b      	subs	r3, r3, r6
 8006e10:	60a3      	str	r3, [r4, #8]
 8006e12:	6823      	ldr	r3, [r4, #0]
 8006e14:	4433      	add	r3, r6
 8006e16:	6023      	str	r3, [r4, #0]
 8006e18:	2000      	movs	r0, #0
 8006e1a:	e7db      	b.n	8006dd4 <__ssputs_r+0x58>
 8006e1c:	462a      	mov	r2, r5
 8006e1e:	f000 f981 	bl	8007124 <_realloc_r>
 8006e22:	4606      	mov	r6, r0
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d1e1      	bne.n	8006dec <__ssputs_r+0x70>
 8006e28:	6921      	ldr	r1, [r4, #16]
 8006e2a:	4650      	mov	r0, sl
 8006e2c:	f7ff fec6 	bl	8006bbc <_free_r>
 8006e30:	e7c7      	b.n	8006dc2 <__ssputs_r+0x46>
	...

08006e34 <_svfiprintf_r>:
 8006e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e38:	4698      	mov	r8, r3
 8006e3a:	898b      	ldrh	r3, [r1, #12]
 8006e3c:	061b      	lsls	r3, r3, #24
 8006e3e:	b09d      	sub	sp, #116	; 0x74
 8006e40:	4607      	mov	r7, r0
 8006e42:	460d      	mov	r5, r1
 8006e44:	4614      	mov	r4, r2
 8006e46:	d50e      	bpl.n	8006e66 <_svfiprintf_r+0x32>
 8006e48:	690b      	ldr	r3, [r1, #16]
 8006e4a:	b963      	cbnz	r3, 8006e66 <_svfiprintf_r+0x32>
 8006e4c:	2140      	movs	r1, #64	; 0x40
 8006e4e:	f7ff ff21 	bl	8006c94 <_malloc_r>
 8006e52:	6028      	str	r0, [r5, #0]
 8006e54:	6128      	str	r0, [r5, #16]
 8006e56:	b920      	cbnz	r0, 8006e62 <_svfiprintf_r+0x2e>
 8006e58:	230c      	movs	r3, #12
 8006e5a:	603b      	str	r3, [r7, #0]
 8006e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e60:	e0d1      	b.n	8007006 <_svfiprintf_r+0x1d2>
 8006e62:	2340      	movs	r3, #64	; 0x40
 8006e64:	616b      	str	r3, [r5, #20]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9309      	str	r3, [sp, #36]	; 0x24
 8006e6a:	2320      	movs	r3, #32
 8006e6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e74:	2330      	movs	r3, #48	; 0x30
 8006e76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007020 <_svfiprintf_r+0x1ec>
 8006e7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e7e:	f04f 0901 	mov.w	r9, #1
 8006e82:	4623      	mov	r3, r4
 8006e84:	469a      	mov	sl, r3
 8006e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e8a:	b10a      	cbz	r2, 8006e90 <_svfiprintf_r+0x5c>
 8006e8c:	2a25      	cmp	r2, #37	; 0x25
 8006e8e:	d1f9      	bne.n	8006e84 <_svfiprintf_r+0x50>
 8006e90:	ebba 0b04 	subs.w	fp, sl, r4
 8006e94:	d00b      	beq.n	8006eae <_svfiprintf_r+0x7a>
 8006e96:	465b      	mov	r3, fp
 8006e98:	4622      	mov	r2, r4
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f7ff ff6d 	bl	8006d7c <__ssputs_r>
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f000 80aa 	beq.w	8006ffc <_svfiprintf_r+0x1c8>
 8006ea8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006eaa:	445a      	add	r2, fp
 8006eac:	9209      	str	r2, [sp, #36]	; 0x24
 8006eae:	f89a 3000 	ldrb.w	r3, [sl]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 80a2 	beq.w	8006ffc <_svfiprintf_r+0x1c8>
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f04f 32ff 	mov.w	r2, #4294967295
 8006ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ec2:	f10a 0a01 	add.w	sl, sl, #1
 8006ec6:	9304      	str	r3, [sp, #16]
 8006ec8:	9307      	str	r3, [sp, #28]
 8006eca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ece:	931a      	str	r3, [sp, #104]	; 0x68
 8006ed0:	4654      	mov	r4, sl
 8006ed2:	2205      	movs	r2, #5
 8006ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ed8:	4851      	ldr	r0, [pc, #324]	; (8007020 <_svfiprintf_r+0x1ec>)
 8006eda:	f7f9 f9a1 	bl	8000220 <memchr>
 8006ede:	9a04      	ldr	r2, [sp, #16]
 8006ee0:	b9d8      	cbnz	r0, 8006f1a <_svfiprintf_r+0xe6>
 8006ee2:	06d0      	lsls	r0, r2, #27
 8006ee4:	bf44      	itt	mi
 8006ee6:	2320      	movmi	r3, #32
 8006ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eec:	0711      	lsls	r1, r2, #28
 8006eee:	bf44      	itt	mi
 8006ef0:	232b      	movmi	r3, #43	; 0x2b
 8006ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8006efa:	2b2a      	cmp	r3, #42	; 0x2a
 8006efc:	d015      	beq.n	8006f2a <_svfiprintf_r+0xf6>
 8006efe:	9a07      	ldr	r2, [sp, #28]
 8006f00:	4654      	mov	r4, sl
 8006f02:	2000      	movs	r0, #0
 8006f04:	f04f 0c0a 	mov.w	ip, #10
 8006f08:	4621      	mov	r1, r4
 8006f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f0e:	3b30      	subs	r3, #48	; 0x30
 8006f10:	2b09      	cmp	r3, #9
 8006f12:	d94e      	bls.n	8006fb2 <_svfiprintf_r+0x17e>
 8006f14:	b1b0      	cbz	r0, 8006f44 <_svfiprintf_r+0x110>
 8006f16:	9207      	str	r2, [sp, #28]
 8006f18:	e014      	b.n	8006f44 <_svfiprintf_r+0x110>
 8006f1a:	eba0 0308 	sub.w	r3, r0, r8
 8006f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8006f22:	4313      	orrs	r3, r2
 8006f24:	9304      	str	r3, [sp, #16]
 8006f26:	46a2      	mov	sl, r4
 8006f28:	e7d2      	b.n	8006ed0 <_svfiprintf_r+0x9c>
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	1d19      	adds	r1, r3, #4
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	9103      	str	r1, [sp, #12]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	bfbb      	ittet	lt
 8006f36:	425b      	neglt	r3, r3
 8006f38:	f042 0202 	orrlt.w	r2, r2, #2
 8006f3c:	9307      	strge	r3, [sp, #28]
 8006f3e:	9307      	strlt	r3, [sp, #28]
 8006f40:	bfb8      	it	lt
 8006f42:	9204      	strlt	r2, [sp, #16]
 8006f44:	7823      	ldrb	r3, [r4, #0]
 8006f46:	2b2e      	cmp	r3, #46	; 0x2e
 8006f48:	d10c      	bne.n	8006f64 <_svfiprintf_r+0x130>
 8006f4a:	7863      	ldrb	r3, [r4, #1]
 8006f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f4e:	d135      	bne.n	8006fbc <_svfiprintf_r+0x188>
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	1d1a      	adds	r2, r3, #4
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	9203      	str	r2, [sp, #12]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bfb8      	it	lt
 8006f5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f60:	3402      	adds	r4, #2
 8006f62:	9305      	str	r3, [sp, #20]
 8006f64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007030 <_svfiprintf_r+0x1fc>
 8006f68:	7821      	ldrb	r1, [r4, #0]
 8006f6a:	2203      	movs	r2, #3
 8006f6c:	4650      	mov	r0, sl
 8006f6e:	f7f9 f957 	bl	8000220 <memchr>
 8006f72:	b140      	cbz	r0, 8006f86 <_svfiprintf_r+0x152>
 8006f74:	2340      	movs	r3, #64	; 0x40
 8006f76:	eba0 000a 	sub.w	r0, r0, sl
 8006f7a:	fa03 f000 	lsl.w	r0, r3, r0
 8006f7e:	9b04      	ldr	r3, [sp, #16]
 8006f80:	4303      	orrs	r3, r0
 8006f82:	3401      	adds	r4, #1
 8006f84:	9304      	str	r3, [sp, #16]
 8006f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f8a:	4826      	ldr	r0, [pc, #152]	; (8007024 <_svfiprintf_r+0x1f0>)
 8006f8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f90:	2206      	movs	r2, #6
 8006f92:	f7f9 f945 	bl	8000220 <memchr>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d038      	beq.n	800700c <_svfiprintf_r+0x1d8>
 8006f9a:	4b23      	ldr	r3, [pc, #140]	; (8007028 <_svfiprintf_r+0x1f4>)
 8006f9c:	bb1b      	cbnz	r3, 8006fe6 <_svfiprintf_r+0x1b2>
 8006f9e:	9b03      	ldr	r3, [sp, #12]
 8006fa0:	3307      	adds	r3, #7
 8006fa2:	f023 0307 	bic.w	r3, r3, #7
 8006fa6:	3308      	adds	r3, #8
 8006fa8:	9303      	str	r3, [sp, #12]
 8006faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fac:	4433      	add	r3, r6
 8006fae:	9309      	str	r3, [sp, #36]	; 0x24
 8006fb0:	e767      	b.n	8006e82 <_svfiprintf_r+0x4e>
 8006fb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	2001      	movs	r0, #1
 8006fba:	e7a5      	b.n	8006f08 <_svfiprintf_r+0xd4>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	3401      	adds	r4, #1
 8006fc0:	9305      	str	r3, [sp, #20]
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	f04f 0c0a 	mov.w	ip, #10
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fce:	3a30      	subs	r2, #48	; 0x30
 8006fd0:	2a09      	cmp	r2, #9
 8006fd2:	d903      	bls.n	8006fdc <_svfiprintf_r+0x1a8>
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0c5      	beq.n	8006f64 <_svfiprintf_r+0x130>
 8006fd8:	9105      	str	r1, [sp, #20]
 8006fda:	e7c3      	b.n	8006f64 <_svfiprintf_r+0x130>
 8006fdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e7f0      	b.n	8006fc8 <_svfiprintf_r+0x194>
 8006fe6:	ab03      	add	r3, sp, #12
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	462a      	mov	r2, r5
 8006fec:	4b0f      	ldr	r3, [pc, #60]	; (800702c <_svfiprintf_r+0x1f8>)
 8006fee:	a904      	add	r1, sp, #16
 8006ff0:	4638      	mov	r0, r7
 8006ff2:	f7fd ffc9 	bl	8004f88 <_printf_float>
 8006ff6:	1c42      	adds	r2, r0, #1
 8006ff8:	4606      	mov	r6, r0
 8006ffa:	d1d6      	bne.n	8006faa <_svfiprintf_r+0x176>
 8006ffc:	89ab      	ldrh	r3, [r5, #12]
 8006ffe:	065b      	lsls	r3, r3, #25
 8007000:	f53f af2c 	bmi.w	8006e5c <_svfiprintf_r+0x28>
 8007004:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007006:	b01d      	add	sp, #116	; 0x74
 8007008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800700c:	ab03      	add	r3, sp, #12
 800700e:	9300      	str	r3, [sp, #0]
 8007010:	462a      	mov	r2, r5
 8007012:	4b06      	ldr	r3, [pc, #24]	; (800702c <_svfiprintf_r+0x1f8>)
 8007014:	a904      	add	r1, sp, #16
 8007016:	4638      	mov	r0, r7
 8007018:	f7fe fa5a 	bl	80054d0 <_printf_i>
 800701c:	e7eb      	b.n	8006ff6 <_svfiprintf_r+0x1c2>
 800701e:	bf00      	nop
 8007020:	08008d54 	.word	0x08008d54
 8007024:	08008d5e 	.word	0x08008d5e
 8007028:	08004f89 	.word	0x08004f89
 800702c:	08006d7d 	.word	0x08006d7d
 8007030:	08008d5a 	.word	0x08008d5a

08007034 <_sbrk_r>:
 8007034:	b538      	push	{r3, r4, r5, lr}
 8007036:	4d06      	ldr	r5, [pc, #24]	; (8007050 <_sbrk_r+0x1c>)
 8007038:	2300      	movs	r3, #0
 800703a:	4604      	mov	r4, r0
 800703c:	4608      	mov	r0, r1
 800703e:	602b      	str	r3, [r5, #0]
 8007040:	f7fa fd26 	bl	8001a90 <_sbrk>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_sbrk_r+0x1a>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_sbrk_r+0x1a>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	20001050 	.word	0x20001050

08007054 <__assert_func>:
 8007054:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007056:	4614      	mov	r4, r2
 8007058:	461a      	mov	r2, r3
 800705a:	4b09      	ldr	r3, [pc, #36]	; (8007080 <__assert_func+0x2c>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4605      	mov	r5, r0
 8007060:	68d8      	ldr	r0, [r3, #12]
 8007062:	b14c      	cbz	r4, 8007078 <__assert_func+0x24>
 8007064:	4b07      	ldr	r3, [pc, #28]	; (8007084 <__assert_func+0x30>)
 8007066:	9100      	str	r1, [sp, #0]
 8007068:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800706c:	4906      	ldr	r1, [pc, #24]	; (8007088 <__assert_func+0x34>)
 800706e:	462b      	mov	r3, r5
 8007070:	f000 f80e 	bl	8007090 <fiprintf>
 8007074:	f000 faac 	bl	80075d0 <abort>
 8007078:	4b04      	ldr	r3, [pc, #16]	; (800708c <__assert_func+0x38>)
 800707a:	461c      	mov	r4, r3
 800707c:	e7f3      	b.n	8007066 <__assert_func+0x12>
 800707e:	bf00      	nop
 8007080:	2000000c 	.word	0x2000000c
 8007084:	08008d65 	.word	0x08008d65
 8007088:	08008d72 	.word	0x08008d72
 800708c:	08008da0 	.word	0x08008da0

08007090 <fiprintf>:
 8007090:	b40e      	push	{r1, r2, r3}
 8007092:	b503      	push	{r0, r1, lr}
 8007094:	4601      	mov	r1, r0
 8007096:	ab03      	add	r3, sp, #12
 8007098:	4805      	ldr	r0, [pc, #20]	; (80070b0 <fiprintf+0x20>)
 800709a:	f853 2b04 	ldr.w	r2, [r3], #4
 800709e:	6800      	ldr	r0, [r0, #0]
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	f000 f897 	bl	80071d4 <_vfiprintf_r>
 80070a6:	b002      	add	sp, #8
 80070a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070ac:	b003      	add	sp, #12
 80070ae:	4770      	bx	lr
 80070b0:	2000000c 	.word	0x2000000c

080070b4 <__ascii_mbtowc>:
 80070b4:	b082      	sub	sp, #8
 80070b6:	b901      	cbnz	r1, 80070ba <__ascii_mbtowc+0x6>
 80070b8:	a901      	add	r1, sp, #4
 80070ba:	b142      	cbz	r2, 80070ce <__ascii_mbtowc+0x1a>
 80070bc:	b14b      	cbz	r3, 80070d2 <__ascii_mbtowc+0x1e>
 80070be:	7813      	ldrb	r3, [r2, #0]
 80070c0:	600b      	str	r3, [r1, #0]
 80070c2:	7812      	ldrb	r2, [r2, #0]
 80070c4:	1e10      	subs	r0, r2, #0
 80070c6:	bf18      	it	ne
 80070c8:	2001      	movne	r0, #1
 80070ca:	b002      	add	sp, #8
 80070cc:	4770      	bx	lr
 80070ce:	4610      	mov	r0, r2
 80070d0:	e7fb      	b.n	80070ca <__ascii_mbtowc+0x16>
 80070d2:	f06f 0001 	mvn.w	r0, #1
 80070d6:	e7f8      	b.n	80070ca <__ascii_mbtowc+0x16>

080070d8 <memmove>:
 80070d8:	4288      	cmp	r0, r1
 80070da:	b510      	push	{r4, lr}
 80070dc:	eb01 0402 	add.w	r4, r1, r2
 80070e0:	d902      	bls.n	80070e8 <memmove+0x10>
 80070e2:	4284      	cmp	r4, r0
 80070e4:	4623      	mov	r3, r4
 80070e6:	d807      	bhi.n	80070f8 <memmove+0x20>
 80070e8:	1e43      	subs	r3, r0, #1
 80070ea:	42a1      	cmp	r1, r4
 80070ec:	d008      	beq.n	8007100 <memmove+0x28>
 80070ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070f6:	e7f8      	b.n	80070ea <memmove+0x12>
 80070f8:	4402      	add	r2, r0
 80070fa:	4601      	mov	r1, r0
 80070fc:	428a      	cmp	r2, r1
 80070fe:	d100      	bne.n	8007102 <memmove+0x2a>
 8007100:	bd10      	pop	{r4, pc}
 8007102:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007106:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800710a:	e7f7      	b.n	80070fc <memmove+0x24>

0800710c <__malloc_lock>:
 800710c:	4801      	ldr	r0, [pc, #4]	; (8007114 <__malloc_lock+0x8>)
 800710e:	f000 bc1f 	b.w	8007950 <__retarget_lock_acquire_recursive>
 8007112:	bf00      	nop
 8007114:	20001054 	.word	0x20001054

08007118 <__malloc_unlock>:
 8007118:	4801      	ldr	r0, [pc, #4]	; (8007120 <__malloc_unlock+0x8>)
 800711a:	f000 bc1a 	b.w	8007952 <__retarget_lock_release_recursive>
 800711e:	bf00      	nop
 8007120:	20001054 	.word	0x20001054

08007124 <_realloc_r>:
 8007124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007128:	4680      	mov	r8, r0
 800712a:	4614      	mov	r4, r2
 800712c:	460e      	mov	r6, r1
 800712e:	b921      	cbnz	r1, 800713a <_realloc_r+0x16>
 8007130:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007134:	4611      	mov	r1, r2
 8007136:	f7ff bdad 	b.w	8006c94 <_malloc_r>
 800713a:	b92a      	cbnz	r2, 8007148 <_realloc_r+0x24>
 800713c:	f7ff fd3e 	bl	8006bbc <_free_r>
 8007140:	4625      	mov	r5, r4
 8007142:	4628      	mov	r0, r5
 8007144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007148:	f000 fc6a 	bl	8007a20 <_malloc_usable_size_r>
 800714c:	4284      	cmp	r4, r0
 800714e:	4607      	mov	r7, r0
 8007150:	d802      	bhi.n	8007158 <_realloc_r+0x34>
 8007152:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007156:	d812      	bhi.n	800717e <_realloc_r+0x5a>
 8007158:	4621      	mov	r1, r4
 800715a:	4640      	mov	r0, r8
 800715c:	f7ff fd9a 	bl	8006c94 <_malloc_r>
 8007160:	4605      	mov	r5, r0
 8007162:	2800      	cmp	r0, #0
 8007164:	d0ed      	beq.n	8007142 <_realloc_r+0x1e>
 8007166:	42bc      	cmp	r4, r7
 8007168:	4622      	mov	r2, r4
 800716a:	4631      	mov	r1, r6
 800716c:	bf28      	it	cs
 800716e:	463a      	movcs	r2, r7
 8007170:	f7ff f97c 	bl	800646c <memcpy>
 8007174:	4631      	mov	r1, r6
 8007176:	4640      	mov	r0, r8
 8007178:	f7ff fd20 	bl	8006bbc <_free_r>
 800717c:	e7e1      	b.n	8007142 <_realloc_r+0x1e>
 800717e:	4635      	mov	r5, r6
 8007180:	e7df      	b.n	8007142 <_realloc_r+0x1e>

08007182 <__sfputc_r>:
 8007182:	6893      	ldr	r3, [r2, #8]
 8007184:	3b01      	subs	r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	b410      	push	{r4}
 800718a:	6093      	str	r3, [r2, #8]
 800718c:	da08      	bge.n	80071a0 <__sfputc_r+0x1e>
 800718e:	6994      	ldr	r4, [r2, #24]
 8007190:	42a3      	cmp	r3, r4
 8007192:	db01      	blt.n	8007198 <__sfputc_r+0x16>
 8007194:	290a      	cmp	r1, #10
 8007196:	d103      	bne.n	80071a0 <__sfputc_r+0x1e>
 8007198:	f85d 4b04 	ldr.w	r4, [sp], #4
 800719c:	f000 b94a 	b.w	8007434 <__swbuf_r>
 80071a0:	6813      	ldr	r3, [r2, #0]
 80071a2:	1c58      	adds	r0, r3, #1
 80071a4:	6010      	str	r0, [r2, #0]
 80071a6:	7019      	strb	r1, [r3, #0]
 80071a8:	4608      	mov	r0, r1
 80071aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <__sfputs_r>:
 80071b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071b2:	4606      	mov	r6, r0
 80071b4:	460f      	mov	r7, r1
 80071b6:	4614      	mov	r4, r2
 80071b8:	18d5      	adds	r5, r2, r3
 80071ba:	42ac      	cmp	r4, r5
 80071bc:	d101      	bne.n	80071c2 <__sfputs_r+0x12>
 80071be:	2000      	movs	r0, #0
 80071c0:	e007      	b.n	80071d2 <__sfputs_r+0x22>
 80071c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071c6:	463a      	mov	r2, r7
 80071c8:	4630      	mov	r0, r6
 80071ca:	f7ff ffda 	bl	8007182 <__sfputc_r>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d1f3      	bne.n	80071ba <__sfputs_r+0xa>
 80071d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080071d4 <_vfiprintf_r>:
 80071d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d8:	460d      	mov	r5, r1
 80071da:	b09d      	sub	sp, #116	; 0x74
 80071dc:	4614      	mov	r4, r2
 80071de:	4698      	mov	r8, r3
 80071e0:	4606      	mov	r6, r0
 80071e2:	b118      	cbz	r0, 80071ec <_vfiprintf_r+0x18>
 80071e4:	6983      	ldr	r3, [r0, #24]
 80071e6:	b90b      	cbnz	r3, 80071ec <_vfiprintf_r+0x18>
 80071e8:	f000 fb14 	bl	8007814 <__sinit>
 80071ec:	4b89      	ldr	r3, [pc, #548]	; (8007414 <_vfiprintf_r+0x240>)
 80071ee:	429d      	cmp	r5, r3
 80071f0:	d11b      	bne.n	800722a <_vfiprintf_r+0x56>
 80071f2:	6875      	ldr	r5, [r6, #4]
 80071f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071f6:	07d9      	lsls	r1, r3, #31
 80071f8:	d405      	bmi.n	8007206 <_vfiprintf_r+0x32>
 80071fa:	89ab      	ldrh	r3, [r5, #12]
 80071fc:	059a      	lsls	r2, r3, #22
 80071fe:	d402      	bmi.n	8007206 <_vfiprintf_r+0x32>
 8007200:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007202:	f000 fba5 	bl	8007950 <__retarget_lock_acquire_recursive>
 8007206:	89ab      	ldrh	r3, [r5, #12]
 8007208:	071b      	lsls	r3, r3, #28
 800720a:	d501      	bpl.n	8007210 <_vfiprintf_r+0x3c>
 800720c:	692b      	ldr	r3, [r5, #16]
 800720e:	b9eb      	cbnz	r3, 800724c <_vfiprintf_r+0x78>
 8007210:	4629      	mov	r1, r5
 8007212:	4630      	mov	r0, r6
 8007214:	f000 f96e 	bl	80074f4 <__swsetup_r>
 8007218:	b1c0      	cbz	r0, 800724c <_vfiprintf_r+0x78>
 800721a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800721c:	07dc      	lsls	r4, r3, #31
 800721e:	d50e      	bpl.n	800723e <_vfiprintf_r+0x6a>
 8007220:	f04f 30ff 	mov.w	r0, #4294967295
 8007224:	b01d      	add	sp, #116	; 0x74
 8007226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722a:	4b7b      	ldr	r3, [pc, #492]	; (8007418 <_vfiprintf_r+0x244>)
 800722c:	429d      	cmp	r5, r3
 800722e:	d101      	bne.n	8007234 <_vfiprintf_r+0x60>
 8007230:	68b5      	ldr	r5, [r6, #8]
 8007232:	e7df      	b.n	80071f4 <_vfiprintf_r+0x20>
 8007234:	4b79      	ldr	r3, [pc, #484]	; (800741c <_vfiprintf_r+0x248>)
 8007236:	429d      	cmp	r5, r3
 8007238:	bf08      	it	eq
 800723a:	68f5      	ldreq	r5, [r6, #12]
 800723c:	e7da      	b.n	80071f4 <_vfiprintf_r+0x20>
 800723e:	89ab      	ldrh	r3, [r5, #12]
 8007240:	0598      	lsls	r0, r3, #22
 8007242:	d4ed      	bmi.n	8007220 <_vfiprintf_r+0x4c>
 8007244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007246:	f000 fb84 	bl	8007952 <__retarget_lock_release_recursive>
 800724a:	e7e9      	b.n	8007220 <_vfiprintf_r+0x4c>
 800724c:	2300      	movs	r3, #0
 800724e:	9309      	str	r3, [sp, #36]	; 0x24
 8007250:	2320      	movs	r3, #32
 8007252:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007256:	f8cd 800c 	str.w	r8, [sp, #12]
 800725a:	2330      	movs	r3, #48	; 0x30
 800725c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007420 <_vfiprintf_r+0x24c>
 8007260:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007264:	f04f 0901 	mov.w	r9, #1
 8007268:	4623      	mov	r3, r4
 800726a:	469a      	mov	sl, r3
 800726c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007270:	b10a      	cbz	r2, 8007276 <_vfiprintf_r+0xa2>
 8007272:	2a25      	cmp	r2, #37	; 0x25
 8007274:	d1f9      	bne.n	800726a <_vfiprintf_r+0x96>
 8007276:	ebba 0b04 	subs.w	fp, sl, r4
 800727a:	d00b      	beq.n	8007294 <_vfiprintf_r+0xc0>
 800727c:	465b      	mov	r3, fp
 800727e:	4622      	mov	r2, r4
 8007280:	4629      	mov	r1, r5
 8007282:	4630      	mov	r0, r6
 8007284:	f7ff ff94 	bl	80071b0 <__sfputs_r>
 8007288:	3001      	adds	r0, #1
 800728a:	f000 80aa 	beq.w	80073e2 <_vfiprintf_r+0x20e>
 800728e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007290:	445a      	add	r2, fp
 8007292:	9209      	str	r2, [sp, #36]	; 0x24
 8007294:	f89a 3000 	ldrb.w	r3, [sl]
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80a2 	beq.w	80073e2 <_vfiprintf_r+0x20e>
 800729e:	2300      	movs	r3, #0
 80072a0:	f04f 32ff 	mov.w	r2, #4294967295
 80072a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072a8:	f10a 0a01 	add.w	sl, sl, #1
 80072ac:	9304      	str	r3, [sp, #16]
 80072ae:	9307      	str	r3, [sp, #28]
 80072b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072b4:	931a      	str	r3, [sp, #104]	; 0x68
 80072b6:	4654      	mov	r4, sl
 80072b8:	2205      	movs	r2, #5
 80072ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072be:	4858      	ldr	r0, [pc, #352]	; (8007420 <_vfiprintf_r+0x24c>)
 80072c0:	f7f8 ffae 	bl	8000220 <memchr>
 80072c4:	9a04      	ldr	r2, [sp, #16]
 80072c6:	b9d8      	cbnz	r0, 8007300 <_vfiprintf_r+0x12c>
 80072c8:	06d1      	lsls	r1, r2, #27
 80072ca:	bf44      	itt	mi
 80072cc:	2320      	movmi	r3, #32
 80072ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072d2:	0713      	lsls	r3, r2, #28
 80072d4:	bf44      	itt	mi
 80072d6:	232b      	movmi	r3, #43	; 0x2b
 80072d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072dc:	f89a 3000 	ldrb.w	r3, [sl]
 80072e0:	2b2a      	cmp	r3, #42	; 0x2a
 80072e2:	d015      	beq.n	8007310 <_vfiprintf_r+0x13c>
 80072e4:	9a07      	ldr	r2, [sp, #28]
 80072e6:	4654      	mov	r4, sl
 80072e8:	2000      	movs	r0, #0
 80072ea:	f04f 0c0a 	mov.w	ip, #10
 80072ee:	4621      	mov	r1, r4
 80072f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072f4:	3b30      	subs	r3, #48	; 0x30
 80072f6:	2b09      	cmp	r3, #9
 80072f8:	d94e      	bls.n	8007398 <_vfiprintf_r+0x1c4>
 80072fa:	b1b0      	cbz	r0, 800732a <_vfiprintf_r+0x156>
 80072fc:	9207      	str	r2, [sp, #28]
 80072fe:	e014      	b.n	800732a <_vfiprintf_r+0x156>
 8007300:	eba0 0308 	sub.w	r3, r0, r8
 8007304:	fa09 f303 	lsl.w	r3, r9, r3
 8007308:	4313      	orrs	r3, r2
 800730a:	9304      	str	r3, [sp, #16]
 800730c:	46a2      	mov	sl, r4
 800730e:	e7d2      	b.n	80072b6 <_vfiprintf_r+0xe2>
 8007310:	9b03      	ldr	r3, [sp, #12]
 8007312:	1d19      	adds	r1, r3, #4
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	9103      	str	r1, [sp, #12]
 8007318:	2b00      	cmp	r3, #0
 800731a:	bfbb      	ittet	lt
 800731c:	425b      	neglt	r3, r3
 800731e:	f042 0202 	orrlt.w	r2, r2, #2
 8007322:	9307      	strge	r3, [sp, #28]
 8007324:	9307      	strlt	r3, [sp, #28]
 8007326:	bfb8      	it	lt
 8007328:	9204      	strlt	r2, [sp, #16]
 800732a:	7823      	ldrb	r3, [r4, #0]
 800732c:	2b2e      	cmp	r3, #46	; 0x2e
 800732e:	d10c      	bne.n	800734a <_vfiprintf_r+0x176>
 8007330:	7863      	ldrb	r3, [r4, #1]
 8007332:	2b2a      	cmp	r3, #42	; 0x2a
 8007334:	d135      	bne.n	80073a2 <_vfiprintf_r+0x1ce>
 8007336:	9b03      	ldr	r3, [sp, #12]
 8007338:	1d1a      	adds	r2, r3, #4
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	9203      	str	r2, [sp, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	bfb8      	it	lt
 8007342:	f04f 33ff 	movlt.w	r3, #4294967295
 8007346:	3402      	adds	r4, #2
 8007348:	9305      	str	r3, [sp, #20]
 800734a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007430 <_vfiprintf_r+0x25c>
 800734e:	7821      	ldrb	r1, [r4, #0]
 8007350:	2203      	movs	r2, #3
 8007352:	4650      	mov	r0, sl
 8007354:	f7f8 ff64 	bl	8000220 <memchr>
 8007358:	b140      	cbz	r0, 800736c <_vfiprintf_r+0x198>
 800735a:	2340      	movs	r3, #64	; 0x40
 800735c:	eba0 000a 	sub.w	r0, r0, sl
 8007360:	fa03 f000 	lsl.w	r0, r3, r0
 8007364:	9b04      	ldr	r3, [sp, #16]
 8007366:	4303      	orrs	r3, r0
 8007368:	3401      	adds	r4, #1
 800736a:	9304      	str	r3, [sp, #16]
 800736c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007370:	482c      	ldr	r0, [pc, #176]	; (8007424 <_vfiprintf_r+0x250>)
 8007372:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007376:	2206      	movs	r2, #6
 8007378:	f7f8 ff52 	bl	8000220 <memchr>
 800737c:	2800      	cmp	r0, #0
 800737e:	d03f      	beq.n	8007400 <_vfiprintf_r+0x22c>
 8007380:	4b29      	ldr	r3, [pc, #164]	; (8007428 <_vfiprintf_r+0x254>)
 8007382:	bb1b      	cbnz	r3, 80073cc <_vfiprintf_r+0x1f8>
 8007384:	9b03      	ldr	r3, [sp, #12]
 8007386:	3307      	adds	r3, #7
 8007388:	f023 0307 	bic.w	r3, r3, #7
 800738c:	3308      	adds	r3, #8
 800738e:	9303      	str	r3, [sp, #12]
 8007390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007392:	443b      	add	r3, r7
 8007394:	9309      	str	r3, [sp, #36]	; 0x24
 8007396:	e767      	b.n	8007268 <_vfiprintf_r+0x94>
 8007398:	fb0c 3202 	mla	r2, ip, r2, r3
 800739c:	460c      	mov	r4, r1
 800739e:	2001      	movs	r0, #1
 80073a0:	e7a5      	b.n	80072ee <_vfiprintf_r+0x11a>
 80073a2:	2300      	movs	r3, #0
 80073a4:	3401      	adds	r4, #1
 80073a6:	9305      	str	r3, [sp, #20]
 80073a8:	4619      	mov	r1, r3
 80073aa:	f04f 0c0a 	mov.w	ip, #10
 80073ae:	4620      	mov	r0, r4
 80073b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073b4:	3a30      	subs	r2, #48	; 0x30
 80073b6:	2a09      	cmp	r2, #9
 80073b8:	d903      	bls.n	80073c2 <_vfiprintf_r+0x1ee>
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d0c5      	beq.n	800734a <_vfiprintf_r+0x176>
 80073be:	9105      	str	r1, [sp, #20]
 80073c0:	e7c3      	b.n	800734a <_vfiprintf_r+0x176>
 80073c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80073c6:	4604      	mov	r4, r0
 80073c8:	2301      	movs	r3, #1
 80073ca:	e7f0      	b.n	80073ae <_vfiprintf_r+0x1da>
 80073cc:	ab03      	add	r3, sp, #12
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	462a      	mov	r2, r5
 80073d2:	4b16      	ldr	r3, [pc, #88]	; (800742c <_vfiprintf_r+0x258>)
 80073d4:	a904      	add	r1, sp, #16
 80073d6:	4630      	mov	r0, r6
 80073d8:	f7fd fdd6 	bl	8004f88 <_printf_float>
 80073dc:	4607      	mov	r7, r0
 80073de:	1c78      	adds	r0, r7, #1
 80073e0:	d1d6      	bne.n	8007390 <_vfiprintf_r+0x1bc>
 80073e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073e4:	07d9      	lsls	r1, r3, #31
 80073e6:	d405      	bmi.n	80073f4 <_vfiprintf_r+0x220>
 80073e8:	89ab      	ldrh	r3, [r5, #12]
 80073ea:	059a      	lsls	r2, r3, #22
 80073ec:	d402      	bmi.n	80073f4 <_vfiprintf_r+0x220>
 80073ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073f0:	f000 faaf 	bl	8007952 <__retarget_lock_release_recursive>
 80073f4:	89ab      	ldrh	r3, [r5, #12]
 80073f6:	065b      	lsls	r3, r3, #25
 80073f8:	f53f af12 	bmi.w	8007220 <_vfiprintf_r+0x4c>
 80073fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073fe:	e711      	b.n	8007224 <_vfiprintf_r+0x50>
 8007400:	ab03      	add	r3, sp, #12
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	462a      	mov	r2, r5
 8007406:	4b09      	ldr	r3, [pc, #36]	; (800742c <_vfiprintf_r+0x258>)
 8007408:	a904      	add	r1, sp, #16
 800740a:	4630      	mov	r0, r6
 800740c:	f7fe f860 	bl	80054d0 <_printf_i>
 8007410:	e7e4      	b.n	80073dc <_vfiprintf_r+0x208>
 8007412:	bf00      	nop
 8007414:	08008ecc 	.word	0x08008ecc
 8007418:	08008eec 	.word	0x08008eec
 800741c:	08008eac 	.word	0x08008eac
 8007420:	08008d54 	.word	0x08008d54
 8007424:	08008d5e 	.word	0x08008d5e
 8007428:	08004f89 	.word	0x08004f89
 800742c:	080071b1 	.word	0x080071b1
 8007430:	08008d5a 	.word	0x08008d5a

08007434 <__swbuf_r>:
 8007434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007436:	460e      	mov	r6, r1
 8007438:	4614      	mov	r4, r2
 800743a:	4605      	mov	r5, r0
 800743c:	b118      	cbz	r0, 8007446 <__swbuf_r+0x12>
 800743e:	6983      	ldr	r3, [r0, #24]
 8007440:	b90b      	cbnz	r3, 8007446 <__swbuf_r+0x12>
 8007442:	f000 f9e7 	bl	8007814 <__sinit>
 8007446:	4b21      	ldr	r3, [pc, #132]	; (80074cc <__swbuf_r+0x98>)
 8007448:	429c      	cmp	r4, r3
 800744a:	d12b      	bne.n	80074a4 <__swbuf_r+0x70>
 800744c:	686c      	ldr	r4, [r5, #4]
 800744e:	69a3      	ldr	r3, [r4, #24]
 8007450:	60a3      	str	r3, [r4, #8]
 8007452:	89a3      	ldrh	r3, [r4, #12]
 8007454:	071a      	lsls	r2, r3, #28
 8007456:	d52f      	bpl.n	80074b8 <__swbuf_r+0x84>
 8007458:	6923      	ldr	r3, [r4, #16]
 800745a:	b36b      	cbz	r3, 80074b8 <__swbuf_r+0x84>
 800745c:	6923      	ldr	r3, [r4, #16]
 800745e:	6820      	ldr	r0, [r4, #0]
 8007460:	1ac0      	subs	r0, r0, r3
 8007462:	6963      	ldr	r3, [r4, #20]
 8007464:	b2f6      	uxtb	r6, r6
 8007466:	4283      	cmp	r3, r0
 8007468:	4637      	mov	r7, r6
 800746a:	dc04      	bgt.n	8007476 <__swbuf_r+0x42>
 800746c:	4621      	mov	r1, r4
 800746e:	4628      	mov	r0, r5
 8007470:	f000 f93c 	bl	80076ec <_fflush_r>
 8007474:	bb30      	cbnz	r0, 80074c4 <__swbuf_r+0x90>
 8007476:	68a3      	ldr	r3, [r4, #8]
 8007478:	3b01      	subs	r3, #1
 800747a:	60a3      	str	r3, [r4, #8]
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	1c5a      	adds	r2, r3, #1
 8007480:	6022      	str	r2, [r4, #0]
 8007482:	701e      	strb	r6, [r3, #0]
 8007484:	6963      	ldr	r3, [r4, #20]
 8007486:	3001      	adds	r0, #1
 8007488:	4283      	cmp	r3, r0
 800748a:	d004      	beq.n	8007496 <__swbuf_r+0x62>
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	07db      	lsls	r3, r3, #31
 8007490:	d506      	bpl.n	80074a0 <__swbuf_r+0x6c>
 8007492:	2e0a      	cmp	r6, #10
 8007494:	d104      	bne.n	80074a0 <__swbuf_r+0x6c>
 8007496:	4621      	mov	r1, r4
 8007498:	4628      	mov	r0, r5
 800749a:	f000 f927 	bl	80076ec <_fflush_r>
 800749e:	b988      	cbnz	r0, 80074c4 <__swbuf_r+0x90>
 80074a0:	4638      	mov	r0, r7
 80074a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074a4:	4b0a      	ldr	r3, [pc, #40]	; (80074d0 <__swbuf_r+0x9c>)
 80074a6:	429c      	cmp	r4, r3
 80074a8:	d101      	bne.n	80074ae <__swbuf_r+0x7a>
 80074aa:	68ac      	ldr	r4, [r5, #8]
 80074ac:	e7cf      	b.n	800744e <__swbuf_r+0x1a>
 80074ae:	4b09      	ldr	r3, [pc, #36]	; (80074d4 <__swbuf_r+0xa0>)
 80074b0:	429c      	cmp	r4, r3
 80074b2:	bf08      	it	eq
 80074b4:	68ec      	ldreq	r4, [r5, #12]
 80074b6:	e7ca      	b.n	800744e <__swbuf_r+0x1a>
 80074b8:	4621      	mov	r1, r4
 80074ba:	4628      	mov	r0, r5
 80074bc:	f000 f81a 	bl	80074f4 <__swsetup_r>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	d0cb      	beq.n	800745c <__swbuf_r+0x28>
 80074c4:	f04f 37ff 	mov.w	r7, #4294967295
 80074c8:	e7ea      	b.n	80074a0 <__swbuf_r+0x6c>
 80074ca:	bf00      	nop
 80074cc:	08008ecc 	.word	0x08008ecc
 80074d0:	08008eec 	.word	0x08008eec
 80074d4:	08008eac 	.word	0x08008eac

080074d8 <__ascii_wctomb>:
 80074d8:	b149      	cbz	r1, 80074ee <__ascii_wctomb+0x16>
 80074da:	2aff      	cmp	r2, #255	; 0xff
 80074dc:	bf85      	ittet	hi
 80074de:	238a      	movhi	r3, #138	; 0x8a
 80074e0:	6003      	strhi	r3, [r0, #0]
 80074e2:	700a      	strbls	r2, [r1, #0]
 80074e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80074e8:	bf98      	it	ls
 80074ea:	2001      	movls	r0, #1
 80074ec:	4770      	bx	lr
 80074ee:	4608      	mov	r0, r1
 80074f0:	4770      	bx	lr
	...

080074f4 <__swsetup_r>:
 80074f4:	4b32      	ldr	r3, [pc, #200]	; (80075c0 <__swsetup_r+0xcc>)
 80074f6:	b570      	push	{r4, r5, r6, lr}
 80074f8:	681d      	ldr	r5, [r3, #0]
 80074fa:	4606      	mov	r6, r0
 80074fc:	460c      	mov	r4, r1
 80074fe:	b125      	cbz	r5, 800750a <__swsetup_r+0x16>
 8007500:	69ab      	ldr	r3, [r5, #24]
 8007502:	b913      	cbnz	r3, 800750a <__swsetup_r+0x16>
 8007504:	4628      	mov	r0, r5
 8007506:	f000 f985 	bl	8007814 <__sinit>
 800750a:	4b2e      	ldr	r3, [pc, #184]	; (80075c4 <__swsetup_r+0xd0>)
 800750c:	429c      	cmp	r4, r3
 800750e:	d10f      	bne.n	8007530 <__swsetup_r+0x3c>
 8007510:	686c      	ldr	r4, [r5, #4]
 8007512:	89a3      	ldrh	r3, [r4, #12]
 8007514:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007518:	0719      	lsls	r1, r3, #28
 800751a:	d42c      	bmi.n	8007576 <__swsetup_r+0x82>
 800751c:	06dd      	lsls	r5, r3, #27
 800751e:	d411      	bmi.n	8007544 <__swsetup_r+0x50>
 8007520:	2309      	movs	r3, #9
 8007522:	6033      	str	r3, [r6, #0]
 8007524:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007528:	81a3      	strh	r3, [r4, #12]
 800752a:	f04f 30ff 	mov.w	r0, #4294967295
 800752e:	e03e      	b.n	80075ae <__swsetup_r+0xba>
 8007530:	4b25      	ldr	r3, [pc, #148]	; (80075c8 <__swsetup_r+0xd4>)
 8007532:	429c      	cmp	r4, r3
 8007534:	d101      	bne.n	800753a <__swsetup_r+0x46>
 8007536:	68ac      	ldr	r4, [r5, #8]
 8007538:	e7eb      	b.n	8007512 <__swsetup_r+0x1e>
 800753a:	4b24      	ldr	r3, [pc, #144]	; (80075cc <__swsetup_r+0xd8>)
 800753c:	429c      	cmp	r4, r3
 800753e:	bf08      	it	eq
 8007540:	68ec      	ldreq	r4, [r5, #12]
 8007542:	e7e6      	b.n	8007512 <__swsetup_r+0x1e>
 8007544:	0758      	lsls	r0, r3, #29
 8007546:	d512      	bpl.n	800756e <__swsetup_r+0x7a>
 8007548:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800754a:	b141      	cbz	r1, 800755e <__swsetup_r+0x6a>
 800754c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007550:	4299      	cmp	r1, r3
 8007552:	d002      	beq.n	800755a <__swsetup_r+0x66>
 8007554:	4630      	mov	r0, r6
 8007556:	f7ff fb31 	bl	8006bbc <_free_r>
 800755a:	2300      	movs	r3, #0
 800755c:	6363      	str	r3, [r4, #52]	; 0x34
 800755e:	89a3      	ldrh	r3, [r4, #12]
 8007560:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007564:	81a3      	strh	r3, [r4, #12]
 8007566:	2300      	movs	r3, #0
 8007568:	6063      	str	r3, [r4, #4]
 800756a:	6923      	ldr	r3, [r4, #16]
 800756c:	6023      	str	r3, [r4, #0]
 800756e:	89a3      	ldrh	r3, [r4, #12]
 8007570:	f043 0308 	orr.w	r3, r3, #8
 8007574:	81a3      	strh	r3, [r4, #12]
 8007576:	6923      	ldr	r3, [r4, #16]
 8007578:	b94b      	cbnz	r3, 800758e <__swsetup_r+0x9a>
 800757a:	89a3      	ldrh	r3, [r4, #12]
 800757c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007580:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007584:	d003      	beq.n	800758e <__swsetup_r+0x9a>
 8007586:	4621      	mov	r1, r4
 8007588:	4630      	mov	r0, r6
 800758a:	f000 fa09 	bl	80079a0 <__smakebuf_r>
 800758e:	89a0      	ldrh	r0, [r4, #12]
 8007590:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007594:	f010 0301 	ands.w	r3, r0, #1
 8007598:	d00a      	beq.n	80075b0 <__swsetup_r+0xbc>
 800759a:	2300      	movs	r3, #0
 800759c:	60a3      	str	r3, [r4, #8]
 800759e:	6963      	ldr	r3, [r4, #20]
 80075a0:	425b      	negs	r3, r3
 80075a2:	61a3      	str	r3, [r4, #24]
 80075a4:	6923      	ldr	r3, [r4, #16]
 80075a6:	b943      	cbnz	r3, 80075ba <__swsetup_r+0xc6>
 80075a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80075ac:	d1ba      	bne.n	8007524 <__swsetup_r+0x30>
 80075ae:	bd70      	pop	{r4, r5, r6, pc}
 80075b0:	0781      	lsls	r1, r0, #30
 80075b2:	bf58      	it	pl
 80075b4:	6963      	ldrpl	r3, [r4, #20]
 80075b6:	60a3      	str	r3, [r4, #8]
 80075b8:	e7f4      	b.n	80075a4 <__swsetup_r+0xb0>
 80075ba:	2000      	movs	r0, #0
 80075bc:	e7f7      	b.n	80075ae <__swsetup_r+0xba>
 80075be:	bf00      	nop
 80075c0:	2000000c 	.word	0x2000000c
 80075c4:	08008ecc 	.word	0x08008ecc
 80075c8:	08008eec 	.word	0x08008eec
 80075cc:	08008eac 	.word	0x08008eac

080075d0 <abort>:
 80075d0:	b508      	push	{r3, lr}
 80075d2:	2006      	movs	r0, #6
 80075d4:	f000 fa54 	bl	8007a80 <raise>
 80075d8:	2001      	movs	r0, #1
 80075da:	f7fa f9e1 	bl	80019a0 <_exit>
	...

080075e0 <__sflush_r>:
 80075e0:	898a      	ldrh	r2, [r1, #12]
 80075e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075e6:	4605      	mov	r5, r0
 80075e8:	0710      	lsls	r0, r2, #28
 80075ea:	460c      	mov	r4, r1
 80075ec:	d458      	bmi.n	80076a0 <__sflush_r+0xc0>
 80075ee:	684b      	ldr	r3, [r1, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	dc05      	bgt.n	8007600 <__sflush_r+0x20>
 80075f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dc02      	bgt.n	8007600 <__sflush_r+0x20>
 80075fa:	2000      	movs	r0, #0
 80075fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007600:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007602:	2e00      	cmp	r6, #0
 8007604:	d0f9      	beq.n	80075fa <__sflush_r+0x1a>
 8007606:	2300      	movs	r3, #0
 8007608:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800760c:	682f      	ldr	r7, [r5, #0]
 800760e:	602b      	str	r3, [r5, #0]
 8007610:	d032      	beq.n	8007678 <__sflush_r+0x98>
 8007612:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	075a      	lsls	r2, r3, #29
 8007618:	d505      	bpl.n	8007626 <__sflush_r+0x46>
 800761a:	6863      	ldr	r3, [r4, #4]
 800761c:	1ac0      	subs	r0, r0, r3
 800761e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007620:	b10b      	cbz	r3, 8007626 <__sflush_r+0x46>
 8007622:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007624:	1ac0      	subs	r0, r0, r3
 8007626:	2300      	movs	r3, #0
 8007628:	4602      	mov	r2, r0
 800762a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800762c:	6a21      	ldr	r1, [r4, #32]
 800762e:	4628      	mov	r0, r5
 8007630:	47b0      	blx	r6
 8007632:	1c43      	adds	r3, r0, #1
 8007634:	89a3      	ldrh	r3, [r4, #12]
 8007636:	d106      	bne.n	8007646 <__sflush_r+0x66>
 8007638:	6829      	ldr	r1, [r5, #0]
 800763a:	291d      	cmp	r1, #29
 800763c:	d82c      	bhi.n	8007698 <__sflush_r+0xb8>
 800763e:	4a2a      	ldr	r2, [pc, #168]	; (80076e8 <__sflush_r+0x108>)
 8007640:	40ca      	lsrs	r2, r1
 8007642:	07d6      	lsls	r6, r2, #31
 8007644:	d528      	bpl.n	8007698 <__sflush_r+0xb8>
 8007646:	2200      	movs	r2, #0
 8007648:	6062      	str	r2, [r4, #4]
 800764a:	04d9      	lsls	r1, r3, #19
 800764c:	6922      	ldr	r2, [r4, #16]
 800764e:	6022      	str	r2, [r4, #0]
 8007650:	d504      	bpl.n	800765c <__sflush_r+0x7c>
 8007652:	1c42      	adds	r2, r0, #1
 8007654:	d101      	bne.n	800765a <__sflush_r+0x7a>
 8007656:	682b      	ldr	r3, [r5, #0]
 8007658:	b903      	cbnz	r3, 800765c <__sflush_r+0x7c>
 800765a:	6560      	str	r0, [r4, #84]	; 0x54
 800765c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800765e:	602f      	str	r7, [r5, #0]
 8007660:	2900      	cmp	r1, #0
 8007662:	d0ca      	beq.n	80075fa <__sflush_r+0x1a>
 8007664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007668:	4299      	cmp	r1, r3
 800766a:	d002      	beq.n	8007672 <__sflush_r+0x92>
 800766c:	4628      	mov	r0, r5
 800766e:	f7ff faa5 	bl	8006bbc <_free_r>
 8007672:	2000      	movs	r0, #0
 8007674:	6360      	str	r0, [r4, #52]	; 0x34
 8007676:	e7c1      	b.n	80075fc <__sflush_r+0x1c>
 8007678:	6a21      	ldr	r1, [r4, #32]
 800767a:	2301      	movs	r3, #1
 800767c:	4628      	mov	r0, r5
 800767e:	47b0      	blx	r6
 8007680:	1c41      	adds	r1, r0, #1
 8007682:	d1c7      	bne.n	8007614 <__sflush_r+0x34>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d0c4      	beq.n	8007614 <__sflush_r+0x34>
 800768a:	2b1d      	cmp	r3, #29
 800768c:	d001      	beq.n	8007692 <__sflush_r+0xb2>
 800768e:	2b16      	cmp	r3, #22
 8007690:	d101      	bne.n	8007696 <__sflush_r+0xb6>
 8007692:	602f      	str	r7, [r5, #0]
 8007694:	e7b1      	b.n	80075fa <__sflush_r+0x1a>
 8007696:	89a3      	ldrh	r3, [r4, #12]
 8007698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800769c:	81a3      	strh	r3, [r4, #12]
 800769e:	e7ad      	b.n	80075fc <__sflush_r+0x1c>
 80076a0:	690f      	ldr	r7, [r1, #16]
 80076a2:	2f00      	cmp	r7, #0
 80076a4:	d0a9      	beq.n	80075fa <__sflush_r+0x1a>
 80076a6:	0793      	lsls	r3, r2, #30
 80076a8:	680e      	ldr	r6, [r1, #0]
 80076aa:	bf08      	it	eq
 80076ac:	694b      	ldreq	r3, [r1, #20]
 80076ae:	600f      	str	r7, [r1, #0]
 80076b0:	bf18      	it	ne
 80076b2:	2300      	movne	r3, #0
 80076b4:	eba6 0807 	sub.w	r8, r6, r7
 80076b8:	608b      	str	r3, [r1, #8]
 80076ba:	f1b8 0f00 	cmp.w	r8, #0
 80076be:	dd9c      	ble.n	80075fa <__sflush_r+0x1a>
 80076c0:	6a21      	ldr	r1, [r4, #32]
 80076c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80076c4:	4643      	mov	r3, r8
 80076c6:	463a      	mov	r2, r7
 80076c8:	4628      	mov	r0, r5
 80076ca:	47b0      	blx	r6
 80076cc:	2800      	cmp	r0, #0
 80076ce:	dc06      	bgt.n	80076de <__sflush_r+0xfe>
 80076d0:	89a3      	ldrh	r3, [r4, #12]
 80076d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076d6:	81a3      	strh	r3, [r4, #12]
 80076d8:	f04f 30ff 	mov.w	r0, #4294967295
 80076dc:	e78e      	b.n	80075fc <__sflush_r+0x1c>
 80076de:	4407      	add	r7, r0
 80076e0:	eba8 0800 	sub.w	r8, r8, r0
 80076e4:	e7e9      	b.n	80076ba <__sflush_r+0xda>
 80076e6:	bf00      	nop
 80076e8:	20400001 	.word	0x20400001

080076ec <_fflush_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	690b      	ldr	r3, [r1, #16]
 80076f0:	4605      	mov	r5, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	b913      	cbnz	r3, 80076fc <_fflush_r+0x10>
 80076f6:	2500      	movs	r5, #0
 80076f8:	4628      	mov	r0, r5
 80076fa:	bd38      	pop	{r3, r4, r5, pc}
 80076fc:	b118      	cbz	r0, 8007706 <_fflush_r+0x1a>
 80076fe:	6983      	ldr	r3, [r0, #24]
 8007700:	b90b      	cbnz	r3, 8007706 <_fflush_r+0x1a>
 8007702:	f000 f887 	bl	8007814 <__sinit>
 8007706:	4b14      	ldr	r3, [pc, #80]	; (8007758 <_fflush_r+0x6c>)
 8007708:	429c      	cmp	r4, r3
 800770a:	d11b      	bne.n	8007744 <_fflush_r+0x58>
 800770c:	686c      	ldr	r4, [r5, #4]
 800770e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d0ef      	beq.n	80076f6 <_fflush_r+0xa>
 8007716:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007718:	07d0      	lsls	r0, r2, #31
 800771a:	d404      	bmi.n	8007726 <_fflush_r+0x3a>
 800771c:	0599      	lsls	r1, r3, #22
 800771e:	d402      	bmi.n	8007726 <_fflush_r+0x3a>
 8007720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007722:	f000 f915 	bl	8007950 <__retarget_lock_acquire_recursive>
 8007726:	4628      	mov	r0, r5
 8007728:	4621      	mov	r1, r4
 800772a:	f7ff ff59 	bl	80075e0 <__sflush_r>
 800772e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007730:	07da      	lsls	r2, r3, #31
 8007732:	4605      	mov	r5, r0
 8007734:	d4e0      	bmi.n	80076f8 <_fflush_r+0xc>
 8007736:	89a3      	ldrh	r3, [r4, #12]
 8007738:	059b      	lsls	r3, r3, #22
 800773a:	d4dd      	bmi.n	80076f8 <_fflush_r+0xc>
 800773c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800773e:	f000 f908 	bl	8007952 <__retarget_lock_release_recursive>
 8007742:	e7d9      	b.n	80076f8 <_fflush_r+0xc>
 8007744:	4b05      	ldr	r3, [pc, #20]	; (800775c <_fflush_r+0x70>)
 8007746:	429c      	cmp	r4, r3
 8007748:	d101      	bne.n	800774e <_fflush_r+0x62>
 800774a:	68ac      	ldr	r4, [r5, #8]
 800774c:	e7df      	b.n	800770e <_fflush_r+0x22>
 800774e:	4b04      	ldr	r3, [pc, #16]	; (8007760 <_fflush_r+0x74>)
 8007750:	429c      	cmp	r4, r3
 8007752:	bf08      	it	eq
 8007754:	68ec      	ldreq	r4, [r5, #12]
 8007756:	e7da      	b.n	800770e <_fflush_r+0x22>
 8007758:	08008ecc 	.word	0x08008ecc
 800775c:	08008eec 	.word	0x08008eec
 8007760:	08008eac 	.word	0x08008eac

08007764 <std>:
 8007764:	2300      	movs	r3, #0
 8007766:	b510      	push	{r4, lr}
 8007768:	4604      	mov	r4, r0
 800776a:	e9c0 3300 	strd	r3, r3, [r0]
 800776e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007772:	6083      	str	r3, [r0, #8]
 8007774:	8181      	strh	r1, [r0, #12]
 8007776:	6643      	str	r3, [r0, #100]	; 0x64
 8007778:	81c2      	strh	r2, [r0, #14]
 800777a:	6183      	str	r3, [r0, #24]
 800777c:	4619      	mov	r1, r3
 800777e:	2208      	movs	r2, #8
 8007780:	305c      	adds	r0, #92	; 0x5c
 8007782:	f7fd fb59 	bl	8004e38 <memset>
 8007786:	4b05      	ldr	r3, [pc, #20]	; (800779c <std+0x38>)
 8007788:	6263      	str	r3, [r4, #36]	; 0x24
 800778a:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <std+0x3c>)
 800778c:	62a3      	str	r3, [r4, #40]	; 0x28
 800778e:	4b05      	ldr	r3, [pc, #20]	; (80077a4 <std+0x40>)
 8007790:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007792:	4b05      	ldr	r3, [pc, #20]	; (80077a8 <std+0x44>)
 8007794:	6224      	str	r4, [r4, #32]
 8007796:	6323      	str	r3, [r4, #48]	; 0x30
 8007798:	bd10      	pop	{r4, pc}
 800779a:	bf00      	nop
 800779c:	08007ab9 	.word	0x08007ab9
 80077a0:	08007adb 	.word	0x08007adb
 80077a4:	08007b13 	.word	0x08007b13
 80077a8:	08007b37 	.word	0x08007b37

080077ac <_cleanup_r>:
 80077ac:	4901      	ldr	r1, [pc, #4]	; (80077b4 <_cleanup_r+0x8>)
 80077ae:	f000 b8af 	b.w	8007910 <_fwalk_reent>
 80077b2:	bf00      	nop
 80077b4:	080076ed 	.word	0x080076ed

080077b8 <__sfmoreglue>:
 80077b8:	b570      	push	{r4, r5, r6, lr}
 80077ba:	2268      	movs	r2, #104	; 0x68
 80077bc:	1e4d      	subs	r5, r1, #1
 80077be:	4355      	muls	r5, r2
 80077c0:	460e      	mov	r6, r1
 80077c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077c6:	f7ff fa65 	bl	8006c94 <_malloc_r>
 80077ca:	4604      	mov	r4, r0
 80077cc:	b140      	cbz	r0, 80077e0 <__sfmoreglue+0x28>
 80077ce:	2100      	movs	r1, #0
 80077d0:	e9c0 1600 	strd	r1, r6, [r0]
 80077d4:	300c      	adds	r0, #12
 80077d6:	60a0      	str	r0, [r4, #8]
 80077d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077dc:	f7fd fb2c 	bl	8004e38 <memset>
 80077e0:	4620      	mov	r0, r4
 80077e2:	bd70      	pop	{r4, r5, r6, pc}

080077e4 <__sfp_lock_acquire>:
 80077e4:	4801      	ldr	r0, [pc, #4]	; (80077ec <__sfp_lock_acquire+0x8>)
 80077e6:	f000 b8b3 	b.w	8007950 <__retarget_lock_acquire_recursive>
 80077ea:	bf00      	nop
 80077ec:	20001055 	.word	0x20001055

080077f0 <__sfp_lock_release>:
 80077f0:	4801      	ldr	r0, [pc, #4]	; (80077f8 <__sfp_lock_release+0x8>)
 80077f2:	f000 b8ae 	b.w	8007952 <__retarget_lock_release_recursive>
 80077f6:	bf00      	nop
 80077f8:	20001055 	.word	0x20001055

080077fc <__sinit_lock_acquire>:
 80077fc:	4801      	ldr	r0, [pc, #4]	; (8007804 <__sinit_lock_acquire+0x8>)
 80077fe:	f000 b8a7 	b.w	8007950 <__retarget_lock_acquire_recursive>
 8007802:	bf00      	nop
 8007804:	20001056 	.word	0x20001056

08007808 <__sinit_lock_release>:
 8007808:	4801      	ldr	r0, [pc, #4]	; (8007810 <__sinit_lock_release+0x8>)
 800780a:	f000 b8a2 	b.w	8007952 <__retarget_lock_release_recursive>
 800780e:	bf00      	nop
 8007810:	20001056 	.word	0x20001056

08007814 <__sinit>:
 8007814:	b510      	push	{r4, lr}
 8007816:	4604      	mov	r4, r0
 8007818:	f7ff fff0 	bl	80077fc <__sinit_lock_acquire>
 800781c:	69a3      	ldr	r3, [r4, #24]
 800781e:	b11b      	cbz	r3, 8007828 <__sinit+0x14>
 8007820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007824:	f7ff bff0 	b.w	8007808 <__sinit_lock_release>
 8007828:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800782c:	6523      	str	r3, [r4, #80]	; 0x50
 800782e:	4b13      	ldr	r3, [pc, #76]	; (800787c <__sinit+0x68>)
 8007830:	4a13      	ldr	r2, [pc, #76]	; (8007880 <__sinit+0x6c>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	62a2      	str	r2, [r4, #40]	; 0x28
 8007836:	42a3      	cmp	r3, r4
 8007838:	bf04      	itt	eq
 800783a:	2301      	moveq	r3, #1
 800783c:	61a3      	streq	r3, [r4, #24]
 800783e:	4620      	mov	r0, r4
 8007840:	f000 f820 	bl	8007884 <__sfp>
 8007844:	6060      	str	r0, [r4, #4]
 8007846:	4620      	mov	r0, r4
 8007848:	f000 f81c 	bl	8007884 <__sfp>
 800784c:	60a0      	str	r0, [r4, #8]
 800784e:	4620      	mov	r0, r4
 8007850:	f000 f818 	bl	8007884 <__sfp>
 8007854:	2200      	movs	r2, #0
 8007856:	60e0      	str	r0, [r4, #12]
 8007858:	2104      	movs	r1, #4
 800785a:	6860      	ldr	r0, [r4, #4]
 800785c:	f7ff ff82 	bl	8007764 <std>
 8007860:	68a0      	ldr	r0, [r4, #8]
 8007862:	2201      	movs	r2, #1
 8007864:	2109      	movs	r1, #9
 8007866:	f7ff ff7d 	bl	8007764 <std>
 800786a:	68e0      	ldr	r0, [r4, #12]
 800786c:	2202      	movs	r2, #2
 800786e:	2112      	movs	r1, #18
 8007870:	f7ff ff78 	bl	8007764 <std>
 8007874:	2301      	movs	r3, #1
 8007876:	61a3      	str	r3, [r4, #24]
 8007878:	e7d2      	b.n	8007820 <__sinit+0xc>
 800787a:	bf00      	nop
 800787c:	08008b34 	.word	0x08008b34
 8007880:	080077ad 	.word	0x080077ad

08007884 <__sfp>:
 8007884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007886:	4607      	mov	r7, r0
 8007888:	f7ff ffac 	bl	80077e4 <__sfp_lock_acquire>
 800788c:	4b1e      	ldr	r3, [pc, #120]	; (8007908 <__sfp+0x84>)
 800788e:	681e      	ldr	r6, [r3, #0]
 8007890:	69b3      	ldr	r3, [r6, #24]
 8007892:	b913      	cbnz	r3, 800789a <__sfp+0x16>
 8007894:	4630      	mov	r0, r6
 8007896:	f7ff ffbd 	bl	8007814 <__sinit>
 800789a:	3648      	adds	r6, #72	; 0x48
 800789c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80078a0:	3b01      	subs	r3, #1
 80078a2:	d503      	bpl.n	80078ac <__sfp+0x28>
 80078a4:	6833      	ldr	r3, [r6, #0]
 80078a6:	b30b      	cbz	r3, 80078ec <__sfp+0x68>
 80078a8:	6836      	ldr	r6, [r6, #0]
 80078aa:	e7f7      	b.n	800789c <__sfp+0x18>
 80078ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80078b0:	b9d5      	cbnz	r5, 80078e8 <__sfp+0x64>
 80078b2:	4b16      	ldr	r3, [pc, #88]	; (800790c <__sfp+0x88>)
 80078b4:	60e3      	str	r3, [r4, #12]
 80078b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078ba:	6665      	str	r5, [r4, #100]	; 0x64
 80078bc:	f000 f847 	bl	800794e <__retarget_lock_init_recursive>
 80078c0:	f7ff ff96 	bl	80077f0 <__sfp_lock_release>
 80078c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078cc:	6025      	str	r5, [r4, #0]
 80078ce:	61a5      	str	r5, [r4, #24]
 80078d0:	2208      	movs	r2, #8
 80078d2:	4629      	mov	r1, r5
 80078d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078d8:	f7fd faae 	bl	8004e38 <memset>
 80078dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078e4:	4620      	mov	r0, r4
 80078e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078e8:	3468      	adds	r4, #104	; 0x68
 80078ea:	e7d9      	b.n	80078a0 <__sfp+0x1c>
 80078ec:	2104      	movs	r1, #4
 80078ee:	4638      	mov	r0, r7
 80078f0:	f7ff ff62 	bl	80077b8 <__sfmoreglue>
 80078f4:	4604      	mov	r4, r0
 80078f6:	6030      	str	r0, [r6, #0]
 80078f8:	2800      	cmp	r0, #0
 80078fa:	d1d5      	bne.n	80078a8 <__sfp+0x24>
 80078fc:	f7ff ff78 	bl	80077f0 <__sfp_lock_release>
 8007900:	230c      	movs	r3, #12
 8007902:	603b      	str	r3, [r7, #0]
 8007904:	e7ee      	b.n	80078e4 <__sfp+0x60>
 8007906:	bf00      	nop
 8007908:	08008b34 	.word	0x08008b34
 800790c:	ffff0001 	.word	0xffff0001

08007910 <_fwalk_reent>:
 8007910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007914:	4606      	mov	r6, r0
 8007916:	4688      	mov	r8, r1
 8007918:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800791c:	2700      	movs	r7, #0
 800791e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007922:	f1b9 0901 	subs.w	r9, r9, #1
 8007926:	d505      	bpl.n	8007934 <_fwalk_reent+0x24>
 8007928:	6824      	ldr	r4, [r4, #0]
 800792a:	2c00      	cmp	r4, #0
 800792c:	d1f7      	bne.n	800791e <_fwalk_reent+0xe>
 800792e:	4638      	mov	r0, r7
 8007930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007934:	89ab      	ldrh	r3, [r5, #12]
 8007936:	2b01      	cmp	r3, #1
 8007938:	d907      	bls.n	800794a <_fwalk_reent+0x3a>
 800793a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800793e:	3301      	adds	r3, #1
 8007940:	d003      	beq.n	800794a <_fwalk_reent+0x3a>
 8007942:	4629      	mov	r1, r5
 8007944:	4630      	mov	r0, r6
 8007946:	47c0      	blx	r8
 8007948:	4307      	orrs	r7, r0
 800794a:	3568      	adds	r5, #104	; 0x68
 800794c:	e7e9      	b.n	8007922 <_fwalk_reent+0x12>

0800794e <__retarget_lock_init_recursive>:
 800794e:	4770      	bx	lr

08007950 <__retarget_lock_acquire_recursive>:
 8007950:	4770      	bx	lr

08007952 <__retarget_lock_release_recursive>:
 8007952:	4770      	bx	lr

08007954 <__swhatbuf_r>:
 8007954:	b570      	push	{r4, r5, r6, lr}
 8007956:	460e      	mov	r6, r1
 8007958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800795c:	2900      	cmp	r1, #0
 800795e:	b096      	sub	sp, #88	; 0x58
 8007960:	4614      	mov	r4, r2
 8007962:	461d      	mov	r5, r3
 8007964:	da08      	bge.n	8007978 <__swhatbuf_r+0x24>
 8007966:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800796a:	2200      	movs	r2, #0
 800796c:	602a      	str	r2, [r5, #0]
 800796e:	061a      	lsls	r2, r3, #24
 8007970:	d410      	bmi.n	8007994 <__swhatbuf_r+0x40>
 8007972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007976:	e00e      	b.n	8007996 <__swhatbuf_r+0x42>
 8007978:	466a      	mov	r2, sp
 800797a:	f000 f903 	bl	8007b84 <_fstat_r>
 800797e:	2800      	cmp	r0, #0
 8007980:	dbf1      	blt.n	8007966 <__swhatbuf_r+0x12>
 8007982:	9a01      	ldr	r2, [sp, #4]
 8007984:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007988:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800798c:	425a      	negs	r2, r3
 800798e:	415a      	adcs	r2, r3
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	e7ee      	b.n	8007972 <__swhatbuf_r+0x1e>
 8007994:	2340      	movs	r3, #64	; 0x40
 8007996:	2000      	movs	r0, #0
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	b016      	add	sp, #88	; 0x58
 800799c:	bd70      	pop	{r4, r5, r6, pc}
	...

080079a0 <__smakebuf_r>:
 80079a0:	898b      	ldrh	r3, [r1, #12]
 80079a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079a4:	079d      	lsls	r5, r3, #30
 80079a6:	4606      	mov	r6, r0
 80079a8:	460c      	mov	r4, r1
 80079aa:	d507      	bpl.n	80079bc <__smakebuf_r+0x1c>
 80079ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	2301      	movs	r3, #1
 80079b6:	6163      	str	r3, [r4, #20]
 80079b8:	b002      	add	sp, #8
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	ab01      	add	r3, sp, #4
 80079be:	466a      	mov	r2, sp
 80079c0:	f7ff ffc8 	bl	8007954 <__swhatbuf_r>
 80079c4:	9900      	ldr	r1, [sp, #0]
 80079c6:	4605      	mov	r5, r0
 80079c8:	4630      	mov	r0, r6
 80079ca:	f7ff f963 	bl	8006c94 <_malloc_r>
 80079ce:	b948      	cbnz	r0, 80079e4 <__smakebuf_r+0x44>
 80079d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d4:	059a      	lsls	r2, r3, #22
 80079d6:	d4ef      	bmi.n	80079b8 <__smakebuf_r+0x18>
 80079d8:	f023 0303 	bic.w	r3, r3, #3
 80079dc:	f043 0302 	orr.w	r3, r3, #2
 80079e0:	81a3      	strh	r3, [r4, #12]
 80079e2:	e7e3      	b.n	80079ac <__smakebuf_r+0xc>
 80079e4:	4b0d      	ldr	r3, [pc, #52]	; (8007a1c <__smakebuf_r+0x7c>)
 80079e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80079e8:	89a3      	ldrh	r3, [r4, #12]
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079f0:	81a3      	strh	r3, [r4, #12]
 80079f2:	9b00      	ldr	r3, [sp, #0]
 80079f4:	6163      	str	r3, [r4, #20]
 80079f6:	9b01      	ldr	r3, [sp, #4]
 80079f8:	6120      	str	r0, [r4, #16]
 80079fa:	b15b      	cbz	r3, 8007a14 <__smakebuf_r+0x74>
 80079fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a00:	4630      	mov	r0, r6
 8007a02:	f000 f8d1 	bl	8007ba8 <_isatty_r>
 8007a06:	b128      	cbz	r0, 8007a14 <__smakebuf_r+0x74>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f023 0303 	bic.w	r3, r3, #3
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	89a0      	ldrh	r0, [r4, #12]
 8007a16:	4305      	orrs	r5, r0
 8007a18:	81a5      	strh	r5, [r4, #12]
 8007a1a:	e7cd      	b.n	80079b8 <__smakebuf_r+0x18>
 8007a1c:	080077ad 	.word	0x080077ad

08007a20 <_malloc_usable_size_r>:
 8007a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a24:	1f18      	subs	r0, r3, #4
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	bfbc      	itt	lt
 8007a2a:	580b      	ldrlt	r3, [r1, r0]
 8007a2c:	18c0      	addlt	r0, r0, r3
 8007a2e:	4770      	bx	lr

08007a30 <_raise_r>:
 8007a30:	291f      	cmp	r1, #31
 8007a32:	b538      	push	{r3, r4, r5, lr}
 8007a34:	4604      	mov	r4, r0
 8007a36:	460d      	mov	r5, r1
 8007a38:	d904      	bls.n	8007a44 <_raise_r+0x14>
 8007a3a:	2316      	movs	r3, #22
 8007a3c:	6003      	str	r3, [r0, #0]
 8007a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a42:	bd38      	pop	{r3, r4, r5, pc}
 8007a44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007a46:	b112      	cbz	r2, 8007a4e <_raise_r+0x1e>
 8007a48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a4c:	b94b      	cbnz	r3, 8007a62 <_raise_r+0x32>
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 f830 	bl	8007ab4 <_getpid_r>
 8007a54:	462a      	mov	r2, r5
 8007a56:	4601      	mov	r1, r0
 8007a58:	4620      	mov	r0, r4
 8007a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a5e:	f000 b817 	b.w	8007a90 <_kill_r>
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d00a      	beq.n	8007a7c <_raise_r+0x4c>
 8007a66:	1c59      	adds	r1, r3, #1
 8007a68:	d103      	bne.n	8007a72 <_raise_r+0x42>
 8007a6a:	2316      	movs	r3, #22
 8007a6c:	6003      	str	r3, [r0, #0]
 8007a6e:	2001      	movs	r0, #1
 8007a70:	e7e7      	b.n	8007a42 <_raise_r+0x12>
 8007a72:	2400      	movs	r4, #0
 8007a74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007a78:	4628      	mov	r0, r5
 8007a7a:	4798      	blx	r3
 8007a7c:	2000      	movs	r0, #0
 8007a7e:	e7e0      	b.n	8007a42 <_raise_r+0x12>

08007a80 <raise>:
 8007a80:	4b02      	ldr	r3, [pc, #8]	; (8007a8c <raise+0xc>)
 8007a82:	4601      	mov	r1, r0
 8007a84:	6818      	ldr	r0, [r3, #0]
 8007a86:	f7ff bfd3 	b.w	8007a30 <_raise_r>
 8007a8a:	bf00      	nop
 8007a8c:	2000000c 	.word	0x2000000c

08007a90 <_kill_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4d07      	ldr	r5, [pc, #28]	; (8007ab0 <_kill_r+0x20>)
 8007a94:	2300      	movs	r3, #0
 8007a96:	4604      	mov	r4, r0
 8007a98:	4608      	mov	r0, r1
 8007a9a:	4611      	mov	r1, r2
 8007a9c:	602b      	str	r3, [r5, #0]
 8007a9e:	f7f9 ff6f 	bl	8001980 <_kill>
 8007aa2:	1c43      	adds	r3, r0, #1
 8007aa4:	d102      	bne.n	8007aac <_kill_r+0x1c>
 8007aa6:	682b      	ldr	r3, [r5, #0]
 8007aa8:	b103      	cbz	r3, 8007aac <_kill_r+0x1c>
 8007aaa:	6023      	str	r3, [r4, #0]
 8007aac:	bd38      	pop	{r3, r4, r5, pc}
 8007aae:	bf00      	nop
 8007ab0:	20001050 	.word	0x20001050

08007ab4 <_getpid_r>:
 8007ab4:	f7f9 bf5c 	b.w	8001970 <_getpid>

08007ab8 <__sread>:
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	460c      	mov	r4, r1
 8007abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac0:	f000 f894 	bl	8007bec <_read_r>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	bfab      	itete	ge
 8007ac8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007aca:	89a3      	ldrhlt	r3, [r4, #12]
 8007acc:	181b      	addge	r3, r3, r0
 8007ace:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ad2:	bfac      	ite	ge
 8007ad4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ad6:	81a3      	strhlt	r3, [r4, #12]
 8007ad8:	bd10      	pop	{r4, pc}

08007ada <__swrite>:
 8007ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ade:	461f      	mov	r7, r3
 8007ae0:	898b      	ldrh	r3, [r1, #12]
 8007ae2:	05db      	lsls	r3, r3, #23
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	4616      	mov	r6, r2
 8007aea:	d505      	bpl.n	8007af8 <__swrite+0x1e>
 8007aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af0:	2302      	movs	r3, #2
 8007af2:	2200      	movs	r2, #0
 8007af4:	f000 f868 	bl	8007bc8 <_lseek_r>
 8007af8:	89a3      	ldrh	r3, [r4, #12]
 8007afa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007afe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b02:	81a3      	strh	r3, [r4, #12]
 8007b04:	4632      	mov	r2, r6
 8007b06:	463b      	mov	r3, r7
 8007b08:	4628      	mov	r0, r5
 8007b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0e:	f000 b817 	b.w	8007b40 <_write_r>

08007b12 <__sseek>:
 8007b12:	b510      	push	{r4, lr}
 8007b14:	460c      	mov	r4, r1
 8007b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b1a:	f000 f855 	bl	8007bc8 <_lseek_r>
 8007b1e:	1c43      	adds	r3, r0, #1
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	bf15      	itete	ne
 8007b24:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b2e:	81a3      	strheq	r3, [r4, #12]
 8007b30:	bf18      	it	ne
 8007b32:	81a3      	strhne	r3, [r4, #12]
 8007b34:	bd10      	pop	{r4, pc}

08007b36 <__sclose>:
 8007b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3a:	f000 b813 	b.w	8007b64 <_close_r>
	...

08007b40 <_write_r>:
 8007b40:	b538      	push	{r3, r4, r5, lr}
 8007b42:	4d07      	ldr	r5, [pc, #28]	; (8007b60 <_write_r+0x20>)
 8007b44:	4604      	mov	r4, r0
 8007b46:	4608      	mov	r0, r1
 8007b48:	4611      	mov	r1, r2
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	602a      	str	r2, [r5, #0]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	f7f9 ff4d 	bl	80019ee <_write>
 8007b54:	1c43      	adds	r3, r0, #1
 8007b56:	d102      	bne.n	8007b5e <_write_r+0x1e>
 8007b58:	682b      	ldr	r3, [r5, #0]
 8007b5a:	b103      	cbz	r3, 8007b5e <_write_r+0x1e>
 8007b5c:	6023      	str	r3, [r4, #0]
 8007b5e:	bd38      	pop	{r3, r4, r5, pc}
 8007b60:	20001050 	.word	0x20001050

08007b64 <_close_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	4d06      	ldr	r5, [pc, #24]	; (8007b80 <_close_r+0x1c>)
 8007b68:	2300      	movs	r3, #0
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	4608      	mov	r0, r1
 8007b6e:	602b      	str	r3, [r5, #0]
 8007b70:	f7f9 ff59 	bl	8001a26 <_close>
 8007b74:	1c43      	adds	r3, r0, #1
 8007b76:	d102      	bne.n	8007b7e <_close_r+0x1a>
 8007b78:	682b      	ldr	r3, [r5, #0]
 8007b7a:	b103      	cbz	r3, 8007b7e <_close_r+0x1a>
 8007b7c:	6023      	str	r3, [r4, #0]
 8007b7e:	bd38      	pop	{r3, r4, r5, pc}
 8007b80:	20001050 	.word	0x20001050

08007b84 <_fstat_r>:
 8007b84:	b538      	push	{r3, r4, r5, lr}
 8007b86:	4d07      	ldr	r5, [pc, #28]	; (8007ba4 <_fstat_r+0x20>)
 8007b88:	2300      	movs	r3, #0
 8007b8a:	4604      	mov	r4, r0
 8007b8c:	4608      	mov	r0, r1
 8007b8e:	4611      	mov	r1, r2
 8007b90:	602b      	str	r3, [r5, #0]
 8007b92:	f7f9 ff54 	bl	8001a3e <_fstat>
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	d102      	bne.n	8007ba0 <_fstat_r+0x1c>
 8007b9a:	682b      	ldr	r3, [r5, #0]
 8007b9c:	b103      	cbz	r3, 8007ba0 <_fstat_r+0x1c>
 8007b9e:	6023      	str	r3, [r4, #0]
 8007ba0:	bd38      	pop	{r3, r4, r5, pc}
 8007ba2:	bf00      	nop
 8007ba4:	20001050 	.word	0x20001050

08007ba8 <_isatty_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	4d06      	ldr	r5, [pc, #24]	; (8007bc4 <_isatty_r+0x1c>)
 8007bac:	2300      	movs	r3, #0
 8007bae:	4604      	mov	r4, r0
 8007bb0:	4608      	mov	r0, r1
 8007bb2:	602b      	str	r3, [r5, #0]
 8007bb4:	f7f9 ff53 	bl	8001a5e <_isatty>
 8007bb8:	1c43      	adds	r3, r0, #1
 8007bba:	d102      	bne.n	8007bc2 <_isatty_r+0x1a>
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	b103      	cbz	r3, 8007bc2 <_isatty_r+0x1a>
 8007bc0:	6023      	str	r3, [r4, #0]
 8007bc2:	bd38      	pop	{r3, r4, r5, pc}
 8007bc4:	20001050 	.word	0x20001050

08007bc8 <_lseek_r>:
 8007bc8:	b538      	push	{r3, r4, r5, lr}
 8007bca:	4d07      	ldr	r5, [pc, #28]	; (8007be8 <_lseek_r+0x20>)
 8007bcc:	4604      	mov	r4, r0
 8007bce:	4608      	mov	r0, r1
 8007bd0:	4611      	mov	r1, r2
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	602a      	str	r2, [r5, #0]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	f7f9 ff4c 	bl	8001a74 <_lseek>
 8007bdc:	1c43      	adds	r3, r0, #1
 8007bde:	d102      	bne.n	8007be6 <_lseek_r+0x1e>
 8007be0:	682b      	ldr	r3, [r5, #0]
 8007be2:	b103      	cbz	r3, 8007be6 <_lseek_r+0x1e>
 8007be4:	6023      	str	r3, [r4, #0]
 8007be6:	bd38      	pop	{r3, r4, r5, pc}
 8007be8:	20001050 	.word	0x20001050

08007bec <_read_r>:
 8007bec:	b538      	push	{r3, r4, r5, lr}
 8007bee:	4d07      	ldr	r5, [pc, #28]	; (8007c0c <_read_r+0x20>)
 8007bf0:	4604      	mov	r4, r0
 8007bf2:	4608      	mov	r0, r1
 8007bf4:	4611      	mov	r1, r2
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	602a      	str	r2, [r5, #0]
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	f7f9 feda 	bl	80019b4 <_read>
 8007c00:	1c43      	adds	r3, r0, #1
 8007c02:	d102      	bne.n	8007c0a <_read_r+0x1e>
 8007c04:	682b      	ldr	r3, [r5, #0]
 8007c06:	b103      	cbz	r3, 8007c0a <_read_r+0x1e>
 8007c08:	6023      	str	r3, [r4, #0]
 8007c0a:	bd38      	pop	{r3, r4, r5, pc}
 8007c0c:	20001050 	.word	0x20001050

08007c10 <pow>:
 8007c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c12:	ed2d 8b02 	vpush	{d8}
 8007c16:	eeb0 8a40 	vmov.f32	s16, s0
 8007c1a:	eef0 8a60 	vmov.f32	s17, s1
 8007c1e:	ec55 4b11 	vmov	r4, r5, d1
 8007c22:	f000 f891 	bl	8007d48 <__ieee754_pow>
 8007c26:	4622      	mov	r2, r4
 8007c28:	462b      	mov	r3, r5
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	4629      	mov	r1, r5
 8007c2e:	ec57 6b10 	vmov	r6, r7, d0
 8007c32:	f7f8 ff9b 	bl	8000b6c <__aeabi_dcmpun>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d13b      	bne.n	8007cb2 <pow+0xa2>
 8007c3a:	ec51 0b18 	vmov	r0, r1, d8
 8007c3e:	2200      	movs	r2, #0
 8007c40:	2300      	movs	r3, #0
 8007c42:	f7f8 ff61 	bl	8000b08 <__aeabi_dcmpeq>
 8007c46:	b1b8      	cbz	r0, 8007c78 <pow+0x68>
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	4629      	mov	r1, r5
 8007c50:	f7f8 ff5a 	bl	8000b08 <__aeabi_dcmpeq>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d146      	bne.n	8007ce6 <pow+0xd6>
 8007c58:	ec45 4b10 	vmov	d0, r4, r5
 8007c5c:	f000 fe8d 	bl	800897a <finite>
 8007c60:	b338      	cbz	r0, 8007cb2 <pow+0xa2>
 8007c62:	2200      	movs	r2, #0
 8007c64:	2300      	movs	r3, #0
 8007c66:	4620      	mov	r0, r4
 8007c68:	4629      	mov	r1, r5
 8007c6a:	f7f8 ff57 	bl	8000b1c <__aeabi_dcmplt>
 8007c6e:	b300      	cbz	r0, 8007cb2 <pow+0xa2>
 8007c70:	f7fd f8b8 	bl	8004de4 <__errno>
 8007c74:	2322      	movs	r3, #34	; 0x22
 8007c76:	e01b      	b.n	8007cb0 <pow+0xa0>
 8007c78:	ec47 6b10 	vmov	d0, r6, r7
 8007c7c:	f000 fe7d 	bl	800897a <finite>
 8007c80:	b9e0      	cbnz	r0, 8007cbc <pow+0xac>
 8007c82:	eeb0 0a48 	vmov.f32	s0, s16
 8007c86:	eef0 0a68 	vmov.f32	s1, s17
 8007c8a:	f000 fe76 	bl	800897a <finite>
 8007c8e:	b1a8      	cbz	r0, 8007cbc <pow+0xac>
 8007c90:	ec45 4b10 	vmov	d0, r4, r5
 8007c94:	f000 fe71 	bl	800897a <finite>
 8007c98:	b180      	cbz	r0, 8007cbc <pow+0xac>
 8007c9a:	4632      	mov	r2, r6
 8007c9c:	463b      	mov	r3, r7
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	f7f8 ff63 	bl	8000b6c <__aeabi_dcmpun>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d0e2      	beq.n	8007c70 <pow+0x60>
 8007caa:	f7fd f89b 	bl	8004de4 <__errno>
 8007cae:	2321      	movs	r3, #33	; 0x21
 8007cb0:	6003      	str	r3, [r0, #0]
 8007cb2:	ecbd 8b02 	vpop	{d8}
 8007cb6:	ec47 6b10 	vmov	d0, r6, r7
 8007cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	4639      	mov	r1, r7
 8007cc4:	f7f8 ff20 	bl	8000b08 <__aeabi_dcmpeq>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d0f2      	beq.n	8007cb2 <pow+0xa2>
 8007ccc:	eeb0 0a48 	vmov.f32	s0, s16
 8007cd0:	eef0 0a68 	vmov.f32	s1, s17
 8007cd4:	f000 fe51 	bl	800897a <finite>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d0ea      	beq.n	8007cb2 <pow+0xa2>
 8007cdc:	ec45 4b10 	vmov	d0, r4, r5
 8007ce0:	f000 fe4b 	bl	800897a <finite>
 8007ce4:	e7c3      	b.n	8007c6e <pow+0x5e>
 8007ce6:	4f01      	ldr	r7, [pc, #4]	; (8007cec <pow+0xdc>)
 8007ce8:	2600      	movs	r6, #0
 8007cea:	e7e2      	b.n	8007cb2 <pow+0xa2>
 8007cec:	3ff00000 	.word	0x3ff00000

08007cf0 <sqrt>:
 8007cf0:	b538      	push	{r3, r4, r5, lr}
 8007cf2:	ed2d 8b02 	vpush	{d8}
 8007cf6:	ec55 4b10 	vmov	r4, r5, d0
 8007cfa:	f000 fd53 	bl	80087a4 <__ieee754_sqrt>
 8007cfe:	4622      	mov	r2, r4
 8007d00:	462b      	mov	r3, r5
 8007d02:	4620      	mov	r0, r4
 8007d04:	4629      	mov	r1, r5
 8007d06:	eeb0 8a40 	vmov.f32	s16, s0
 8007d0a:	eef0 8a60 	vmov.f32	s17, s1
 8007d0e:	f7f8 ff2d 	bl	8000b6c <__aeabi_dcmpun>
 8007d12:	b990      	cbnz	r0, 8007d3a <sqrt+0x4a>
 8007d14:	2200      	movs	r2, #0
 8007d16:	2300      	movs	r3, #0
 8007d18:	4620      	mov	r0, r4
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	f7f8 fefe 	bl	8000b1c <__aeabi_dcmplt>
 8007d20:	b158      	cbz	r0, 8007d3a <sqrt+0x4a>
 8007d22:	f7fd f85f 	bl	8004de4 <__errno>
 8007d26:	2321      	movs	r3, #33	; 0x21
 8007d28:	6003      	str	r3, [r0, #0]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	4610      	mov	r0, r2
 8007d30:	4619      	mov	r1, r3
 8007d32:	f7f8 fdab 	bl	800088c <__aeabi_ddiv>
 8007d36:	ec41 0b18 	vmov	d8, r0, r1
 8007d3a:	eeb0 0a48 	vmov.f32	s0, s16
 8007d3e:	eef0 0a68 	vmov.f32	s1, s17
 8007d42:	ecbd 8b02 	vpop	{d8}
 8007d46:	bd38      	pop	{r3, r4, r5, pc}

08007d48 <__ieee754_pow>:
 8007d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4c:	ed2d 8b06 	vpush	{d8-d10}
 8007d50:	b089      	sub	sp, #36	; 0x24
 8007d52:	ed8d 1b00 	vstr	d1, [sp]
 8007d56:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007d5a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007d5e:	ea58 0102 	orrs.w	r1, r8, r2
 8007d62:	ec57 6b10 	vmov	r6, r7, d0
 8007d66:	d115      	bne.n	8007d94 <__ieee754_pow+0x4c>
 8007d68:	19b3      	adds	r3, r6, r6
 8007d6a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007d6e:	4152      	adcs	r2, r2
 8007d70:	4299      	cmp	r1, r3
 8007d72:	4b89      	ldr	r3, [pc, #548]	; (8007f98 <__ieee754_pow+0x250>)
 8007d74:	4193      	sbcs	r3, r2
 8007d76:	f080 84d2 	bcs.w	800871e <__ieee754_pow+0x9d6>
 8007d7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d7e:	4630      	mov	r0, r6
 8007d80:	4639      	mov	r1, r7
 8007d82:	f7f8 faa3 	bl	80002cc <__adddf3>
 8007d86:	ec41 0b10 	vmov	d0, r0, r1
 8007d8a:	b009      	add	sp, #36	; 0x24
 8007d8c:	ecbd 8b06 	vpop	{d8-d10}
 8007d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d94:	4b81      	ldr	r3, [pc, #516]	; (8007f9c <__ieee754_pow+0x254>)
 8007d96:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007d9a:	429c      	cmp	r4, r3
 8007d9c:	ee10 aa10 	vmov	sl, s0
 8007da0:	463d      	mov	r5, r7
 8007da2:	dc06      	bgt.n	8007db2 <__ieee754_pow+0x6a>
 8007da4:	d101      	bne.n	8007daa <__ieee754_pow+0x62>
 8007da6:	2e00      	cmp	r6, #0
 8007da8:	d1e7      	bne.n	8007d7a <__ieee754_pow+0x32>
 8007daa:	4598      	cmp	r8, r3
 8007dac:	dc01      	bgt.n	8007db2 <__ieee754_pow+0x6a>
 8007dae:	d10f      	bne.n	8007dd0 <__ieee754_pow+0x88>
 8007db0:	b172      	cbz	r2, 8007dd0 <__ieee754_pow+0x88>
 8007db2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007db6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007dba:	ea55 050a 	orrs.w	r5, r5, sl
 8007dbe:	d1dc      	bne.n	8007d7a <__ieee754_pow+0x32>
 8007dc0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007dc4:	18db      	adds	r3, r3, r3
 8007dc6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007dca:	4152      	adcs	r2, r2
 8007dcc:	429d      	cmp	r5, r3
 8007dce:	e7d0      	b.n	8007d72 <__ieee754_pow+0x2a>
 8007dd0:	2d00      	cmp	r5, #0
 8007dd2:	da3b      	bge.n	8007e4c <__ieee754_pow+0x104>
 8007dd4:	4b72      	ldr	r3, [pc, #456]	; (8007fa0 <__ieee754_pow+0x258>)
 8007dd6:	4598      	cmp	r8, r3
 8007dd8:	dc51      	bgt.n	8007e7e <__ieee754_pow+0x136>
 8007dda:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007dde:	4598      	cmp	r8, r3
 8007de0:	f340 84ac 	ble.w	800873c <__ieee754_pow+0x9f4>
 8007de4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007de8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007dec:	2b14      	cmp	r3, #20
 8007dee:	dd0f      	ble.n	8007e10 <__ieee754_pow+0xc8>
 8007df0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007df4:	fa22 f103 	lsr.w	r1, r2, r3
 8007df8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	f040 849d 	bne.w	800873c <__ieee754_pow+0x9f4>
 8007e02:	f001 0101 	and.w	r1, r1, #1
 8007e06:	f1c1 0302 	rsb	r3, r1, #2
 8007e0a:	9304      	str	r3, [sp, #16]
 8007e0c:	b182      	cbz	r2, 8007e30 <__ieee754_pow+0xe8>
 8007e0e:	e05f      	b.n	8007ed0 <__ieee754_pow+0x188>
 8007e10:	2a00      	cmp	r2, #0
 8007e12:	d15b      	bne.n	8007ecc <__ieee754_pow+0x184>
 8007e14:	f1c3 0314 	rsb	r3, r3, #20
 8007e18:	fa48 f103 	asr.w	r1, r8, r3
 8007e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e20:	4543      	cmp	r3, r8
 8007e22:	f040 8488 	bne.w	8008736 <__ieee754_pow+0x9ee>
 8007e26:	f001 0101 	and.w	r1, r1, #1
 8007e2a:	f1c1 0302 	rsb	r3, r1, #2
 8007e2e:	9304      	str	r3, [sp, #16]
 8007e30:	4b5c      	ldr	r3, [pc, #368]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007e32:	4598      	cmp	r8, r3
 8007e34:	d132      	bne.n	8007e9c <__ieee754_pow+0x154>
 8007e36:	f1b9 0f00 	cmp.w	r9, #0
 8007e3a:	f280 8478 	bge.w	800872e <__ieee754_pow+0x9e6>
 8007e3e:	4959      	ldr	r1, [pc, #356]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007e40:	4632      	mov	r2, r6
 8007e42:	463b      	mov	r3, r7
 8007e44:	2000      	movs	r0, #0
 8007e46:	f7f8 fd21 	bl	800088c <__aeabi_ddiv>
 8007e4a:	e79c      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	9304      	str	r3, [sp, #16]
 8007e50:	2a00      	cmp	r2, #0
 8007e52:	d13d      	bne.n	8007ed0 <__ieee754_pow+0x188>
 8007e54:	4b51      	ldr	r3, [pc, #324]	; (8007f9c <__ieee754_pow+0x254>)
 8007e56:	4598      	cmp	r8, r3
 8007e58:	d1ea      	bne.n	8007e30 <__ieee754_pow+0xe8>
 8007e5a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007e5e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007e62:	ea53 030a 	orrs.w	r3, r3, sl
 8007e66:	f000 845a 	beq.w	800871e <__ieee754_pow+0x9d6>
 8007e6a:	4b4f      	ldr	r3, [pc, #316]	; (8007fa8 <__ieee754_pow+0x260>)
 8007e6c:	429c      	cmp	r4, r3
 8007e6e:	dd08      	ble.n	8007e82 <__ieee754_pow+0x13a>
 8007e70:	f1b9 0f00 	cmp.w	r9, #0
 8007e74:	f2c0 8457 	blt.w	8008726 <__ieee754_pow+0x9de>
 8007e78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e7c:	e783      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e7e5      	b.n	8007e4e <__ieee754_pow+0x106>
 8007e82:	f1b9 0f00 	cmp.w	r9, #0
 8007e86:	f04f 0000 	mov.w	r0, #0
 8007e8a:	f04f 0100 	mov.w	r1, #0
 8007e8e:	f6bf af7a 	bge.w	8007d86 <__ieee754_pow+0x3e>
 8007e92:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007e96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007e9a:	e774      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007e9c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007ea0:	d106      	bne.n	8007eb0 <__ieee754_pow+0x168>
 8007ea2:	4632      	mov	r2, r6
 8007ea4:	463b      	mov	r3, r7
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	f7f8 fbc5 	bl	8000638 <__aeabi_dmul>
 8007eae:	e76a      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007eb0:	4b3e      	ldr	r3, [pc, #248]	; (8007fac <__ieee754_pow+0x264>)
 8007eb2:	4599      	cmp	r9, r3
 8007eb4:	d10c      	bne.n	8007ed0 <__ieee754_pow+0x188>
 8007eb6:	2d00      	cmp	r5, #0
 8007eb8:	db0a      	blt.n	8007ed0 <__ieee754_pow+0x188>
 8007eba:	ec47 6b10 	vmov	d0, r6, r7
 8007ebe:	b009      	add	sp, #36	; 0x24
 8007ec0:	ecbd 8b06 	vpop	{d8-d10}
 8007ec4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	f000 bc6c 	b.w	80087a4 <__ieee754_sqrt>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	9304      	str	r3, [sp, #16]
 8007ed0:	ec47 6b10 	vmov	d0, r6, r7
 8007ed4:	f000 fd48 	bl	8008968 <fabs>
 8007ed8:	ec51 0b10 	vmov	r0, r1, d0
 8007edc:	f1ba 0f00 	cmp.w	sl, #0
 8007ee0:	d129      	bne.n	8007f36 <__ieee754_pow+0x1ee>
 8007ee2:	b124      	cbz	r4, 8007eee <__ieee754_pow+0x1a6>
 8007ee4:	4b2f      	ldr	r3, [pc, #188]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007ee6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d123      	bne.n	8007f36 <__ieee754_pow+0x1ee>
 8007eee:	f1b9 0f00 	cmp.w	r9, #0
 8007ef2:	da05      	bge.n	8007f00 <__ieee754_pow+0x1b8>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	2000      	movs	r0, #0
 8007efa:	492a      	ldr	r1, [pc, #168]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007efc:	f7f8 fcc6 	bl	800088c <__aeabi_ddiv>
 8007f00:	2d00      	cmp	r5, #0
 8007f02:	f6bf af40 	bge.w	8007d86 <__ieee754_pow+0x3e>
 8007f06:	9b04      	ldr	r3, [sp, #16]
 8007f08:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007f0c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007f10:	4323      	orrs	r3, r4
 8007f12:	d108      	bne.n	8007f26 <__ieee754_pow+0x1de>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4610      	mov	r0, r2
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f7f8 f9d4 	bl	80002c8 <__aeabi_dsub>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	e78f      	b.n	8007e46 <__ieee754_pow+0xfe>
 8007f26:	9b04      	ldr	r3, [sp, #16]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	f47f af2c 	bne.w	8007d86 <__ieee754_pow+0x3e>
 8007f2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f32:	4619      	mov	r1, r3
 8007f34:	e727      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007f36:	0feb      	lsrs	r3, r5, #31
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	9306      	str	r3, [sp, #24]
 8007f3c:	9a06      	ldr	r2, [sp, #24]
 8007f3e:	9b04      	ldr	r3, [sp, #16]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	d102      	bne.n	8007f4a <__ieee754_pow+0x202>
 8007f44:	4632      	mov	r2, r6
 8007f46:	463b      	mov	r3, r7
 8007f48:	e7e6      	b.n	8007f18 <__ieee754_pow+0x1d0>
 8007f4a:	4b19      	ldr	r3, [pc, #100]	; (8007fb0 <__ieee754_pow+0x268>)
 8007f4c:	4598      	cmp	r8, r3
 8007f4e:	f340 80fb 	ble.w	8008148 <__ieee754_pow+0x400>
 8007f52:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007f56:	4598      	cmp	r8, r3
 8007f58:	4b13      	ldr	r3, [pc, #76]	; (8007fa8 <__ieee754_pow+0x260>)
 8007f5a:	dd0c      	ble.n	8007f76 <__ieee754_pow+0x22e>
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	dc0f      	bgt.n	8007f80 <__ieee754_pow+0x238>
 8007f60:	f1b9 0f00 	cmp.w	r9, #0
 8007f64:	da0f      	bge.n	8007f86 <__ieee754_pow+0x23e>
 8007f66:	2000      	movs	r0, #0
 8007f68:	b009      	add	sp, #36	; 0x24
 8007f6a:	ecbd 8b06 	vpop	{d8-d10}
 8007f6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f72:	f000 bcf0 	b.w	8008956 <__math_oflow>
 8007f76:	429c      	cmp	r4, r3
 8007f78:	dbf2      	blt.n	8007f60 <__ieee754_pow+0x218>
 8007f7a:	4b0a      	ldr	r3, [pc, #40]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007f7c:	429c      	cmp	r4, r3
 8007f7e:	dd19      	ble.n	8007fb4 <__ieee754_pow+0x26c>
 8007f80:	f1b9 0f00 	cmp.w	r9, #0
 8007f84:	dcef      	bgt.n	8007f66 <__ieee754_pow+0x21e>
 8007f86:	2000      	movs	r0, #0
 8007f88:	b009      	add	sp, #36	; 0x24
 8007f8a:	ecbd 8b06 	vpop	{d8-d10}
 8007f8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f92:	f000 bcd7 	b.w	8008944 <__math_uflow>
 8007f96:	bf00      	nop
 8007f98:	fff00000 	.word	0xfff00000
 8007f9c:	7ff00000 	.word	0x7ff00000
 8007fa0:	433fffff 	.word	0x433fffff
 8007fa4:	3ff00000 	.word	0x3ff00000
 8007fa8:	3fefffff 	.word	0x3fefffff
 8007fac:	3fe00000 	.word	0x3fe00000
 8007fb0:	41e00000 	.word	0x41e00000
 8007fb4:	4b60      	ldr	r3, [pc, #384]	; (8008138 <__ieee754_pow+0x3f0>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f7f8 f986 	bl	80002c8 <__aeabi_dsub>
 8007fbc:	a354      	add	r3, pc, #336	; (adr r3, 8008110 <__ieee754_pow+0x3c8>)
 8007fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	460d      	mov	r5, r1
 8007fc6:	f7f8 fb37 	bl	8000638 <__aeabi_dmul>
 8007fca:	a353      	add	r3, pc, #332	; (adr r3, 8008118 <__ieee754_pow+0x3d0>)
 8007fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd0:	4606      	mov	r6, r0
 8007fd2:	460f      	mov	r7, r1
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	4629      	mov	r1, r5
 8007fd8:	f7f8 fb2e 	bl	8000638 <__aeabi_dmul>
 8007fdc:	4b57      	ldr	r3, [pc, #348]	; (800813c <__ieee754_pow+0x3f4>)
 8007fde:	4682      	mov	sl, r0
 8007fe0:	468b      	mov	fp, r1
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	4629      	mov	r1, r5
 8007fe8:	f7f8 fb26 	bl	8000638 <__aeabi_dmul>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	a14b      	add	r1, pc, #300	; (adr r1, 8008120 <__ieee754_pow+0x3d8>)
 8007ff2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff6:	f7f8 f967 	bl	80002c8 <__aeabi_dsub>
 8007ffa:	4622      	mov	r2, r4
 8007ffc:	462b      	mov	r3, r5
 8007ffe:	f7f8 fb1b 	bl	8000638 <__aeabi_dmul>
 8008002:	4602      	mov	r2, r0
 8008004:	460b      	mov	r3, r1
 8008006:	2000      	movs	r0, #0
 8008008:	494d      	ldr	r1, [pc, #308]	; (8008140 <__ieee754_pow+0x3f8>)
 800800a:	f7f8 f95d 	bl	80002c8 <__aeabi_dsub>
 800800e:	4622      	mov	r2, r4
 8008010:	4680      	mov	r8, r0
 8008012:	4689      	mov	r9, r1
 8008014:	462b      	mov	r3, r5
 8008016:	4620      	mov	r0, r4
 8008018:	4629      	mov	r1, r5
 800801a:	f7f8 fb0d 	bl	8000638 <__aeabi_dmul>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4640      	mov	r0, r8
 8008024:	4649      	mov	r1, r9
 8008026:	f7f8 fb07 	bl	8000638 <__aeabi_dmul>
 800802a:	a33f      	add	r3, pc, #252	; (adr r3, 8008128 <__ieee754_pow+0x3e0>)
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f7f8 fb02 	bl	8000638 <__aeabi_dmul>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	4650      	mov	r0, sl
 800803a:	4659      	mov	r1, fp
 800803c:	f7f8 f944 	bl	80002c8 <__aeabi_dsub>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	4680      	mov	r8, r0
 8008046:	4689      	mov	r9, r1
 8008048:	4630      	mov	r0, r6
 800804a:	4639      	mov	r1, r7
 800804c:	f7f8 f93e 	bl	80002cc <__adddf3>
 8008050:	2000      	movs	r0, #0
 8008052:	4632      	mov	r2, r6
 8008054:	463b      	mov	r3, r7
 8008056:	4604      	mov	r4, r0
 8008058:	460d      	mov	r5, r1
 800805a:	f7f8 f935 	bl	80002c8 <__aeabi_dsub>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	4640      	mov	r0, r8
 8008064:	4649      	mov	r1, r9
 8008066:	f7f8 f92f 	bl	80002c8 <__aeabi_dsub>
 800806a:	9b04      	ldr	r3, [sp, #16]
 800806c:	9a06      	ldr	r2, [sp, #24]
 800806e:	3b01      	subs	r3, #1
 8008070:	4313      	orrs	r3, r2
 8008072:	4682      	mov	sl, r0
 8008074:	468b      	mov	fp, r1
 8008076:	f040 81e7 	bne.w	8008448 <__ieee754_pow+0x700>
 800807a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008130 <__ieee754_pow+0x3e8>
 800807e:	eeb0 8a47 	vmov.f32	s16, s14
 8008082:	eef0 8a67 	vmov.f32	s17, s15
 8008086:	e9dd 6700 	ldrd	r6, r7, [sp]
 800808a:	2600      	movs	r6, #0
 800808c:	4632      	mov	r2, r6
 800808e:	463b      	mov	r3, r7
 8008090:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008094:	f7f8 f918 	bl	80002c8 <__aeabi_dsub>
 8008098:	4622      	mov	r2, r4
 800809a:	462b      	mov	r3, r5
 800809c:	f7f8 facc 	bl	8000638 <__aeabi_dmul>
 80080a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080a4:	4680      	mov	r8, r0
 80080a6:	4689      	mov	r9, r1
 80080a8:	4650      	mov	r0, sl
 80080aa:	4659      	mov	r1, fp
 80080ac:	f7f8 fac4 	bl	8000638 <__aeabi_dmul>
 80080b0:	4602      	mov	r2, r0
 80080b2:	460b      	mov	r3, r1
 80080b4:	4640      	mov	r0, r8
 80080b6:	4649      	mov	r1, r9
 80080b8:	f7f8 f908 	bl	80002cc <__adddf3>
 80080bc:	4632      	mov	r2, r6
 80080be:	463b      	mov	r3, r7
 80080c0:	4680      	mov	r8, r0
 80080c2:	4689      	mov	r9, r1
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 fab6 	bl	8000638 <__aeabi_dmul>
 80080cc:	460b      	mov	r3, r1
 80080ce:	4604      	mov	r4, r0
 80080d0:	460d      	mov	r5, r1
 80080d2:	4602      	mov	r2, r0
 80080d4:	4649      	mov	r1, r9
 80080d6:	4640      	mov	r0, r8
 80080d8:	f7f8 f8f8 	bl	80002cc <__adddf3>
 80080dc:	4b19      	ldr	r3, [pc, #100]	; (8008144 <__ieee754_pow+0x3fc>)
 80080de:	4299      	cmp	r1, r3
 80080e0:	ec45 4b19 	vmov	d9, r4, r5
 80080e4:	4606      	mov	r6, r0
 80080e6:	460f      	mov	r7, r1
 80080e8:	468b      	mov	fp, r1
 80080ea:	f340 82f1 	ble.w	80086d0 <__ieee754_pow+0x988>
 80080ee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80080f2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80080f6:	4303      	orrs	r3, r0
 80080f8:	f000 81e4 	beq.w	80084c4 <__ieee754_pow+0x77c>
 80080fc:	ec51 0b18 	vmov	r0, r1, d8
 8008100:	2200      	movs	r2, #0
 8008102:	2300      	movs	r3, #0
 8008104:	f7f8 fd0a 	bl	8000b1c <__aeabi_dcmplt>
 8008108:	3800      	subs	r0, #0
 800810a:	bf18      	it	ne
 800810c:	2001      	movne	r0, #1
 800810e:	e72b      	b.n	8007f68 <__ieee754_pow+0x220>
 8008110:	60000000 	.word	0x60000000
 8008114:	3ff71547 	.word	0x3ff71547
 8008118:	f85ddf44 	.word	0xf85ddf44
 800811c:	3e54ae0b 	.word	0x3e54ae0b
 8008120:	55555555 	.word	0x55555555
 8008124:	3fd55555 	.word	0x3fd55555
 8008128:	652b82fe 	.word	0x652b82fe
 800812c:	3ff71547 	.word	0x3ff71547
 8008130:	00000000 	.word	0x00000000
 8008134:	bff00000 	.word	0xbff00000
 8008138:	3ff00000 	.word	0x3ff00000
 800813c:	3fd00000 	.word	0x3fd00000
 8008140:	3fe00000 	.word	0x3fe00000
 8008144:	408fffff 	.word	0x408fffff
 8008148:	4bd5      	ldr	r3, [pc, #852]	; (80084a0 <__ieee754_pow+0x758>)
 800814a:	402b      	ands	r3, r5
 800814c:	2200      	movs	r2, #0
 800814e:	b92b      	cbnz	r3, 800815c <__ieee754_pow+0x414>
 8008150:	4bd4      	ldr	r3, [pc, #848]	; (80084a4 <__ieee754_pow+0x75c>)
 8008152:	f7f8 fa71 	bl	8000638 <__aeabi_dmul>
 8008156:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800815a:	460c      	mov	r4, r1
 800815c:	1523      	asrs	r3, r4, #20
 800815e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008162:	4413      	add	r3, r2
 8008164:	9305      	str	r3, [sp, #20]
 8008166:	4bd0      	ldr	r3, [pc, #832]	; (80084a8 <__ieee754_pow+0x760>)
 8008168:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800816c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008170:	429c      	cmp	r4, r3
 8008172:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008176:	dd08      	ble.n	800818a <__ieee754_pow+0x442>
 8008178:	4bcc      	ldr	r3, [pc, #816]	; (80084ac <__ieee754_pow+0x764>)
 800817a:	429c      	cmp	r4, r3
 800817c:	f340 8162 	ble.w	8008444 <__ieee754_pow+0x6fc>
 8008180:	9b05      	ldr	r3, [sp, #20]
 8008182:	3301      	adds	r3, #1
 8008184:	9305      	str	r3, [sp, #20]
 8008186:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800818a:	2400      	movs	r4, #0
 800818c:	00e3      	lsls	r3, r4, #3
 800818e:	9307      	str	r3, [sp, #28]
 8008190:	4bc7      	ldr	r3, [pc, #796]	; (80084b0 <__ieee754_pow+0x768>)
 8008192:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008196:	ed93 7b00 	vldr	d7, [r3]
 800819a:	4629      	mov	r1, r5
 800819c:	ec53 2b17 	vmov	r2, r3, d7
 80081a0:	eeb0 9a47 	vmov.f32	s18, s14
 80081a4:	eef0 9a67 	vmov.f32	s19, s15
 80081a8:	4682      	mov	sl, r0
 80081aa:	f7f8 f88d 	bl	80002c8 <__aeabi_dsub>
 80081ae:	4652      	mov	r2, sl
 80081b0:	4606      	mov	r6, r0
 80081b2:	460f      	mov	r7, r1
 80081b4:	462b      	mov	r3, r5
 80081b6:	ec51 0b19 	vmov	r0, r1, d9
 80081ba:	f7f8 f887 	bl	80002cc <__adddf3>
 80081be:	4602      	mov	r2, r0
 80081c0:	460b      	mov	r3, r1
 80081c2:	2000      	movs	r0, #0
 80081c4:	49bb      	ldr	r1, [pc, #748]	; (80084b4 <__ieee754_pow+0x76c>)
 80081c6:	f7f8 fb61 	bl	800088c <__aeabi_ddiv>
 80081ca:	ec41 0b1a 	vmov	d10, r0, r1
 80081ce:	4602      	mov	r2, r0
 80081d0:	460b      	mov	r3, r1
 80081d2:	4630      	mov	r0, r6
 80081d4:	4639      	mov	r1, r7
 80081d6:	f7f8 fa2f 	bl	8000638 <__aeabi_dmul>
 80081da:	2300      	movs	r3, #0
 80081dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081e0:	9302      	str	r3, [sp, #8]
 80081e2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80081e6:	46ab      	mov	fp, r5
 80081e8:	106d      	asrs	r5, r5, #1
 80081ea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80081ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80081f2:	ec41 0b18 	vmov	d8, r0, r1
 80081f6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80081fa:	2200      	movs	r2, #0
 80081fc:	4640      	mov	r0, r8
 80081fe:	4649      	mov	r1, r9
 8008200:	4614      	mov	r4, r2
 8008202:	461d      	mov	r5, r3
 8008204:	f7f8 fa18 	bl	8000638 <__aeabi_dmul>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 f85a 	bl	80002c8 <__aeabi_dsub>
 8008214:	ec53 2b19 	vmov	r2, r3, d9
 8008218:	4606      	mov	r6, r0
 800821a:	460f      	mov	r7, r1
 800821c:	4620      	mov	r0, r4
 800821e:	4629      	mov	r1, r5
 8008220:	f7f8 f852 	bl	80002c8 <__aeabi_dsub>
 8008224:	4602      	mov	r2, r0
 8008226:	460b      	mov	r3, r1
 8008228:	4650      	mov	r0, sl
 800822a:	4659      	mov	r1, fp
 800822c:	f7f8 f84c 	bl	80002c8 <__aeabi_dsub>
 8008230:	4642      	mov	r2, r8
 8008232:	464b      	mov	r3, r9
 8008234:	f7f8 fa00 	bl	8000638 <__aeabi_dmul>
 8008238:	4602      	mov	r2, r0
 800823a:	460b      	mov	r3, r1
 800823c:	4630      	mov	r0, r6
 800823e:	4639      	mov	r1, r7
 8008240:	f7f8 f842 	bl	80002c8 <__aeabi_dsub>
 8008244:	ec53 2b1a 	vmov	r2, r3, d10
 8008248:	f7f8 f9f6 	bl	8000638 <__aeabi_dmul>
 800824c:	ec53 2b18 	vmov	r2, r3, d8
 8008250:	ec41 0b19 	vmov	d9, r0, r1
 8008254:	ec51 0b18 	vmov	r0, r1, d8
 8008258:	f7f8 f9ee 	bl	8000638 <__aeabi_dmul>
 800825c:	a37c      	add	r3, pc, #496	; (adr r3, 8008450 <__ieee754_pow+0x708>)
 800825e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008262:	4604      	mov	r4, r0
 8008264:	460d      	mov	r5, r1
 8008266:	f7f8 f9e7 	bl	8000638 <__aeabi_dmul>
 800826a:	a37b      	add	r3, pc, #492	; (adr r3, 8008458 <__ieee754_pow+0x710>)
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	f7f8 f82c 	bl	80002cc <__adddf3>
 8008274:	4622      	mov	r2, r4
 8008276:	462b      	mov	r3, r5
 8008278:	f7f8 f9de 	bl	8000638 <__aeabi_dmul>
 800827c:	a378      	add	r3, pc, #480	; (adr r3, 8008460 <__ieee754_pow+0x718>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f8 f823 	bl	80002cc <__adddf3>
 8008286:	4622      	mov	r2, r4
 8008288:	462b      	mov	r3, r5
 800828a:	f7f8 f9d5 	bl	8000638 <__aeabi_dmul>
 800828e:	a376      	add	r3, pc, #472	; (adr r3, 8008468 <__ieee754_pow+0x720>)
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f7f8 f81a 	bl	80002cc <__adddf3>
 8008298:	4622      	mov	r2, r4
 800829a:	462b      	mov	r3, r5
 800829c:	f7f8 f9cc 	bl	8000638 <__aeabi_dmul>
 80082a0:	a373      	add	r3, pc, #460	; (adr r3, 8008470 <__ieee754_pow+0x728>)
 80082a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a6:	f7f8 f811 	bl	80002cc <__adddf3>
 80082aa:	4622      	mov	r2, r4
 80082ac:	462b      	mov	r3, r5
 80082ae:	f7f8 f9c3 	bl	8000638 <__aeabi_dmul>
 80082b2:	a371      	add	r3, pc, #452	; (adr r3, 8008478 <__ieee754_pow+0x730>)
 80082b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b8:	f7f8 f808 	bl	80002cc <__adddf3>
 80082bc:	4622      	mov	r2, r4
 80082be:	4606      	mov	r6, r0
 80082c0:	460f      	mov	r7, r1
 80082c2:	462b      	mov	r3, r5
 80082c4:	4620      	mov	r0, r4
 80082c6:	4629      	mov	r1, r5
 80082c8:	f7f8 f9b6 	bl	8000638 <__aeabi_dmul>
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	4630      	mov	r0, r6
 80082d2:	4639      	mov	r1, r7
 80082d4:	f7f8 f9b0 	bl	8000638 <__aeabi_dmul>
 80082d8:	4642      	mov	r2, r8
 80082da:	4604      	mov	r4, r0
 80082dc:	460d      	mov	r5, r1
 80082de:	464b      	mov	r3, r9
 80082e0:	ec51 0b18 	vmov	r0, r1, d8
 80082e4:	f7f7 fff2 	bl	80002cc <__adddf3>
 80082e8:	ec53 2b19 	vmov	r2, r3, d9
 80082ec:	f7f8 f9a4 	bl	8000638 <__aeabi_dmul>
 80082f0:	4622      	mov	r2, r4
 80082f2:	462b      	mov	r3, r5
 80082f4:	f7f7 ffea 	bl	80002cc <__adddf3>
 80082f8:	4642      	mov	r2, r8
 80082fa:	4682      	mov	sl, r0
 80082fc:	468b      	mov	fp, r1
 80082fe:	464b      	mov	r3, r9
 8008300:	4640      	mov	r0, r8
 8008302:	4649      	mov	r1, r9
 8008304:	f7f8 f998 	bl	8000638 <__aeabi_dmul>
 8008308:	4b6b      	ldr	r3, [pc, #428]	; (80084b8 <__ieee754_pow+0x770>)
 800830a:	2200      	movs	r2, #0
 800830c:	4606      	mov	r6, r0
 800830e:	460f      	mov	r7, r1
 8008310:	f7f7 ffdc 	bl	80002cc <__adddf3>
 8008314:	4652      	mov	r2, sl
 8008316:	465b      	mov	r3, fp
 8008318:	f7f7 ffd8 	bl	80002cc <__adddf3>
 800831c:	2000      	movs	r0, #0
 800831e:	4604      	mov	r4, r0
 8008320:	460d      	mov	r5, r1
 8008322:	4602      	mov	r2, r0
 8008324:	460b      	mov	r3, r1
 8008326:	4640      	mov	r0, r8
 8008328:	4649      	mov	r1, r9
 800832a:	f7f8 f985 	bl	8000638 <__aeabi_dmul>
 800832e:	4b62      	ldr	r3, [pc, #392]	; (80084b8 <__ieee754_pow+0x770>)
 8008330:	4680      	mov	r8, r0
 8008332:	4689      	mov	r9, r1
 8008334:	2200      	movs	r2, #0
 8008336:	4620      	mov	r0, r4
 8008338:	4629      	mov	r1, r5
 800833a:	f7f7 ffc5 	bl	80002c8 <__aeabi_dsub>
 800833e:	4632      	mov	r2, r6
 8008340:	463b      	mov	r3, r7
 8008342:	f7f7 ffc1 	bl	80002c8 <__aeabi_dsub>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	4650      	mov	r0, sl
 800834c:	4659      	mov	r1, fp
 800834e:	f7f7 ffbb 	bl	80002c8 <__aeabi_dsub>
 8008352:	ec53 2b18 	vmov	r2, r3, d8
 8008356:	f7f8 f96f 	bl	8000638 <__aeabi_dmul>
 800835a:	4622      	mov	r2, r4
 800835c:	4606      	mov	r6, r0
 800835e:	460f      	mov	r7, r1
 8008360:	462b      	mov	r3, r5
 8008362:	ec51 0b19 	vmov	r0, r1, d9
 8008366:	f7f8 f967 	bl	8000638 <__aeabi_dmul>
 800836a:	4602      	mov	r2, r0
 800836c:	460b      	mov	r3, r1
 800836e:	4630      	mov	r0, r6
 8008370:	4639      	mov	r1, r7
 8008372:	f7f7 ffab 	bl	80002cc <__adddf3>
 8008376:	4606      	mov	r6, r0
 8008378:	460f      	mov	r7, r1
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4640      	mov	r0, r8
 8008380:	4649      	mov	r1, r9
 8008382:	f7f7 ffa3 	bl	80002cc <__adddf3>
 8008386:	a33e      	add	r3, pc, #248	; (adr r3, 8008480 <__ieee754_pow+0x738>)
 8008388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838c:	2000      	movs	r0, #0
 800838e:	4604      	mov	r4, r0
 8008390:	460d      	mov	r5, r1
 8008392:	f7f8 f951 	bl	8000638 <__aeabi_dmul>
 8008396:	4642      	mov	r2, r8
 8008398:	ec41 0b18 	vmov	d8, r0, r1
 800839c:	464b      	mov	r3, r9
 800839e:	4620      	mov	r0, r4
 80083a0:	4629      	mov	r1, r5
 80083a2:	f7f7 ff91 	bl	80002c8 <__aeabi_dsub>
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	4630      	mov	r0, r6
 80083ac:	4639      	mov	r1, r7
 80083ae:	f7f7 ff8b 	bl	80002c8 <__aeabi_dsub>
 80083b2:	a335      	add	r3, pc, #212	; (adr r3, 8008488 <__ieee754_pow+0x740>)
 80083b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b8:	f7f8 f93e 	bl	8000638 <__aeabi_dmul>
 80083bc:	a334      	add	r3, pc, #208	; (adr r3, 8008490 <__ieee754_pow+0x748>)
 80083be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c2:	4606      	mov	r6, r0
 80083c4:	460f      	mov	r7, r1
 80083c6:	4620      	mov	r0, r4
 80083c8:	4629      	mov	r1, r5
 80083ca:	f7f8 f935 	bl	8000638 <__aeabi_dmul>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	4630      	mov	r0, r6
 80083d4:	4639      	mov	r1, r7
 80083d6:	f7f7 ff79 	bl	80002cc <__adddf3>
 80083da:	9a07      	ldr	r2, [sp, #28]
 80083dc:	4b37      	ldr	r3, [pc, #220]	; (80084bc <__ieee754_pow+0x774>)
 80083de:	4413      	add	r3, r2
 80083e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e4:	f7f7 ff72 	bl	80002cc <__adddf3>
 80083e8:	4682      	mov	sl, r0
 80083ea:	9805      	ldr	r0, [sp, #20]
 80083ec:	468b      	mov	fp, r1
 80083ee:	f7f8 f8b9 	bl	8000564 <__aeabi_i2d>
 80083f2:	9a07      	ldr	r2, [sp, #28]
 80083f4:	4b32      	ldr	r3, [pc, #200]	; (80084c0 <__ieee754_pow+0x778>)
 80083f6:	4413      	add	r3, r2
 80083f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083fc:	4606      	mov	r6, r0
 80083fe:	460f      	mov	r7, r1
 8008400:	4652      	mov	r2, sl
 8008402:	465b      	mov	r3, fp
 8008404:	ec51 0b18 	vmov	r0, r1, d8
 8008408:	f7f7 ff60 	bl	80002cc <__adddf3>
 800840c:	4642      	mov	r2, r8
 800840e:	464b      	mov	r3, r9
 8008410:	f7f7 ff5c 	bl	80002cc <__adddf3>
 8008414:	4632      	mov	r2, r6
 8008416:	463b      	mov	r3, r7
 8008418:	f7f7 ff58 	bl	80002cc <__adddf3>
 800841c:	2000      	movs	r0, #0
 800841e:	4632      	mov	r2, r6
 8008420:	463b      	mov	r3, r7
 8008422:	4604      	mov	r4, r0
 8008424:	460d      	mov	r5, r1
 8008426:	f7f7 ff4f 	bl	80002c8 <__aeabi_dsub>
 800842a:	4642      	mov	r2, r8
 800842c:	464b      	mov	r3, r9
 800842e:	f7f7 ff4b 	bl	80002c8 <__aeabi_dsub>
 8008432:	ec53 2b18 	vmov	r2, r3, d8
 8008436:	f7f7 ff47 	bl	80002c8 <__aeabi_dsub>
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	4650      	mov	r0, sl
 8008440:	4659      	mov	r1, fp
 8008442:	e610      	b.n	8008066 <__ieee754_pow+0x31e>
 8008444:	2401      	movs	r4, #1
 8008446:	e6a1      	b.n	800818c <__ieee754_pow+0x444>
 8008448:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008498 <__ieee754_pow+0x750>
 800844c:	e617      	b.n	800807e <__ieee754_pow+0x336>
 800844e:	bf00      	nop
 8008450:	4a454eef 	.word	0x4a454eef
 8008454:	3fca7e28 	.word	0x3fca7e28
 8008458:	93c9db65 	.word	0x93c9db65
 800845c:	3fcd864a 	.word	0x3fcd864a
 8008460:	a91d4101 	.word	0xa91d4101
 8008464:	3fd17460 	.word	0x3fd17460
 8008468:	518f264d 	.word	0x518f264d
 800846c:	3fd55555 	.word	0x3fd55555
 8008470:	db6fabff 	.word	0xdb6fabff
 8008474:	3fdb6db6 	.word	0x3fdb6db6
 8008478:	33333303 	.word	0x33333303
 800847c:	3fe33333 	.word	0x3fe33333
 8008480:	e0000000 	.word	0xe0000000
 8008484:	3feec709 	.word	0x3feec709
 8008488:	dc3a03fd 	.word	0xdc3a03fd
 800848c:	3feec709 	.word	0x3feec709
 8008490:	145b01f5 	.word	0x145b01f5
 8008494:	be3e2fe0 	.word	0xbe3e2fe0
 8008498:	00000000 	.word	0x00000000
 800849c:	3ff00000 	.word	0x3ff00000
 80084a0:	7ff00000 	.word	0x7ff00000
 80084a4:	43400000 	.word	0x43400000
 80084a8:	0003988e 	.word	0x0003988e
 80084ac:	000bb679 	.word	0x000bb679
 80084b0:	08008f10 	.word	0x08008f10
 80084b4:	3ff00000 	.word	0x3ff00000
 80084b8:	40080000 	.word	0x40080000
 80084bc:	08008f30 	.word	0x08008f30
 80084c0:	08008f20 	.word	0x08008f20
 80084c4:	a3b5      	add	r3, pc, #724	; (adr r3, 800879c <__ieee754_pow+0xa54>)
 80084c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ca:	4640      	mov	r0, r8
 80084cc:	4649      	mov	r1, r9
 80084ce:	f7f7 fefd 	bl	80002cc <__adddf3>
 80084d2:	4622      	mov	r2, r4
 80084d4:	ec41 0b1a 	vmov	d10, r0, r1
 80084d8:	462b      	mov	r3, r5
 80084da:	4630      	mov	r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	f7f7 fef3 	bl	80002c8 <__aeabi_dsub>
 80084e2:	4602      	mov	r2, r0
 80084e4:	460b      	mov	r3, r1
 80084e6:	ec51 0b1a 	vmov	r0, r1, d10
 80084ea:	f7f8 fb35 	bl	8000b58 <__aeabi_dcmpgt>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f47f ae04 	bne.w	80080fc <__ieee754_pow+0x3b4>
 80084f4:	4aa4      	ldr	r2, [pc, #656]	; (8008788 <__ieee754_pow+0xa40>)
 80084f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80084fa:	4293      	cmp	r3, r2
 80084fc:	f340 8108 	ble.w	8008710 <__ieee754_pow+0x9c8>
 8008500:	151b      	asrs	r3, r3, #20
 8008502:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008506:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800850a:	fa4a f303 	asr.w	r3, sl, r3
 800850e:	445b      	add	r3, fp
 8008510:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008514:	4e9d      	ldr	r6, [pc, #628]	; (800878c <__ieee754_pow+0xa44>)
 8008516:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800851a:	4116      	asrs	r6, r2
 800851c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008520:	2000      	movs	r0, #0
 8008522:	ea23 0106 	bic.w	r1, r3, r6
 8008526:	f1c2 0214 	rsb	r2, r2, #20
 800852a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800852e:	fa4a fa02 	asr.w	sl, sl, r2
 8008532:	f1bb 0f00 	cmp.w	fp, #0
 8008536:	4602      	mov	r2, r0
 8008538:	460b      	mov	r3, r1
 800853a:	4620      	mov	r0, r4
 800853c:	4629      	mov	r1, r5
 800853e:	bfb8      	it	lt
 8008540:	f1ca 0a00 	rsblt	sl, sl, #0
 8008544:	f7f7 fec0 	bl	80002c8 <__aeabi_dsub>
 8008548:	ec41 0b19 	vmov	d9, r0, r1
 800854c:	4642      	mov	r2, r8
 800854e:	464b      	mov	r3, r9
 8008550:	ec51 0b19 	vmov	r0, r1, d9
 8008554:	f7f7 feba 	bl	80002cc <__adddf3>
 8008558:	a37b      	add	r3, pc, #492	; (adr r3, 8008748 <__ieee754_pow+0xa00>)
 800855a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855e:	2000      	movs	r0, #0
 8008560:	4604      	mov	r4, r0
 8008562:	460d      	mov	r5, r1
 8008564:	f7f8 f868 	bl	8000638 <__aeabi_dmul>
 8008568:	ec53 2b19 	vmov	r2, r3, d9
 800856c:	4606      	mov	r6, r0
 800856e:	460f      	mov	r7, r1
 8008570:	4620      	mov	r0, r4
 8008572:	4629      	mov	r1, r5
 8008574:	f7f7 fea8 	bl	80002c8 <__aeabi_dsub>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4640      	mov	r0, r8
 800857e:	4649      	mov	r1, r9
 8008580:	f7f7 fea2 	bl	80002c8 <__aeabi_dsub>
 8008584:	a372      	add	r3, pc, #456	; (adr r3, 8008750 <__ieee754_pow+0xa08>)
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	f7f8 f855 	bl	8000638 <__aeabi_dmul>
 800858e:	a372      	add	r3, pc, #456	; (adr r3, 8008758 <__ieee754_pow+0xa10>)
 8008590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008594:	4680      	mov	r8, r0
 8008596:	4689      	mov	r9, r1
 8008598:	4620      	mov	r0, r4
 800859a:	4629      	mov	r1, r5
 800859c:	f7f8 f84c 	bl	8000638 <__aeabi_dmul>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f7f7 fe90 	bl	80002cc <__adddf3>
 80085ac:	4604      	mov	r4, r0
 80085ae:	460d      	mov	r5, r1
 80085b0:	4602      	mov	r2, r0
 80085b2:	460b      	mov	r3, r1
 80085b4:	4630      	mov	r0, r6
 80085b6:	4639      	mov	r1, r7
 80085b8:	f7f7 fe88 	bl	80002cc <__adddf3>
 80085bc:	4632      	mov	r2, r6
 80085be:	463b      	mov	r3, r7
 80085c0:	4680      	mov	r8, r0
 80085c2:	4689      	mov	r9, r1
 80085c4:	f7f7 fe80 	bl	80002c8 <__aeabi_dsub>
 80085c8:	4602      	mov	r2, r0
 80085ca:	460b      	mov	r3, r1
 80085cc:	4620      	mov	r0, r4
 80085ce:	4629      	mov	r1, r5
 80085d0:	f7f7 fe7a 	bl	80002c8 <__aeabi_dsub>
 80085d4:	4642      	mov	r2, r8
 80085d6:	4606      	mov	r6, r0
 80085d8:	460f      	mov	r7, r1
 80085da:	464b      	mov	r3, r9
 80085dc:	4640      	mov	r0, r8
 80085de:	4649      	mov	r1, r9
 80085e0:	f7f8 f82a 	bl	8000638 <__aeabi_dmul>
 80085e4:	a35e      	add	r3, pc, #376	; (adr r3, 8008760 <__ieee754_pow+0xa18>)
 80085e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ea:	4604      	mov	r4, r0
 80085ec:	460d      	mov	r5, r1
 80085ee:	f7f8 f823 	bl	8000638 <__aeabi_dmul>
 80085f2:	a35d      	add	r3, pc, #372	; (adr r3, 8008768 <__ieee754_pow+0xa20>)
 80085f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f8:	f7f7 fe66 	bl	80002c8 <__aeabi_dsub>
 80085fc:	4622      	mov	r2, r4
 80085fe:	462b      	mov	r3, r5
 8008600:	f7f8 f81a 	bl	8000638 <__aeabi_dmul>
 8008604:	a35a      	add	r3, pc, #360	; (adr r3, 8008770 <__ieee754_pow+0xa28>)
 8008606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860a:	f7f7 fe5f 	bl	80002cc <__adddf3>
 800860e:	4622      	mov	r2, r4
 8008610:	462b      	mov	r3, r5
 8008612:	f7f8 f811 	bl	8000638 <__aeabi_dmul>
 8008616:	a358      	add	r3, pc, #352	; (adr r3, 8008778 <__ieee754_pow+0xa30>)
 8008618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861c:	f7f7 fe54 	bl	80002c8 <__aeabi_dsub>
 8008620:	4622      	mov	r2, r4
 8008622:	462b      	mov	r3, r5
 8008624:	f7f8 f808 	bl	8000638 <__aeabi_dmul>
 8008628:	a355      	add	r3, pc, #340	; (adr r3, 8008780 <__ieee754_pow+0xa38>)
 800862a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862e:	f7f7 fe4d 	bl	80002cc <__adddf3>
 8008632:	4622      	mov	r2, r4
 8008634:	462b      	mov	r3, r5
 8008636:	f7f7 ffff 	bl	8000638 <__aeabi_dmul>
 800863a:	4602      	mov	r2, r0
 800863c:	460b      	mov	r3, r1
 800863e:	4640      	mov	r0, r8
 8008640:	4649      	mov	r1, r9
 8008642:	f7f7 fe41 	bl	80002c8 <__aeabi_dsub>
 8008646:	4604      	mov	r4, r0
 8008648:	460d      	mov	r5, r1
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	4640      	mov	r0, r8
 8008650:	4649      	mov	r1, r9
 8008652:	f7f7 fff1 	bl	8000638 <__aeabi_dmul>
 8008656:	2200      	movs	r2, #0
 8008658:	ec41 0b19 	vmov	d9, r0, r1
 800865c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008660:	4620      	mov	r0, r4
 8008662:	4629      	mov	r1, r5
 8008664:	f7f7 fe30 	bl	80002c8 <__aeabi_dsub>
 8008668:	4602      	mov	r2, r0
 800866a:	460b      	mov	r3, r1
 800866c:	ec51 0b19 	vmov	r0, r1, d9
 8008670:	f7f8 f90c 	bl	800088c <__aeabi_ddiv>
 8008674:	4632      	mov	r2, r6
 8008676:	4604      	mov	r4, r0
 8008678:	460d      	mov	r5, r1
 800867a:	463b      	mov	r3, r7
 800867c:	4640      	mov	r0, r8
 800867e:	4649      	mov	r1, r9
 8008680:	f7f7 ffda 	bl	8000638 <__aeabi_dmul>
 8008684:	4632      	mov	r2, r6
 8008686:	463b      	mov	r3, r7
 8008688:	f7f7 fe20 	bl	80002cc <__adddf3>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4620      	mov	r0, r4
 8008692:	4629      	mov	r1, r5
 8008694:	f7f7 fe18 	bl	80002c8 <__aeabi_dsub>
 8008698:	4642      	mov	r2, r8
 800869a:	464b      	mov	r3, r9
 800869c:	f7f7 fe14 	bl	80002c8 <__aeabi_dsub>
 80086a0:	460b      	mov	r3, r1
 80086a2:	4602      	mov	r2, r0
 80086a4:	493a      	ldr	r1, [pc, #232]	; (8008790 <__ieee754_pow+0xa48>)
 80086a6:	2000      	movs	r0, #0
 80086a8:	f7f7 fe0e 	bl	80002c8 <__aeabi_dsub>
 80086ac:	ec41 0b10 	vmov	d0, r0, r1
 80086b0:	ee10 3a90 	vmov	r3, s1
 80086b4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80086b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086bc:	da2b      	bge.n	8008716 <__ieee754_pow+0x9ce>
 80086be:	4650      	mov	r0, sl
 80086c0:	f000 f966 	bl	8008990 <scalbn>
 80086c4:	ec51 0b10 	vmov	r0, r1, d0
 80086c8:	ec53 2b18 	vmov	r2, r3, d8
 80086cc:	f7ff bbed 	b.w	8007eaa <__ieee754_pow+0x162>
 80086d0:	4b30      	ldr	r3, [pc, #192]	; (8008794 <__ieee754_pow+0xa4c>)
 80086d2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80086d6:	429e      	cmp	r6, r3
 80086d8:	f77f af0c 	ble.w	80084f4 <__ieee754_pow+0x7ac>
 80086dc:	4b2e      	ldr	r3, [pc, #184]	; (8008798 <__ieee754_pow+0xa50>)
 80086de:	440b      	add	r3, r1
 80086e0:	4303      	orrs	r3, r0
 80086e2:	d009      	beq.n	80086f8 <__ieee754_pow+0x9b0>
 80086e4:	ec51 0b18 	vmov	r0, r1, d8
 80086e8:	2200      	movs	r2, #0
 80086ea:	2300      	movs	r3, #0
 80086ec:	f7f8 fa16 	bl	8000b1c <__aeabi_dcmplt>
 80086f0:	3800      	subs	r0, #0
 80086f2:	bf18      	it	ne
 80086f4:	2001      	movne	r0, #1
 80086f6:	e447      	b.n	8007f88 <__ieee754_pow+0x240>
 80086f8:	4622      	mov	r2, r4
 80086fa:	462b      	mov	r3, r5
 80086fc:	f7f7 fde4 	bl	80002c8 <__aeabi_dsub>
 8008700:	4642      	mov	r2, r8
 8008702:	464b      	mov	r3, r9
 8008704:	f7f8 fa1e 	bl	8000b44 <__aeabi_dcmpge>
 8008708:	2800      	cmp	r0, #0
 800870a:	f43f aef3 	beq.w	80084f4 <__ieee754_pow+0x7ac>
 800870e:	e7e9      	b.n	80086e4 <__ieee754_pow+0x99c>
 8008710:	f04f 0a00 	mov.w	sl, #0
 8008714:	e71a      	b.n	800854c <__ieee754_pow+0x804>
 8008716:	ec51 0b10 	vmov	r0, r1, d0
 800871a:	4619      	mov	r1, r3
 800871c:	e7d4      	b.n	80086c8 <__ieee754_pow+0x980>
 800871e:	491c      	ldr	r1, [pc, #112]	; (8008790 <__ieee754_pow+0xa48>)
 8008720:	2000      	movs	r0, #0
 8008722:	f7ff bb30 	b.w	8007d86 <__ieee754_pow+0x3e>
 8008726:	2000      	movs	r0, #0
 8008728:	2100      	movs	r1, #0
 800872a:	f7ff bb2c 	b.w	8007d86 <__ieee754_pow+0x3e>
 800872e:	4630      	mov	r0, r6
 8008730:	4639      	mov	r1, r7
 8008732:	f7ff bb28 	b.w	8007d86 <__ieee754_pow+0x3e>
 8008736:	9204      	str	r2, [sp, #16]
 8008738:	f7ff bb7a 	b.w	8007e30 <__ieee754_pow+0xe8>
 800873c:	2300      	movs	r3, #0
 800873e:	f7ff bb64 	b.w	8007e0a <__ieee754_pow+0xc2>
 8008742:	bf00      	nop
 8008744:	f3af 8000 	nop.w
 8008748:	00000000 	.word	0x00000000
 800874c:	3fe62e43 	.word	0x3fe62e43
 8008750:	fefa39ef 	.word	0xfefa39ef
 8008754:	3fe62e42 	.word	0x3fe62e42
 8008758:	0ca86c39 	.word	0x0ca86c39
 800875c:	be205c61 	.word	0xbe205c61
 8008760:	72bea4d0 	.word	0x72bea4d0
 8008764:	3e663769 	.word	0x3e663769
 8008768:	c5d26bf1 	.word	0xc5d26bf1
 800876c:	3ebbbd41 	.word	0x3ebbbd41
 8008770:	af25de2c 	.word	0xaf25de2c
 8008774:	3f11566a 	.word	0x3f11566a
 8008778:	16bebd93 	.word	0x16bebd93
 800877c:	3f66c16c 	.word	0x3f66c16c
 8008780:	5555553e 	.word	0x5555553e
 8008784:	3fc55555 	.word	0x3fc55555
 8008788:	3fe00000 	.word	0x3fe00000
 800878c:	000fffff 	.word	0x000fffff
 8008790:	3ff00000 	.word	0x3ff00000
 8008794:	4090cbff 	.word	0x4090cbff
 8008798:	3f6f3400 	.word	0x3f6f3400
 800879c:	652b82fe 	.word	0x652b82fe
 80087a0:	3c971547 	.word	0x3c971547

080087a4 <__ieee754_sqrt>:
 80087a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087a8:	ec55 4b10 	vmov	r4, r5, d0
 80087ac:	4e55      	ldr	r6, [pc, #340]	; (8008904 <__ieee754_sqrt+0x160>)
 80087ae:	43ae      	bics	r6, r5
 80087b0:	ee10 0a10 	vmov	r0, s0
 80087b4:	ee10 3a10 	vmov	r3, s0
 80087b8:	462a      	mov	r2, r5
 80087ba:	4629      	mov	r1, r5
 80087bc:	d110      	bne.n	80087e0 <__ieee754_sqrt+0x3c>
 80087be:	ee10 2a10 	vmov	r2, s0
 80087c2:	462b      	mov	r3, r5
 80087c4:	f7f7 ff38 	bl	8000638 <__aeabi_dmul>
 80087c8:	4602      	mov	r2, r0
 80087ca:	460b      	mov	r3, r1
 80087cc:	4620      	mov	r0, r4
 80087ce:	4629      	mov	r1, r5
 80087d0:	f7f7 fd7c 	bl	80002cc <__adddf3>
 80087d4:	4604      	mov	r4, r0
 80087d6:	460d      	mov	r5, r1
 80087d8:	ec45 4b10 	vmov	d0, r4, r5
 80087dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e0:	2d00      	cmp	r5, #0
 80087e2:	dc10      	bgt.n	8008806 <__ieee754_sqrt+0x62>
 80087e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80087e8:	4330      	orrs	r0, r6
 80087ea:	d0f5      	beq.n	80087d8 <__ieee754_sqrt+0x34>
 80087ec:	b15d      	cbz	r5, 8008806 <__ieee754_sqrt+0x62>
 80087ee:	ee10 2a10 	vmov	r2, s0
 80087f2:	462b      	mov	r3, r5
 80087f4:	ee10 0a10 	vmov	r0, s0
 80087f8:	f7f7 fd66 	bl	80002c8 <__aeabi_dsub>
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	f7f8 f844 	bl	800088c <__aeabi_ddiv>
 8008804:	e7e6      	b.n	80087d4 <__ieee754_sqrt+0x30>
 8008806:	1512      	asrs	r2, r2, #20
 8008808:	d074      	beq.n	80088f4 <__ieee754_sqrt+0x150>
 800880a:	07d4      	lsls	r4, r2, #31
 800880c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008810:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008814:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008818:	bf5e      	ittt	pl
 800881a:	0fda      	lsrpl	r2, r3, #31
 800881c:	005b      	lslpl	r3, r3, #1
 800881e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008822:	2400      	movs	r4, #0
 8008824:	0fda      	lsrs	r2, r3, #31
 8008826:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800882a:	107f      	asrs	r7, r7, #1
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	2516      	movs	r5, #22
 8008830:	4620      	mov	r0, r4
 8008832:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008836:	1886      	adds	r6, r0, r2
 8008838:	428e      	cmp	r6, r1
 800883a:	bfde      	ittt	le
 800883c:	1b89      	suble	r1, r1, r6
 800883e:	18b0      	addle	r0, r6, r2
 8008840:	18a4      	addle	r4, r4, r2
 8008842:	0049      	lsls	r1, r1, #1
 8008844:	3d01      	subs	r5, #1
 8008846:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800884a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800884e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008852:	d1f0      	bne.n	8008836 <__ieee754_sqrt+0x92>
 8008854:	462a      	mov	r2, r5
 8008856:	f04f 0e20 	mov.w	lr, #32
 800885a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800885e:	4281      	cmp	r1, r0
 8008860:	eb06 0c05 	add.w	ip, r6, r5
 8008864:	dc02      	bgt.n	800886c <__ieee754_sqrt+0xc8>
 8008866:	d113      	bne.n	8008890 <__ieee754_sqrt+0xec>
 8008868:	459c      	cmp	ip, r3
 800886a:	d811      	bhi.n	8008890 <__ieee754_sqrt+0xec>
 800886c:	f1bc 0f00 	cmp.w	ip, #0
 8008870:	eb0c 0506 	add.w	r5, ip, r6
 8008874:	da43      	bge.n	80088fe <__ieee754_sqrt+0x15a>
 8008876:	2d00      	cmp	r5, #0
 8008878:	db41      	blt.n	80088fe <__ieee754_sqrt+0x15a>
 800887a:	f100 0801 	add.w	r8, r0, #1
 800887e:	1a09      	subs	r1, r1, r0
 8008880:	459c      	cmp	ip, r3
 8008882:	bf88      	it	hi
 8008884:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008888:	eba3 030c 	sub.w	r3, r3, ip
 800888c:	4432      	add	r2, r6
 800888e:	4640      	mov	r0, r8
 8008890:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008894:	f1be 0e01 	subs.w	lr, lr, #1
 8008898:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800889c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80088a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80088a4:	d1db      	bne.n	800885e <__ieee754_sqrt+0xba>
 80088a6:	430b      	orrs	r3, r1
 80088a8:	d006      	beq.n	80088b8 <__ieee754_sqrt+0x114>
 80088aa:	1c50      	adds	r0, r2, #1
 80088ac:	bf13      	iteet	ne
 80088ae:	3201      	addne	r2, #1
 80088b0:	3401      	addeq	r4, #1
 80088b2:	4672      	moveq	r2, lr
 80088b4:	f022 0201 	bicne.w	r2, r2, #1
 80088b8:	1063      	asrs	r3, r4, #1
 80088ba:	0852      	lsrs	r2, r2, #1
 80088bc:	07e1      	lsls	r1, r4, #31
 80088be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80088c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80088c6:	bf48      	it	mi
 80088c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80088cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80088d0:	4614      	mov	r4, r2
 80088d2:	e781      	b.n	80087d8 <__ieee754_sqrt+0x34>
 80088d4:	0ad9      	lsrs	r1, r3, #11
 80088d6:	3815      	subs	r0, #21
 80088d8:	055b      	lsls	r3, r3, #21
 80088da:	2900      	cmp	r1, #0
 80088dc:	d0fa      	beq.n	80088d4 <__ieee754_sqrt+0x130>
 80088de:	02cd      	lsls	r5, r1, #11
 80088e0:	d50a      	bpl.n	80088f8 <__ieee754_sqrt+0x154>
 80088e2:	f1c2 0420 	rsb	r4, r2, #32
 80088e6:	fa23 f404 	lsr.w	r4, r3, r4
 80088ea:	1e55      	subs	r5, r2, #1
 80088ec:	4093      	lsls	r3, r2
 80088ee:	4321      	orrs	r1, r4
 80088f0:	1b42      	subs	r2, r0, r5
 80088f2:	e78a      	b.n	800880a <__ieee754_sqrt+0x66>
 80088f4:	4610      	mov	r0, r2
 80088f6:	e7f0      	b.n	80088da <__ieee754_sqrt+0x136>
 80088f8:	0049      	lsls	r1, r1, #1
 80088fa:	3201      	adds	r2, #1
 80088fc:	e7ef      	b.n	80088de <__ieee754_sqrt+0x13a>
 80088fe:	4680      	mov	r8, r0
 8008900:	e7bd      	b.n	800887e <__ieee754_sqrt+0xda>
 8008902:	bf00      	nop
 8008904:	7ff00000 	.word	0x7ff00000

08008908 <with_errno>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	4604      	mov	r4, r0
 800890c:	460d      	mov	r5, r1
 800890e:	4616      	mov	r6, r2
 8008910:	f7fc fa68 	bl	8004de4 <__errno>
 8008914:	4629      	mov	r1, r5
 8008916:	6006      	str	r6, [r0, #0]
 8008918:	4620      	mov	r0, r4
 800891a:	bd70      	pop	{r4, r5, r6, pc}

0800891c <xflow>:
 800891c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800891e:	4614      	mov	r4, r2
 8008920:	461d      	mov	r5, r3
 8008922:	b108      	cbz	r0, 8008928 <xflow+0xc>
 8008924:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008928:	e9cd 2300 	strd	r2, r3, [sp]
 800892c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008930:	4620      	mov	r0, r4
 8008932:	4629      	mov	r1, r5
 8008934:	f7f7 fe80 	bl	8000638 <__aeabi_dmul>
 8008938:	2222      	movs	r2, #34	; 0x22
 800893a:	b003      	add	sp, #12
 800893c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008940:	f7ff bfe2 	b.w	8008908 <with_errno>

08008944 <__math_uflow>:
 8008944:	b508      	push	{r3, lr}
 8008946:	2200      	movs	r2, #0
 8008948:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800894c:	f7ff ffe6 	bl	800891c <xflow>
 8008950:	ec41 0b10 	vmov	d0, r0, r1
 8008954:	bd08      	pop	{r3, pc}

08008956 <__math_oflow>:
 8008956:	b508      	push	{r3, lr}
 8008958:	2200      	movs	r2, #0
 800895a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800895e:	f7ff ffdd 	bl	800891c <xflow>
 8008962:	ec41 0b10 	vmov	d0, r0, r1
 8008966:	bd08      	pop	{r3, pc}

08008968 <fabs>:
 8008968:	ec51 0b10 	vmov	r0, r1, d0
 800896c:	ee10 2a10 	vmov	r2, s0
 8008970:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008974:	ec43 2b10 	vmov	d0, r2, r3
 8008978:	4770      	bx	lr

0800897a <finite>:
 800897a:	b082      	sub	sp, #8
 800897c:	ed8d 0b00 	vstr	d0, [sp]
 8008980:	9801      	ldr	r0, [sp, #4]
 8008982:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008986:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800898a:	0fc0      	lsrs	r0, r0, #31
 800898c:	b002      	add	sp, #8
 800898e:	4770      	bx	lr

08008990 <scalbn>:
 8008990:	b570      	push	{r4, r5, r6, lr}
 8008992:	ec55 4b10 	vmov	r4, r5, d0
 8008996:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800899a:	4606      	mov	r6, r0
 800899c:	462b      	mov	r3, r5
 800899e:	b99a      	cbnz	r2, 80089c8 <scalbn+0x38>
 80089a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80089a4:	4323      	orrs	r3, r4
 80089a6:	d036      	beq.n	8008a16 <scalbn+0x86>
 80089a8:	4b39      	ldr	r3, [pc, #228]	; (8008a90 <scalbn+0x100>)
 80089aa:	4629      	mov	r1, r5
 80089ac:	ee10 0a10 	vmov	r0, s0
 80089b0:	2200      	movs	r2, #0
 80089b2:	f7f7 fe41 	bl	8000638 <__aeabi_dmul>
 80089b6:	4b37      	ldr	r3, [pc, #220]	; (8008a94 <scalbn+0x104>)
 80089b8:	429e      	cmp	r6, r3
 80089ba:	4604      	mov	r4, r0
 80089bc:	460d      	mov	r5, r1
 80089be:	da10      	bge.n	80089e2 <scalbn+0x52>
 80089c0:	a32b      	add	r3, pc, #172	; (adr r3, 8008a70 <scalbn+0xe0>)
 80089c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c6:	e03a      	b.n	8008a3e <scalbn+0xae>
 80089c8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80089cc:	428a      	cmp	r2, r1
 80089ce:	d10c      	bne.n	80089ea <scalbn+0x5a>
 80089d0:	ee10 2a10 	vmov	r2, s0
 80089d4:	4620      	mov	r0, r4
 80089d6:	4629      	mov	r1, r5
 80089d8:	f7f7 fc78 	bl	80002cc <__adddf3>
 80089dc:	4604      	mov	r4, r0
 80089de:	460d      	mov	r5, r1
 80089e0:	e019      	b.n	8008a16 <scalbn+0x86>
 80089e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80089e6:	460b      	mov	r3, r1
 80089e8:	3a36      	subs	r2, #54	; 0x36
 80089ea:	4432      	add	r2, r6
 80089ec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80089f0:	428a      	cmp	r2, r1
 80089f2:	dd08      	ble.n	8008a06 <scalbn+0x76>
 80089f4:	2d00      	cmp	r5, #0
 80089f6:	a120      	add	r1, pc, #128	; (adr r1, 8008a78 <scalbn+0xe8>)
 80089f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089fc:	da1c      	bge.n	8008a38 <scalbn+0xa8>
 80089fe:	a120      	add	r1, pc, #128	; (adr r1, 8008a80 <scalbn+0xf0>)
 8008a00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a04:	e018      	b.n	8008a38 <scalbn+0xa8>
 8008a06:	2a00      	cmp	r2, #0
 8008a08:	dd08      	ble.n	8008a1c <scalbn+0x8c>
 8008a0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a12:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008a16:	ec45 4b10 	vmov	d0, r4, r5
 8008a1a:	bd70      	pop	{r4, r5, r6, pc}
 8008a1c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008a20:	da19      	bge.n	8008a56 <scalbn+0xc6>
 8008a22:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008a26:	429e      	cmp	r6, r3
 8008a28:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008a2c:	dd0a      	ble.n	8008a44 <scalbn+0xb4>
 8008a2e:	a112      	add	r1, pc, #72	; (adr r1, 8008a78 <scalbn+0xe8>)
 8008a30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1e2      	bne.n	80089fe <scalbn+0x6e>
 8008a38:	a30f      	add	r3, pc, #60	; (adr r3, 8008a78 <scalbn+0xe8>)
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	f7f7 fdfb 	bl	8000638 <__aeabi_dmul>
 8008a42:	e7cb      	b.n	80089dc <scalbn+0x4c>
 8008a44:	a10a      	add	r1, pc, #40	; (adr r1, 8008a70 <scalbn+0xe0>)
 8008a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d0b8      	beq.n	80089c0 <scalbn+0x30>
 8008a4e:	a10e      	add	r1, pc, #56	; (adr r1, 8008a88 <scalbn+0xf8>)
 8008a50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a54:	e7b4      	b.n	80089c0 <scalbn+0x30>
 8008a56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a5a:	3236      	adds	r2, #54	; 0x36
 8008a5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a60:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008a64:	4620      	mov	r0, r4
 8008a66:	4b0c      	ldr	r3, [pc, #48]	; (8008a98 <scalbn+0x108>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	e7e8      	b.n	8008a3e <scalbn+0xae>
 8008a6c:	f3af 8000 	nop.w
 8008a70:	c2f8f359 	.word	0xc2f8f359
 8008a74:	01a56e1f 	.word	0x01a56e1f
 8008a78:	8800759c 	.word	0x8800759c
 8008a7c:	7e37e43c 	.word	0x7e37e43c
 8008a80:	8800759c 	.word	0x8800759c
 8008a84:	fe37e43c 	.word	0xfe37e43c
 8008a88:	c2f8f359 	.word	0xc2f8f359
 8008a8c:	81a56e1f 	.word	0x81a56e1f
 8008a90:	43500000 	.word	0x43500000
 8008a94:	ffff3cb0 	.word	0xffff3cb0
 8008a98:	3c900000 	.word	0x3c900000

08008a9c <_init>:
 8008a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9e:	bf00      	nop
 8008aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa2:	bc08      	pop	{r3}
 8008aa4:	469e      	mov	lr, r3
 8008aa6:	4770      	bx	lr

08008aa8 <_fini>:
 8008aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aaa:	bf00      	nop
 8008aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aae:	bc08      	pop	{r3}
 8008ab0:	469e      	mov	lr, r3
 8008ab2:	4770      	bx	lr
