# ERROR ApplyCurrentColumnConfiguration config_name Default not found
# Default Column Data
# 	name AllColumns - name Type State Order ParentPath ClassInfo
# Column Data
# 	name AllColumns - name Type State Order ParentPath ClassInfo
# do 4_counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/cflux/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/cflux/Documents/Code/VHDL-Codebase/4_Binary_Up_Down_Counter/4_counter/4_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:20 on Jul 08,2024
# vcom -reportprogress 300 -93 -work work /home/cflux/Documents/Code/VHDL-Codebase/4_Binary_Up_Down_Counter/4_counter/4_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UpDownCounter
# -- Compiling architecture RTL of UpDownCounter
# End time: 17:44:20 on Jul 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.updowncounter
# vsim work.updowncounter 
# Start time: 17:44:23 on Jul 08,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.updowncounter(rtl)
add wave -position insertpoint  \
sim:/updowncounter/i_clk \
sim:/updowncounter/i_reset \
sim:/updowncounter/i_up_down \
sim:/updowncounter/i_enable \
sim:/updowncounter/o_data \
sim:/updowncounter/s_Q \
sim:/updowncounter/s_Qnxt \
sim:/updowncounter/counter
run
# End time: 17:46:14 on Jul 08,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
