name: hdlconvertor_p621
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module async_array (
	a1,
	a2,
	a3,
	a4,
	a5,
	a6,
	a7,
	b1,
	b2,
	b3
);
	input a1;
	input a2;
	input a3;
	input a4;
	input a5;
	input a6;
	input a7;
	output b1;
	output b2;
	output b3;
	wire [28:8] mem;
	wire b1;
	wire b2;
	wire b3;
	initial begin
		$readmemb("array.dat", mem);
		$async$and$array(mem, {a1, a2, a3, a4, a5, a6, a7}, {b1, b2, b3});
	end
endmodule
