INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/dffs/dffs.srcs/sources_1/new/dff_presetclr_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff_presetclr_1'
