
# Portfolio

## ğŸ‘‹ğŸ»ğŸ‘‹ğŸ» Hello, I'm Ken !!
æˆ‘æ˜¯ä¸€å€‹ç†±æ„›æ—…éŠã€è·‘æ­¥å’Œçœ‹åŠ‡çš„äººã€‚é€™äº›èˆˆè¶£ä¸åƒ…è®“æˆ‘ä¿æŒèº«å¿ƒå¥åº·ï¼Œé‚„è®“æˆ‘æ“æœ‰è±å¯Œçš„ç”Ÿæ´»ç¶“é©—å’Œé–‹é—Šçš„è¦–é‡ã€‚
- åœ˜éšŠåˆä½œï¼šæˆ‘æœ‰è±å¯Œçš„åœ˜éšŠåˆä½œç¶“é©—ï¼Œèƒ½å¤ èˆ‡ä»–äººå”ä½œå®Œæˆä»»å‹™ã€‚
- æ™‚é–“ç®¡ç†ï¼šæˆ‘èƒ½å¤ æœ‰æ•ˆåœ°ç®¡ç†æ™‚é–“ï¼Œç¢ºä¿å·¥ä½œä»»å‹™æŒ‰æ™‚å®Œæˆã€‚

## Work experience
ç›®å‰åªæœ‰åœ¨å‡å¤§å­¸æ™‚åœ¨é‘„é€ çš„è€—æå•†é‚£é‚Šæ‰“å·¥éï¼Œä»¥åŠåœ¨å¤§ä¸€æ™‚åˆ°å’–å•¡å»³çš„å…§å ´æ‰“å·¥éï¼Œ
é›–ç„¶ç¶“é©—ä¸å¤ å……è¶³

---
## Education 
Eletrical Engineering | National Taiwan University of Science and Technology

---
## GPA
![image](/assets/img/gpa.png){: width="700" }
 
---
## Course
![image](/assets/img/CourseGpa.png){: width="400" }

---
## Project

### Global Routing (Algorithm Design and Analysis #PA2)

### Soft Block Floorplanning (Software Development for Electronic Design Automation #PA2)

### Layout Decomposition for Triple Patterning Lithography (Software Development for Electronic Design Automation #PA3)

### Implement a 5-stage pipelined processor with forwarding and hazard detection (Computer Organization #Final)

### Inertial navigation with MPU6050

### LeNet-5 with quatilization, augmentation, early exit

### yolo v4 real time detection

---
## Contest

### ä¸ŠéŠ€æ©Ÿæ¢°æ‰‹è‡‚ç«¶è³½
- æ™ºæ…§æ’çƒ  äºè»
- æ™ºæ…§å‰µä½œ  äºè»
- æ™ºæ…§æ‹¼åœ–  å­£è»

### ICCAD
- Problem D (æ¨å»£é¡Œ)	Chip Level Global Router (å°šæœªçµæŸ)

### æ¡ƒåœ’è™é ­å±±è‡ªèµ°è»Š 
- åƒè³½

### é»‘å…‹æ¾ 
- åƒè³½
