{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669859928443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669859928443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 20:58:48 2022 " "Processing started: Wed Nov 30 20:58:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669859928443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859928443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859928443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669859928701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669859928701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.v 1 1 " "Found 1 design units, including 1 entities, in source file add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/add2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.v 1 1 " "Found 1 design units, including 1 entities, in source file outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outPort " "Found entity 1: outPort" {  } { { "outPort.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/outPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portmux.v 1 1 " "Found 1 design units, including 1 entities, in source file portmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 portMUX " "Found entity 1: portMUX" {  } { { "portMUX.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/portMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/dataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669859934264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pcMod " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pcMod\"" {  } { { "project.v" "pcMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 add2:add2Mod " "Elaborating entity \"add2\" for hierarchy \"add2:add2Mod\"" {  } { { "project.v" "add2Mod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add2.v(6) " "Verilog HDL assignment warning at add2.v(6): truncated value with size 32 to match size of target (8)" {  } { { "add2.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/add2.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934266 "|project|add2:add2Mod"}
{ "Warning" "WSGN_SEARCH_FILE" "branchmux.v 1 1 " "Using design file branchmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 branchMUX " "Found entity 1: branchMUX" {  } { { "branchmux.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/branchmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669859934275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchMUX branchMUX:branchMUXMod " "Elaborating entity \"branchMUX\" for hierarchy \"branchMUX:branchMUXMod\"" {  } { { "project.v" "branchMUXMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669859934283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controllerMod " "Elaborating entity \"controller\" for hierarchy \"controller:controllerMod\"" {  } { { "project.v" "controllerMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(14) " "Verilog HDL assignment warning at controller.v(14): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934284 "|project|controller:controllerMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(20) " "Verilog HDL assignment warning at controller.v(20): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934284 "|project|controller:controllerMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(23) " "Verilog HDL assignment warning at controller.v(23): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934284 "|project|controller:controllerMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(26) " "Verilog HDL assignment warning at controller.v(26): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934284 "|project|controller:controllerMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(31) " "Verilog HDL assignment warning at controller.v(31): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934284 "|project|controller:controllerMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(34) " "Verilog HDL assignment warning at controller.v(34): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934284 "|project|controller:controllerMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:imMod " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:imMod\"" {  } { { "project.v" "imMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934285 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "66 0 255 instructionMemory.v(13) " "Verilog HDL warning at instructionMemory.v(13): number of words (66) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructionMemory.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/instructionMemory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669859934285 "|project|instructionMemory:imMod"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instructionMemory.v(12) " "Verilog HDL warning at instructionMemory.v(12): initial value for variable mem should be constant" {  } { { "instructionMemory.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/instructionMemory.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1669859934285 "|project|instructionMemory:imMod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instructionMemory.v(10) " "Net \"mem\" at instructionMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/instructionMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669859934285 "|project|instructionMemory:imMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rfMod " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rfMod\"" {  } { { "project.v" "rfMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portMUX portMUX:portMUXMod " "Elaborating entity \"portMUX\" for hierarchy \"portMUX:portMUXMod\"" {  } { { "project.v" "portMUXMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluMod " "Elaborating entity \"alu\" for hierarchy \"alu:aluMod\"" {  } { { "project.v" "aluMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669859934288 "|project|alu:aluMod"}
{ "Warning" "WSGN_SEARCH_FILE" "wbmux.v 1 1 " "Using design file wbmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wbMUX " "Found entity 1: wbMUX" {  } { { "wbmux.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/wbmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669859934295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbMUX wbMUX:wbMUXMod " "Elaborating entity \"wbMUX\" for hierarchy \"wbMUX:wbMUXMod\"" {  } { { "project.v" "wbMUXMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outPort outPort:outPortMod " "Elaborating entity \"outPort\" for hierarchy \"outPort:outPortMod\"" {  } { { "project.v" "outPortMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flagmux.v 1 1 " "Using design file flagmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flagMUX " "Found entity 1: flagMUX" {  } { { "flagmux.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/flagmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669859934304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669859934304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagMUX flagMUX:flagMUXMod " "Elaborating entity \"flagMUX\" for hierarchy \"flagMUX:flagMUXMod\"" {  } { { "project.v" "flagMUXMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dmMod " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dmMod\"" {  } { { "project.v" "dmMod" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934305 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[0\] GND " "Pin \"out_port\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[1\] GND " "Pin \"out_port\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[2\] GND " "Pin \"out_port\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[3\] GND " "Pin \"out_port\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[4\] GND " "Pin \"out_port\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[5\] GND " "Pin \"out_port\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[6\] GND " "Pin \"out_port\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[7\] GND " "Pin \"out_port\[7\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669859934500 "|project|out_port[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669859934500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669859934585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669859934585 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[0\] " "No output dependent on input pin \"in_port\[0\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[1\] " "No output dependent on input pin \"in_port\[1\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[2\] " "No output dependent on input pin \"in_port\[2\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[3\] " "No output dependent on input pin \"in_port\[3\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[4\] " "No output dependent on input pin \"in_port\[4\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[5\] " "No output dependent on input pin \"in_port\[5\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[6\] " "No output dependent on input pin \"in_port\[6\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[7\] " "No output dependent on input pin \"in_port\[7\]\"" {  } { { "project.v" "" { Text "C:/Users/mattc/OneDrive/Desktop/Eele-0651 Project Files/project/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669859934604 "|project|in_port[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669859934604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669859934605 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669859934605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669859934605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669859934619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 20:58:54 2022 " "Processing ended: Wed Nov 30 20:58:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669859934619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669859934619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669859934619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669859934619 ""}
