
---------- Begin Simulation Statistics ----------
final_tick                                66414452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806900                       # Number of bytes of host memory used
host_op_rate                                   153068                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.74                       # Real time elapsed on the host
host_tick_rate                              610786320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9078150                       # Number of instructions simulated
sim_ops                                      16643973                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066414                       # Number of seconds simulated
sim_ticks                                 66414452000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               531721                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                382                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            535687                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             512772                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          531721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            18949                       # Number of indirect misses.
system.cpu.branchPred.lookups                  535687                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1529                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1781                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5108097                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11072566                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2936                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     516932                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5761                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          101991                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9078150                       # Number of instructions committed
system.cpu.commit.committedOps               16643973                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     66376739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.250750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.747101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     56833598     85.62%     85.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5513217      8.31%     93.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2505628      3.77%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       509946      0.77%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       502676      0.76%     99.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       503278      0.76%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1965      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          670      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5761      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66376739                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  634                       # Number of function calls committed.
system.cpu.commit.int_insts                  16640875                       # Number of committed integer instructions.
system.cpu.commit.loads                       4021111                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3068      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10606816     63.73%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1260      0.01%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             16      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               2      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               8      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4021075     24.16%     87.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2011619     12.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           36      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16643973                       # Class of committed instruction
system.cpu.commit.refs                        6032762                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9078150                       # Number of Instructions Simulated
system.cpu.committedOps                      16643973                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.315858                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.315858                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2527296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108836.796975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108836.796975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107088.590201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107088.590201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2031190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  53994588000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53994588000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.196299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.196299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       496106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        496106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2688                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2688                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  52839438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52839438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.195236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.195236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493418                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2011652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2011652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73948.396861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73948.396861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71925.474041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71925.474041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2011206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2011206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32980985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32980985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31862985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31862985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          443                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.089928                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         5307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4538948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4538948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108805.460425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108805.460425                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107057.048410                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107057.048410                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4042396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4042396                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  54027568985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54027568985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109398                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       496552                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         496552                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         2691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52871300985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52871300985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.108805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.108805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4538948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4538948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108805.460425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108805.460425                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107057.048410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107057.048410                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4042396                       # number of overall hits
system.cpu.dcache.overall_hits::total         4042396                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  54027568985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54027568985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109398                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       496552                       # number of overall misses
system.cpu.dcache.overall_misses::total        496552                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         2691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  52871300985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52871300985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.108805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.108805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493861                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 492835                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              9.185328                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9571755                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.040115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            493859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9571755                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.040115                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4536257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks          543                       # number of writebacks
system.cpu.dcache.writebacks::total               543                       # number of writebacks
system.cpu.decode.BlockedCycles              63566983                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16779074                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   719245                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33736                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3073                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2069376                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4030151                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        440214                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2015535                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            98                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                      535687                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1019084                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      65351315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1219                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9168099                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           322                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6146                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008066                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1037670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             514301                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.138044                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           66392413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.253125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.288156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 63467689     95.59%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   253173      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   189773      0.29%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   192446      0.29%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   254503      0.38%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   439763      0.66%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   127291      0.19%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   127238      0.19%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1340537      2.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             66392413                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       147                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       83                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1019084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1019084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64621.621622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64621.621622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65587.053571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65587.053571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1017974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1017974                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1110                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          214                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          214                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58766000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58766000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          896                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1019084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1019084                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64621.621622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64621.621622                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65587.053571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65587.053571                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1017974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1017974                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     71730000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71730000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001089                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1110                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          214                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          214                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000879                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000879                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          896                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1019084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1019084                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64621.621622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64621.621622                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65587.053571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65587.053571                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1017974                       # number of overall hits
system.cpu.icache.overall_hits::total         1017974                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     71730000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71730000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001089                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1110                       # number of overall misses
system.cpu.icache.overall_misses::total          1110                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          214                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          214                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58766000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58766000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000879                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000879                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          896                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          896                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    638                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1138.401117                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2039063                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.944559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2039063                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.944559                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1018869                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          638                       # number of writebacks
system.cpu.icache.writebacks::total               638                       # number of writebacks
system.cpu.idleCycles                           22040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3684                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   520661                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.251503                       # Inst execution rate
system.cpu.iew.exec_refs                      6046635                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2015533                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                52281291                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4036724                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               214                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2018515                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16745954                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4031102                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6087                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              16703432                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    214                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2348                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3073                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2719                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1502437                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15613                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6864                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            884                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17174976                       # num instructions consuming a value
system.cpu.iew.wb_count                      16699237                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.703309                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12079312                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.251440                       # insts written-back per cycle
system.cpu.iew.wb_sent                       16700715                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27800467                       # number of integer regfile reads
system.cpu.int_regfile_writes                14165353                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.136689                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.136689                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4206      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10655261     63.77%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   39      0.00%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1373      0.01%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    2      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   16      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  23      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4032389     24.13%     87.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2016113     12.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              40      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             32      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               16709519                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     155                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 302                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          147                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                171                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2417                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000145                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1415     58.54%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    542     22.42%     80.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   452     18.70%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.21%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16707575                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           99813988                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     16699090                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16847908                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16745885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  16709519                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          101980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               422                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       160978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      66392413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.251678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.643441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            55765296     83.99%     83.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5828899      8.78%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3575815      5.39%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1196447      1.80%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8303      0.01%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6760      0.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5679      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3149      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2065      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66392413                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.251595                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1019136                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           3501172                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2000645                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4036724                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2018515                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7090778                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      9                       # number of misc regfile writes
system.cpu.numCycles                         66414453                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     66414452000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                56785744                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              25178036                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                6756131                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1285212                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    927                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              40204627                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16766946                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            25325506                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1474959                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  22031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3073                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6841452                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   147470                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               147                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27921047                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1973                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12463714                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     83116942                       # The number of ROB reads
system.cpu.rob.rob_writes                    33507815                       # The number of ROB writes
system.cpu.timesIdled                             418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        51227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         51227                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82137.716226                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82137.716226                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  33461344974                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  33461344974                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       407381                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         407381                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst          894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100881.720430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100881.720430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81553.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81553.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46910000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46910000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.520134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.520134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37107000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37107000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.508949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.508949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          455                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data           441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102334.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102334.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82334.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82334.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   181                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     26607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.589569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.589569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 260                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     21407000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21407000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.589569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.589569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            260                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       493418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110943.994085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110943.994085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90960.882637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90960.882637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  50569271000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50569271000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.923779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       455809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          129                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          129                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  41449055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41449055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.923517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       455680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455680                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks          630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          630                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              630                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks          543                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          543                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks          543                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              543                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494753                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100881.720430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110939.085972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110928.842102                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81553.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90955.963504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90946.590125                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37790                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38219                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     46910000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  50595878000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50642788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.520134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.923480                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922751                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             456069                       # number of demand (read+write) misses
system.l2.demand_misses::total                 456534                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     37107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41470462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41507569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.508949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.923219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        455940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            456395                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494753                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 100881.720430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110939.085972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110928.842102                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81553.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90955.963504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82137.716226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86792.078009                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 429                       # number of overall hits
system.l2.overall_hits::.cpu.data               37790                       # number of overall hits
system.l2.overall_hits::total                   38219                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     46910000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  50595878000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50642788000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.520134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.923480                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922751                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               465                       # number of overall misses
system.l2.overall_misses::.cpu.data            456069                       # number of overall misses
system.l2.overall_misses::total                456534                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                139                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     37107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41470462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  33461344974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74968913974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.508949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.923219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.745873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       455940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       407381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           863776                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           442296                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              442298                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 14240                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         859254                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1719                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.556390                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  8769070                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.185347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.856875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2453.222188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1632.239544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.598931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.398496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390137                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609863                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    863350                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   8769070                       # Number of tag accesses
system.l2.tags.tagsinuse                  4087.503953                       # Cycle average of tags in use
system.l2.tags.total_refs                     1343709                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    380216                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 480                       # number of writebacks
system.l2.writebacks::total                       480                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      76891.91                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45089.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    455932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    406860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26339.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       831.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      31.83                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         6.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       438459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           438459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            438459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         439364613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    392068883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831871955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         462550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           438459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        439364613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    392068883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            832334505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         462550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               462550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       439469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.773022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.600544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    36.695604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47995     10.92%     10.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       378722     86.18%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11745      2.67%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          612      0.14%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          160      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           86      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       439469                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               55247808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                55248320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                30720                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        29120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          29120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29180160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     26039040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55248320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30720                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       455940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       406860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30213.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39303.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51588.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        29120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29179648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     26039040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 438458.786048554641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 439356903.825691461563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 392068882.838933944702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13747250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17919971500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  20989315000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  24397232.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 431713.266263192229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks  11710671500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1743763                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                422                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          455940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       406860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              863255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                480                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    49.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             53966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             54273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000267676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     371.392857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    231.094018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    690.719128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3     10.71%     10.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18     64.29%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3     10.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      3.57%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  455978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  406549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    863255                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                863255                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      863255                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 49.10                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   423859                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4316235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   66414237000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             38923033750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  22737152500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  480                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        480                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.38                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     357                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6373380900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1571856720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23583277470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            616.876274                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     42609000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2217540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    422918750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12009431000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51721953250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            113919840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                835435095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       162570240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3084644220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5242264560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            40969499685                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          52144489500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2150640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6359113230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1566023340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23610212820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            616.659342                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     44830250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2217540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      2593750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    389923500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11978880250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  51780684250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            115085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                832349760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       149740800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3078939360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5242264560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1174740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            40955092290                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          52173013000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 187920                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2585421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2585421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2585421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     55279040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     55279040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55279040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1724086000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4618820500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            863255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  863255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              863255                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       858911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1722166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             862995                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          480                       # Transaction distribution
system.membus.trans_dist::CleanEvict           858431                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        862995                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31641728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31739712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66414452000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          990595998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2685000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481580998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     30848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1761458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.169435                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1709351     97.04%     97.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52106      2.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1761458                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       493476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        52091                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       988232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          52092                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1266703                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            494313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1351066                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           407447                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493418                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
